{
  "totalCount" : 5620,
  "totalCountFiltered" : 5620,
  "duration" : 778,
  "indexDuration" : 171,
  "requestDuration" : 525,
  "searchUid" : "543f2510-d4b6-4a69-8a85-ea3eccd35998",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-uk6ybrifhlsxo2tqhvu4ltsake",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItdWs2eWJyaWZobHN4bzJ0cWh2dTRsdHNha2U=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Structure of CoreSight SoC-400",
    "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "firstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Typical CoreSight SoC-400 system",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "firstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Typical CoreSight SoC-400 system ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "zsbxpNoWxp92LTKP",
        "urihash" : "zsbxpNoWxp92LTKP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146248000,
        "permanentid" : "d3446a2c3ec5cdf57e9f5025fe84ac0f050038fc1b5c645aec70e7a5b321",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cf",
        "transactionid" : 864210,
        "title" : "Typical CoreSight SoC-400 system ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146248170824857,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 353,
        "sysdate" : 1649146248000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146248170824857,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "syscollection" : "default"
      },
      "Title" : "Typical CoreSight SoC-400 system",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "Excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "FirstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ..."
    }, {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "About CoreSight SoC-400",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "firstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About CoreSight SoC-400 ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "9bK708FICQifaV4s",
        "urihash" : "9bK708FICQifaV4s",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "9fcac6f7e855ce7529c25374e3ed5bc6208a4da70860a38fec889c6ca9f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cb",
        "transactionid" : 864210,
        "title" : "About CoreSight SoC-400 ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241009173148,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 298,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241009173148,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "syscollection" : "default"
      },
      "Title" : "About CoreSight SoC-400",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "Excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "FirstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features."
    } ],
    "totalNumberOfChildResults" : 488,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Structure of CoreSight SoC-400 ",
      "document_number" : "100536",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453618",
      "sysurihash" : "ojcKu1g1tUðnl3QW",
      "urihash" : "ojcKu1g1tUðnl3QW",
      "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1467029035000,
      "topparentid" : 3453618,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327011000,
      "sysconcepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 3453618,
      "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
      "concepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "documenttype" : "html",
      "isattachment" : "3453618",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146248000,
      "permanentid" : "decfd0ef775fbf05731088d8e0a5ef7f63a593fda03c4ef72da0bec50b49",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2ba3b2608e4d7f0a38cd",
      "transactionid" : 864210,
      "title" : "Structure of CoreSight SoC-400 ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649146248000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100536:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146248290861505,
      "sysisattachment" : "3453618",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453618,
      "size" : 1084,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145954414,
      "syssize" : 1084,
      "sysdate" : 1649146248000,
      "haslayout" : "1",
      "topparent" : "3453618",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3453618,
      "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146248000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "modified" : 1636371564000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146248290861505,
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "syscollection" : "default"
    },
    "Title" : "Structure of CoreSight SoC-400",
    "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "Excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "FirstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ..."
  }, {
    "title" : "Disable interrupts",
    "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "firstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "IVNgoXlkgVB7qCuB",
        "urihash" : "IVNgoXlkgVB7qCuB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085548000,
        "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3603fd977155116a8e1e",
        "transactionid" : 863777,
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085548333594964,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 2029,
        "sysdate" : 1649085548000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085548333594964,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Enable interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "firstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enable interrupts ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "XMeDztxEvUñmI8CZ",
        "urihash" : "XMeDztxEvUñmI8CZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085733000,
        "permanentid" : "bbd96e19ef1fed68933cafd38f7bb19c6469d327792a0234a254c2f77fef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e64",
        "transactionid" : 863781,
        "title" : "Enable interrupts ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085733276732509,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 409,
        "sysdate" : 1649085733000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085733276732509,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Enable interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "Excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "FirstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ..."
    }, {
      "title" : "Example Code",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "firstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Example Code ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "m63x2quCkUðWM6cJ",
        "urihash" : "m63x2quCkUðWM6cJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "1b16b6e91087cae1b77d37bae37006643e053a1e3b848cd1f9750d667b71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e62",
        "transactionid" : 863781,
        "title" : "Example Code ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708851348492,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 236,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708851348492,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "syscollection" : "default"
      },
      "Title" : "Example Code",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "Excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "FirstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ..."
    }, {
      "title" : "FIQ interrupt handler",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "firstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "FIQ interrupt handler ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "PujgñkRhl3UlvXwE",
        "urihash" : "PujgñkRhl3UlvXwE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "ca44056df2c1874fe3b952bda335723d943c669627aabb8c92f0baff1b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e6a",
        "transactionid" : 863781,
        "title" : "FIQ interrupt handler ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708822403805,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 351,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708822403805,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt handler",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "Excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "FirstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Disable interrupts ",
      "document_number" : "ddi0181",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503168",
      "sysurihash" : "5ALjcG5V3gðybUx8",
      "urihash" : "5ALjcG5V3gðybUx8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158954527000,
      "topparentid" : 3503168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378243000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3503168,
      "parentitem" : "5e8e3603fd977155116a8e1e",
      "documenttype" : "html",
      "isattachment" : "3503168",
      "sysindexeddate" : 1649085733000,
      "permanentid" : "ce9fb504c56559c7208dfebc059446b18b1485bb57054eb36c136fb2442a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3604fd977155116a8e65",
      "transactionid" : 863781,
      "title" : "Disable interrupts ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649085733000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0181:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085733544635454,
      "sysisattachment" : "3503168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503168,
      "size" : 250,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085497347,
      "syssize" : 250,
      "sysdate" : 1649085733000,
      "haslayout" : "1",
      "topparent" : "3503168",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503168,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085733000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "modified" : 1638975117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085733544635454,
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "syscollection" : "default"
    },
    "Title" : "Disable interrupts",
    "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "Excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "FirstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "About this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "firstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About this manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "eA823VVB4W5fNF4t",
        "urihash" : "eA823VVB4W5fNF4t",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "technical reference ; PL172 ; PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "technical reference ; PL172 ; PrimeCell",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "10295eedac6970c4eb456a44f3f9085eea3b45cfa5e97062478e33c16d3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac52",
        "transactionid" : 864209,
        "title" : "About this manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181178119344,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 130,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/preface/about-this-manual?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181178119344,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "syscollection" : "default"
      },
      "Title" : "About this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "Excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "FirstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller"
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "w9Spve94ñlNUmwTV",
        "urihash" : "w9Spve94ñlNUmwTV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "bec0c3260ed61099e69318f33f6fedb74ab32cd4f13a89a1a7d44646eb71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac8f",
        "transactionid" : 864209,
        "title" : "About the programmers model ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181138403762,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 780,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 780,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181138403762,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ..."
    } ],
    "totalNumberOfChildResults" : 116,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0215",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5116381",
      "sysurihash" : "Bp0WYF4ty3F4oiyo",
      "urihash" : "Bp0WYF4ty3F4oiyo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257469000,
      "topparentid" : 5116381,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382389000,
      "sysconcepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 5116381,
      "parentitem" : "5e8e463588295d1e18d3ac4f",
      "concepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "documenttype" : "html",
      "isattachment" : "5116381",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146182000,
      "permanentid" : "0018e72eebd0dca8242bbfc485b2302a9f19e1318713ab5d0c5e0379d308",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e463588295d1e18d3ac6c",
      "transactionid" : 864209,
      "title" : "Functional Overview ",
      "products" : [ "DMA Controller" ],
      "date" : 1649146182000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0215:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146182564008950,
      "sysisattachment" : "5116381",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5116381,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145826854,
      "syssize" : 402,
      "sysdate" : 1649146182000,
      "haslayout" : "1",
      "topparent" : "5116381",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5116381,
      "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146182000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0215/e/functional-overview?lang=en",
      "modified" : 1645014179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146182564008950,
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ..."
  }, {
    "title" : "About the PTM",
    "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "excerpt" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program ... The PTM generates information that trace tools use to reconstruct the execution of ...",
    "firstSentences" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program Flow Trace (PFT) architecture. The PTM generates information that trace tools use to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "PTM components",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "excerpt" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the ... The trace interface on the processor is described in the Cortex-A9 Technical ...",
      "firstSentences" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the behavior of the processor. The trace interface on the processor is described in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PTM components ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "qFmYEA2u23b8LñZG",
        "urihash" : "qFmYEA2u23b8LñZG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
        "systransactionid" : 864208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "trace ; interface ; resources ; ATB ; AMBA ; FIFO ; Bus Architecture ; cross-trigger matrix ; A9 Technical Reference Manual",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "trace ; interface ; resources ; ATB ; AMBA ; FIFO ; Bus Architecture ; cross-trigger matrix ; A9 Technical Reference Manual",
        "documenttype" : "html",
        "isattachment" : "3499633",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146129000,
        "permanentid" : "facf2bf249e5e3977a7e123d3218a1d110784078def77eab127923e4cc5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8160",
        "transactionid" : 864208,
        "title" : "PTM components ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146129850036792,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 1288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1288,
        "sysdate" : 1649146129000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146129850036792,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
        "syscollection" : "default"
      },
      "Title" : "PTM components",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "Excerpt" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the ... The trace interface on the processor is described in the Cortex-A9 Technical ...",
      "FirstSentences" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the behavior of the processor. The trace interface on the processor is described in the ..."
    }, {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "excerpt" : "All rights reserved. ... Contents ... CoreSight PTM-A9 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Appendix A ... Appendix B ... ARM DDI 0401C ... ID073011 ... Preface ... 1.5",
      "firstSentences" : "CoreSight PTM-A9 Revision: r1p0 Technical Reference Manual Copyright © 2008-2011, ARM. All rights reserved. ARM DDI 0401C (ID073011) ARM DDI 0401C ID073011 CoreSight PTM-A9 Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "V7u6ikrPyHdBrAsZ",
        "urihash" : "V7u6ikrPyHdBrAsZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
        "keywords" : "Cortex-A9, CoreSight, CoreSight for Cortex-A",
        "systransactionid" : 864207,
        "copyright" : "Copyright ©€2008-2011,  ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "numberofpages" : 62,
        "sysconcepts" : "tracing ; registers ; usage constraints ; assignments ; timestamping ; signals ; waypoints ; programming ; shows ; ARM ; documentation ; interface ; CoreSight ; program execution ; capturing ; resources",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "tracing ; registers ; usage constraints ; assignments ; timestamping ; signals ; waypoints ; programming ; shows ; ARM ; documentation ; interface ; CoreSight ; program execution ; capturing ; resources",
        "documenttype" : "pdf",
        "isattachment" : "3499633",
        "sysindexeddate" : 1649146110000,
        "permanentid" : "2ebc61fb9bfe8fb07aee93f4e52fa2e1ebc57eb595fa8f0342d45b94dcfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a81a9",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "subject" : "ARM CoreSight PTM-A9 Technical Reference Manual. This book describes the external functionality of the PTM.It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the PTM.",
        "date" : 1649146110000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146110587450705,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 624051,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145870333,
        "syssubject" : "ARM CoreSight PTM-A9 Technical Reference Manual. This book describes the external functionality of the PTM.It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the PTM.",
        "syssize" : 624051,
        "sysdate" : 1649146110000,
        "topparent" : "3499633",
        "author" : "ARM Limited",
        "label_version" : "r1p0",
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 1470,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146110000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146110587450705,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "Excerpt" : "All rights reserved. ... Contents ... CoreSight PTM-A9 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Appendix A ... Appendix B ... ARM DDI 0401C ... ID073011 ... Preface ... 1.5",
      "FirstSentences" : "CoreSight PTM-A9 Revision: r1p0 Technical Reference Manual Copyright © 2008-2011, ARM. All rights reserved. ARM DDI 0401C (ID073011) ARM DDI 0401C ID073011 CoreSight PTM-A9 Technical Reference Manual"
    }, {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 67,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the PTM ",
      "document_number" : "ddi0401",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499633",
      "sysurihash" : "AjA2AlgLWWRRncbW",
      "urihash" : "AjA2AlgLWWRRncbW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
      "systransactionid" : 864208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1312053745000,
      "topparentid" : 3499633,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377024000,
      "sysconcepts" : "trace tools ; program flow ; waypoints ; architecture ; real-time ; instructions ; CoreSight ; exceptions ; cycle count ; Halting Debug-mode ; changes entry ; processor security ; ETM protocol",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
      "attachmentparentid" : 3499633,
      "parentitem" : "5e8e3140fd977155116a8151",
      "concepts" : "trace tools ; program flow ; waypoints ; architecture ; real-time ; instructions ; CoreSight ; exceptions ; cycle count ; Halting Debug-mode ; changes entry ; processor security ; ETM protocol",
      "documenttype" : "html",
      "isattachment" : "3499633",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146137000,
      "permanentid" : "6dad2355798bfd7020ed95d71bebe11979354aace01ab2fe41c5049296f2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3140fd977155116a815f",
      "transactionid" : 864208,
      "title" : "About the PTM ",
      "products" : [ "CoreSight PTM-A9" ],
      "date" : 1649146137000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0401:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146137334350794,
      "sysisattachment" : "3499633",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499633,
      "size" : 1587,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145868984,
      "syssize" : 1587,
      "sysdate" : 1649146137000,
      "haslayout" : "1",
      "topparent" : "3499633",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499633,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
      "wordcount" : 120,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146137000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0401/c/introduction/about-the-ptm?lang=en",
      "modified" : 1639125491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146137334350794,
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
      "syscollection" : "default"
    },
    "Title" : "About the PTM",
    "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "Excerpt" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program ... The PTM generates information that trace tools use to reconstruct the execution of ...",
    "FirstSentences" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program Flow Trace (PFT) architecture. The PTM generates information that trace tools use to ..."
  }, {
    "title" : "About the functions",
    "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "excerpt" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters ...",
    "firstSentences" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters without ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "LNGMaYVYtdHaqJbQ",
        "urihash" : "LNGMaYVYtdHaqJbQ",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
        "systransactionid" : 864294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150436000,
        "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf333",
        "transactionid" : 864294,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150436435600480,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4602,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 4602,
        "sysdate" : 1649150436000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150436435600480,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Error responses",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "excerpt" : "Note An error is signaled either precisely or imprecisely, but never both. ... CR Slave interface receiving the CR response. ... Error responses CoreLink CCI-500",
      "firstSentences" : "Error responses The CCI-500 uses a combination of precise and imprecise error responses. Precise errors are signaled on the response to the request that caused the error. Except for DVM or Evict ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Error responses ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "PXfxKbqdV3ñJujmn",
        "urihash" : "PXfxKbqdV3ñJujmn",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "error responses ; CCI ; accesses ; requests ; Slave interface ; master ; transaction ; security violation ; Register summary ; originating device ; platform documentation ; back-invalidation ; WriteLineUnique",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "error responses ; CCI ; accesses ; requests ; Slave interface ; master ; transaction ; security violation ; Register summary ; originating device ; platform documentation ; back-invalidation ; WriteLineUnique",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "063c9e4b6cf5a93ecc5595424a650648ecb6b9566d4ec65e507d37bf217d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf355",
        "transactionid" : 864299,
        "title" : "Error responses ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681416723388,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 1958,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/functional-description/operation/error-responses?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681416723388,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
        "syscollection" : "default"
      },
      "Title" : "Error responses",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "Excerpt" : "Note An error is signaled either precisely or imprecisely, but never both. ... CR Slave interface receiving the CR response. ... Error responses CoreLink CCI-500",
      "FirstSentences" : "Error responses The CCI-500 uses a combination of precise and imprecise error responses. Precise errors are signaled on the response to the request that caused the error. Except for DVM or Evict ..."
    }, {
      "title" : "Clocking and reset",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "excerpt" : "The CCI-500 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-500",
      "firstSentences" : "Clocking and reset The CCI-500 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-500 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking and reset ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "QhiBrWZaN1AoF0cB",
        "urihash" : "QhiBrWZaN1AoF0cB",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "b5f9d697e572fbe6716b80bb9fbbb8f0027352db0befcb48f37720d103dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf34d",
        "transactionid" : 864299,
        "title" : "Clocking and reset ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680920319592,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 2052,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 2052,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/functional-description/clocking-and-reset?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680920319592,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clocking and reset",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "Excerpt" : "The CCI-500 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-500",
      "FirstSentences" : "Clocking and reset The CCI-500 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-500 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ..."
    }, {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
      "firstSentences" : "Arm® CoreLink™ CCI-500 Cache Coherent Interconnect Revision: r1p0 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100023_0100_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysauthor" : "ARM",
        "sysurihash" : "Dgptzj41o3mUUvOm",
        "urihash" : "Dgptzj41o3mUUvOm",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
        "keywords" : "Interconnect, AXI Interconnect, CCI-500, CoreLink 500, ACE",
        "systransactionid" : 864297,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "numberofpages" : 101,
        "sysconcepts" : "transactions ; CCI ; slave interfaces ; registers ; masters ; usage constraints ; assignments ; signals ; interfaces ; input signals ; configurations ; power states ; documentation ; arm ; functionality ; coherency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "transactions ; CCI ; slave interfaces ; registers ; masters ; usage constraints ; assignments ; signals ; interfaces ; input signals ; configurations ; power states ; documentation ; arm ; functionality ; coherency",
        "documenttype" : "pdf",
        "isattachment" : "3435488",
        "sysindexeddate" : 1649150600000,
        "permanentid" : "1c6b1f9f531d4d40facd9010c463a3d68457adeb7ea71761dc3b9cc3edcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf3a4",
        "transactionid" : 864297,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreLink CCI-500 Cache Coherent Interconnect.",
        "date" : 1649150600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150600444362625,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 811551,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150350653,
        "syssubject" : "This book is for the Arm® CoreLink CCI-500 Cache Coherent Interconnect.",
        "syssize" : 811551,
        "sysdate" : 1649150600000,
        "topparent" : "3435488",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 2222,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150600000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150600444362625,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
      "FirstSentences" : "Arm® CoreLink™ CCI-500 Cache Coherent Interconnect Revision: r1p0 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100023_0100_01_en Arm® ..."
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the functions ",
      "document_number" : "100023",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435488",
      "sysurihash" : "l1Mugd8a59liTðIf",
      "urihash" : "l1Mugd8a59liTðIf",
      "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528715061000,
      "topparentid" : 3435488,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146764000,
      "sysconcepts" : "ACE interfaces ; CCI ; performance monitoring ; cache maintenance ; hardware coherency ; registers ; functionality ; protected states ; QoS regulation ; transaction management ; low bandwidth ; Controlling clock ; Task Scheduling ; processing models ; fundamental requirement ; processor clusters",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
      "attachmentparentid" : 3435488,
      "parentitem" : "5e7b6b8c7158f500bd5bf333",
      "concepts" : "ACE interfaces ; CCI ; performance monitoring ; cache maintenance ; hardware coherency ; registers ; functionality ; protected states ; QoS regulation ; transaction management ; low bandwidth ; Controlling clock ; Task Scheduling ; processing models ; fundamental requirement ; processor clusters",
      "documenttype" : "html",
      "isattachment" : "3435488",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150682000,
      "permanentid" : "a7857355238710537463689ebe26a4668d36ec9652c4ee637035a2382dd1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6b8c7158f500bd5bf344",
      "transactionid" : 864299,
      "title" : "About the functions ",
      "products" : [ "CoreLink CCI-500" ],
      "date" : 1649150682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100023:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150682580222935,
      "sysisattachment" : "3435488",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435488,
      "size" : 1822,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150348827,
      "syssize" : 1822,
      "sysdate" : 1649150682000,
      "haslayout" : "1",
      "topparent" : "3435488",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435488,
      "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
      "wordcount" : 151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150682000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100023/0100/functional-description/about-the-functions?lang=en",
      "modified" : 1635957227000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150682580222935,
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
      "syscollection" : "default"
    },
    "Title" : "About the functions",
    "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "Excerpt" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters ...",
    "FirstSentences" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters without ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "firstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "5xKRamH9ñVGQNxgF",
        "urihash" : "5xKRamH9ñVGQNxgF",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "61649ee3916eda3ac76ba239f3042a11a23e0e5196a26773f2f62abbf09c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adb",
        "transactionid" : 864299,
        "title" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680884277169,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2500,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680884277169,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "FirstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "HðvnwP5yHp1omLcI",
        "urihash" : "HðvnwP5yHp1omLcI",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "7bfef71fb82978396dc3f2c7381bc5ab17683659b102d867e4a9a3558e48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adc",
        "transactionid" : 864299,
        "title" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680806309996,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2116,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680806309996,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "Excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "100237",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439483",
      "sysurihash" : "sFfcKjKMU47ñGyXR",
      "urihash" : "sFfcKjKMU47ñGyXR",
      "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1549006552000,
      "topparentid" : 3439483,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300535000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439483,
      "parentitem" : "5e7dc43799dba00e4b734acf",
      "documenttype" : "html",
      "isattachment" : "3439483",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150681000,
      "permanentid" : "bcb46f9b00cc0bc017c22daa7edc3b71883c5830e03971b3ee2573c05ecb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc43799dba00e4b734ad4",
      "transactionid" : 864299,
      "title" : "Functional Description ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150681000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100237:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150681144457571,
      "sysisattachment" : "3439483",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439483,
      "size" : 201,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150330809,
      "syssize" : 201,
      "sysdate" : 1649150681000,
      "haslayout" : "1",
      "topparent" : "3439483",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439483,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100237/0100/functional-description?lang=en",
      "modified" : 1636099413000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150681144457571,
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "Excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ..."
  }, {
    "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "firstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "DjpOa72g2ua0zH4H",
        "urihash" : "DjpOa72g2ua0zH4H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "46ad5cb5c9af964385f48a2a1fc5f818eb5b6c82181134c5bf0d59308342",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360f0",
        "transactionid" : 864298,
        "title" : "Functional Description ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150641202887815,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450342,
        "syssize" : 406,
        "sysdate" : 1649150641000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/functional-description?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150641202887815,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "firstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "CjkOi5GPpRUYuCcB",
        "urihash" : "CjkOi5GPpRUYuCcB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "feedback ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "feedback ; documentation",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "8033528dd59e71383a6864863fa2ba12273cdd7822c2ed09b1f2840dee5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360e8",
        "transactionid" : 864298,
        "title" : "Feedback ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150640990000008,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 88,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450311,
        "syssize" : 88,
        "sysdate" : 1649150640000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/preface/feedback?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150640990000008,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "Excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "FirstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9"
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "document_number" : "ddi0414",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480003",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "vOw1BSCBN0pKtocf",
      "urihash" : "vOw1BSCBN0pKtocf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864299,
      "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1347822815000,
      "topparentid" : 3480003,
      "numberofpages" : 54,
      "sysconcepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3480003,
      "parentitem" : "5e8e1cc588295d1e18d360de",
      "concepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "documenttype" : "pdf",
      "isattachment" : "3480003",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "3e58fb0ccf74db79edff79c57ef3e469634e32bdea9ea0f3a6c643d90d0e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1cc688295d1e18d3612b",
      "transactionid" : 864299,
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "subject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "date" : 1649150679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0414:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679609878120,
      "sysisattachment" : "3480003",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480003,
      "size" : 631614,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150452551,
      "syssubject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "syssize" : 631614,
      "sysdate" : 1649150679000,
      "topparent" : "3480003",
      "author" : "ARM Limited",
      "label_version" : "r4p1",
      "systopparentid" : 3480003,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
      "wordcount" : 1263,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679609878120,
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "FirstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller"
  }, {
    "title" : "DC parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "firstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    },
    "childResults" : [ {
      "title" : "AC and DC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "firstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC and DC Parameters ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "VCEbMR1XN7Bd5ZF5",
        "urihash" : "VCEbMR1XN7Bd5ZF5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "documenttype" : "html",
        "isattachment" : "3506474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085423000,
        "permanentid" : "688e65fbc1b1c4aaf1a204e80d170def74ed92a2b2e9bcb0f2cfebace003",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a079ff4c392c0ff772",
        "transactionid" : 863774,
        "title" : "AC and DC Parameters ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085423000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085423036956192,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 206,
        "sysdate" : 1649085423000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085423000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085423036956192,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "syscollection" : "default"
      },
      "Title" : "AC and DC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "Excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "FirstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ..."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "firstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "VFb5jqOkM3APagUn",
        "urihash" : "VFb5jqOkM3APagUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "systransactionid" : 863773,
        "copyright" : "Copyright © 2001, 2004 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "numberofpages" : 286,
        "sysconcepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "documenttype" : "pdf",
        "isattachment" : "3506474",
        "sysindexeddate" : 1649085340000,
        "permanentid" : "0fe72a4ecb978fe562101447910823ddccc7857bf71b08c2152b590f858a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a179ff4c392c0ff819",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "date" : 1649085339000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085339662416180,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 1669749,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085306706,
        "syssize" : 1669749,
        "sysdate" : 1649085339000,
        "topparent" : "3506474",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 2847,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085340000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085339662416180,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "Excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "FirstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    } ],
    "totalNumberOfChildResults" : 202,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DC parameters ",
      "document_number" : "ddi0210",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506474",
      "sysurihash" : "m4ux4ðr8jGTRECkL",
      "urihash" : "m4ux4ðr8jGTRECkL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "systransactionid" : 863774,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1158928918000,
      "topparentid" : 3506474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598523038000,
      "sysconcepts" : "maximum ratings ; supplier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3506474,
      "parentitem" : "5f47869e79ff4c392c0ff6dc",
      "concepts" : "maximum ratings ; supplier",
      "documenttype" : "html",
      "isattachment" : "3506474",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085423000,
      "permanentid" : "0d790a141a4d7e7bc22d5e5615772449bb43ed4510479ce44c04a8abd321",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4786a079ff4c392c0ff775",
      "transactionid" : 863774,
      "title" : "DC parameters ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649085423000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0210:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085423095202409,
      "sysisattachment" : "3506474",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506474,
      "size" : 116,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085303275,
      "syssize" : 116,
      "sysdate" : 1649085423000,
      "haslayout" : "1",
      "topparent" : "3506474",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506474,
      "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085423000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "modified" : 1645013596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085423095202409,
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "syscollection" : "default"
    },
    "Title" : "DC parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "Excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "FirstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI"
  }, {
    "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "firstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "MSg2n8PSuKxv9zqz",
        "urihash" : "MSg2n8PSuKxv9zqz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ARM Glossary ; meaning ; industry standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ARM Glossary ; meaning ; industry standard",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "2cc2c46449ad63553b171a6bf300452ef9a1faed545a22fdf17d66d5d479",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a886db15673561aa9db",
        "transactionid" : 863771,
        "title" : "Glossary ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244552729414,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996739,
        "syssize" : 298,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244552729414,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "Excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "FirstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ..."
    }, {
      "title" : "Integration Test Input Register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "firstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Integration Test Input Register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "QDDkECHtSiVe5TVQ",
        "urihash" : "QDDkECHtSiVe5TVQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "fa4fba9a37a250d42daa93987957bd0ccd326b45faf536ba35b78ac43328",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa37",
        "transactionid" : 863771,
        "title" : "Integration Test Input Register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244516783038,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996707,
        "syssize" : 640,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244516783038,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Test Input Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "Excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "FirstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ..."
    }, {
      "title" : "Performance Monitor Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "firstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Performance Monitor Authentication Status register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "pLjnTmxV8JbmFP1Q",
        "urihash" : "pLjnTmxV8JbmFP1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "a4eeb65b846e43e3343d4c77f3e21cf4d4be3315432112b44f3efc2fda21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa47",
        "transactionid" : 863771,
        "title" : "Performance Monitor Authentication Status register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244484442001,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 1675,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996694,
        "syssize" : 1675,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244484442001,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitor Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "Excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "FirstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0472",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992074",
      "sysurihash" : "5xS3eðDcAbiOooC0",
      "urihash" : "5xS3eðDcAbiOooC0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1395320951000,
      "topparentid" : 4992074,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586436744000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085244000,
      "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f1a886db15673561aa9c5",
      "transactionid" : 863771,
      "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-400" ],
      "date" : 1649085244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0472:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085244590962068,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1835,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084996754,
      "syssize" : 1835,
      "sysdate" : 1649085244000,
      "haslayout" : "1",
      "topparent" : "4992074",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992074,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0472/b/?lang=en",
      "modified" : 1639133676000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085244590962068,
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "firstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Byte lane control",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "firstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Byte lane control ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "OGñ94ðXa0fWB4BCX",
        "urihash" : "OGñ94ðXa0fWB4BCX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085124000,
        "permanentid" : "af007a40e362fd17490423a1cf1198252ef3026b3cc087cb3f17cf600aa3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3f5",
        "transactionid" : 863769,
        "title" : "Byte lane control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085124319588321,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 1097,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 1097,
        "sysdate" : 1649085124000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085124319588321,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "syscollection" : "default"
      },
      "Title" : "Byte lane control",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "Excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "FirstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "5ADmNpgsKVZSqZoT",
        "urihash" : "5ADmNpgsKVZSqZoT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "bf3ffd0b410e4c513a8bbb60cf503841b99882887c3a7ad93e4bb27d867f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3c5",
        "transactionid" : 863769,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121462995995,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 541,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 541,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121462995995,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ..."
    }, {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    } ],
    "totalNumberOfChildResults" : 56,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "document_number" : "ddi0203",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508206",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hYcqJebtgXIyukqi",
      "urihash" : "hYcqJebtgXIyukqi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "systransactionid" : 863769,
      "copyright" : "Copyright © 2001-2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158260557000,
      "topparentid" : 3508206,
      "numberofpages" : 120,
      "sysconcepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3508206,
      "parentitem" : "5e8e3f99fd977155116aa391",
      "concepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "documenttype" : "pdf",
      "isattachment" : "3508206",
      "sysindexeddate" : 1649085126000,
      "permanentid" : "9df9625d5679bd612b56d39c90a8ac1086197661fa8bd047f0defccbf7a7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3f9afd977155116aa461",
      "transactionid" : 863769,
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "date" : 1649085126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0203:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085126719014149,
      "sysisattachment" : "3508206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508206,
      "size" : 862934,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084995897,
      "syssize" : 862934,
      "sysdate" : 1649085126000,
      "topparent" : "3508206",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3508206,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
      "wordcount" : 1757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085126000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085126719014149,
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "Excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ..."
  }, {
    "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DMA channel prioritization",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "firstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMA channel prioritization ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "9uI5SaiNxKE3X9U3",
        "urihash" : "9uI5SaiNxKE3X9U3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "DMA channels ; priority",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "DMA channels ; priority",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "9693b4064292503964c5af516c08999cb9d50f5ba87b310b1934f4eea804",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59c9",
        "transactionid" : 863768,
        "title" : "DMA channel prioritization ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072998579925,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 226,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072998579925,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "syscollection" : "default"
      },
      "Title" : "DMA channel prioritization",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "Excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "FirstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ..."
    }, {
      "title" : "Instruction cache latency",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "firstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Instruction cache latency ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "YOVqb693eOzuly60",
        "urihash" : "YOVqb693eOzuly60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "0e59dc0a551282402016154b390970b296ca335f4cdfbed18d7df9d0441b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59ca",
        "transactionid" : 863768,
        "title" : "Instruction cache latency ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072939002908,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 228,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072939002908,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "syscollection" : "default"
      },
      "Title" : "Instruction cache latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "Excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "FirstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal."
    }, {
      "title" : "How to set the security state for a peripheral request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "firstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "How to set the security state for a peripheral request interface ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "8hxOyAñlqN2Jzjtv",
        "urihash" : "8hxOyAñlqN2Jzjtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "da60bddc555d388697e5a338c1cc3c4fa17b927f3dc72a4e1cee9e82772a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59a2",
        "transactionid" : 863768,
        "title" : "How to set the security state for a peripheral request interface ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072857410101,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 616,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084851992,
        "syssize" : 616,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072857410101,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "syscollection" : "default"
      },
      "Title" : "How to set the security state for a peripheral request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "Excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "FirstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ..."
    } ],
    "totalNumberOfChildResults" : 181,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "document_number" : "ddi0424",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491254",
      "sysurihash" : "3y7p7DxYmjQhXNLV",
      "urihash" : "3y7p7DxYmjQhXNLV",
      "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "systransactionid" : 863768,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1343506821000,
      "topparentid" : 3491254,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374076000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085075000,
      "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e25bcfd977155116a594a",
      "transactionid" : 863768,
      "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "products" : [ "CoreLink DMA-330" ],
      "date" : 1649085075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0424:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085075123064682,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1978,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084852009,
      "syssize" : 1978,
      "sysdate" : 1649085075000,
      "haslayout" : "1",
      "topparent" : "3491254",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3491254,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
      "wordcount" : 152,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085075000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0424/d/?lang=en",
      "modified" : 1639129798000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085075123064682,
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "Scan chains",
    "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "excerpt" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal ... There are no memories on the core.",
    "firstSentences" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal scan chain configurations are possible: 24 scan ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM10 Technical Reference Manual ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "2ñXUZhHVYsa4ASq9",
        "urihash" : "2ñXUZhHVYsa4ASq9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080837000,
        "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa5da",
        "transactionid" : 863681,
        "title" : "ETM10 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080837000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080837890966682,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 1786,
        "sysdate" : 1649080837000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080837000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080837890966682,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Clocks and gating",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "excerpt" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock( ... Figure 4.4.",
      "firstSentences" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock(ETM10WCLK) both. While the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks and gating ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "FaKLGUQg0HkRñJTP",
        "urihash" : "FaKLGUQg0HkRñJTP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "ETM10 ; clocks ; gating signals ; ETM10WCLK ; patterns ; ETM10DFTWCKEN ; delay matched ; production scan ; capture cycle ; driven separately ; done external ; hold-timing",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "ETM10 ; clocks ; gating signals ; ETM10WCLK ; patterns ; ETM10DFTWCKEN ; delay matched ; production scan ; capture cycle ; driven separately ; done external ; hold-timing",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080884000,
        "permanentid" : "a4ab34f1142a0250f1bbc58c0a4ee54b0f97df299499cc341cb8820e0848",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa618",
        "transactionid" : 863682,
        "title" : "Clocks and gating ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080884000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080884865748483,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 1160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 1160,
        "sysdate" : 1649080884000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080884000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080884865748483,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
        "syscollection" : "default"
      },
      "Title" : "Clocks and gating",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "Excerpt" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock( ... Figure 4.4.",
      "FirstSentences" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock(ETM10WCLK) both. While the ..."
    }, {
      "title" : "The JTAG interface",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "excerpt" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan ...",
      "firstSentences" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The JTAG interface ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "FXDNuZtNvdp0lsNB",
        "urihash" : "FXDNuZtNvdp0lsNB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "ETM10 TAP ; JTAG interface ; registers ; scan ; controller ; ARM ; address field ; UPDATE-DR state ; general arrangement ; single ARM10 ; Access Port",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "ETM10 TAP ; JTAG interface ; registers ; scan ; controller ; ARM ; address field ; UPDATE-DR state ; general arrangement ; single ARM10 ; Access Port",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080853000,
        "permanentid" : "39ad5cd4b54c5fb5a6ff88c241596d995a9e6b04bf7ae7d3bf182e0ede52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa5ea",
        "transactionid" : 863681,
        "title" : "The JTAG interface ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080853000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080853893462357,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 985,
        "sysdate" : 1649080853000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080853000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080853893462357,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
        "syscollection" : "default"
      },
      "Title" : "The JTAG interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "Excerpt" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan ...",
      "FirstSentences" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "Dedicated input wrapper cells",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "excerpt" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to ...",
      "firstSentences" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to control ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Dedicated input wrapper cells ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "BUpZmLHZkteASYIJ",
        "urihash" : "BUpZmLHZkteASYIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "wrapper cells ; ETM10WMUXINSEL ; ETM ; functional ports ; peripheral logic ; signal propagation ; inward-facing mode ; shows",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "wrapper cells ; ETM10WMUXINSEL ; ETM ; functional ports ; peripheral logic ; signal propagation ; inward-facing mode ; shows",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080853000,
        "permanentid" : "c48291ec2a483b213c3cc27cfb5d18da64dd637afbb072c62414dd94ead8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa60f",
        "transactionid" : 863681,
        "title" : "Dedicated input wrapper cells ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080853000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080853863173215,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 505,
        "sysdate" : 1649080853000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080853000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080853863173215,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
        "syscollection" : "default"
      },
      "Title" : "Dedicated input wrapper cells",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "Excerpt" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to ...",
      "FirstSentences" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to control ..."
    } ],
    "totalNumberOfChildResults" : 76,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Scan chains ",
      "document_number" : "ddi0206",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506388",
      "sysurihash" : "MokoeAx8oqS55Suð",
      "urihash" : "MokoeAx8oqS55Suð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172762348000,
      "topparentid" : 3506388,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380956000,
      "sysconcepts" : "scan chains ; memories ; shorter ; wrapper ; core ; pin bandwidth ; saving tester ; vector count",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3506388,
      "parentitem" : "5e8e409cfd977155116aa5da",
      "concepts" : "scan chains ; memories ; shorter ; wrapper ; core ; pin bandwidth ; saving tester ; vector count",
      "documenttype" : "html",
      "isattachment" : "3506388",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080884000,
      "permanentid" : "5bdf7cd54a0f19f684199817e33d35ff70c360a4fd296d493b781cb8c060",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e409cfd977155116aa60a",
      "transactionid" : 863682,
      "title" : "Scan chains ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1649080884000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0206:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080884948438506,
      "sysisattachment" : "3506388",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506388,
      "size" : 780,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080711988,
      "syssize" : 780,
      "sysdate" : 1649080884000,
      "haslayout" : "1",
      "topparent" : "3506388",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506388,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080884000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
      "modified" : 1638975768000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080884948438506,
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
      "syscollection" : "default"
    },
    "Title" : "Scan chains",
    "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "Excerpt" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal ... There are no memories on the core.",
    "FirstSentences" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal scan chain configurations are possible: 24 scan ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "firstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "c84XWyXH73EhEkJT",
        "urihash" : "c84XWyXH73EhEkJT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263c88295d1e18d37a79",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821197581020,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 1874,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821197581020,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "On-chip signals",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "firstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "On-chip signals ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "4Zp8MaB1OdL9jx32",
        "urihash" : "4Zp8MaB1OdL9jx32",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "26a2667c07bb47932e0ce6432ced20e98d04d108fdc347dce8513e87fa00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa7",
        "transactionid" : 863766,
        "title" : "On-chip signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084984000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084984990289896,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 346,
        "sysdate" : 1649084984000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084984990289896,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "syscollection" : "default"
      },
      "Title" : "On-chip signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "Excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "FirstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ..."
    }, {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "firstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "ñMKJwOðflmZaNZhk",
        "urihash" : "ñMKJwOðflmZaNZhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "systransactionid" : 863764,
        "copyright" : "Copyright ©€1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "numberofpages" : 40,
        "sysconcepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "documenttype" : "pdf",
        "isattachment" : "3490766",
        "sysindexeddate" : 1649084824000,
        "permanentid" : "80236093817b123cf408846b313650b15a3484adcef8a45df02684f85fbb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa9",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "date" : 1649084824000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084824157437956,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 554288,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084812697,
        "syssize" : 554288,
        "sysdate" : 1649084824000,
        "topparent" : "3490766",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 705,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084824000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084824157437956,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "Excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "FirstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ..."
    }, {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "firstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "ARJKoCMhoHVtf4ky",
        "urihash" : "ARJKoCMhoHVtf4ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "APB signals",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "APB signals",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "e52eef941a2cf558d6bf80112c84fcd423bceae10f065be812c6bc6b0427",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa5",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821249221766,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 368,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821249221766,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "Excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "FirstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060)."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0142",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490766",
      "sysurihash" : "hpdPi9ð1srN5Szi1",
      "urihash" : "hpdPi9ð1srN5Szi1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863766,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206638541000,
      "topparentid" : 3490766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374204000,
      "sysconcepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490766,
      "parentitem" : "5e8e263c88295d1e18d37a79",
      "concepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3490766",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084985000,
      "permanentid" : "49df5a077a3987d1bd0075c6d700a184fa9789ccf3ba18fd9b5fad93f7fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e263d88295d1e18d37aa6",
      "transactionid" : 863766,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649084985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0142:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084985591128170,
      "sysisattachment" : "3490766",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490766,
      "size" : 1236,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084811233,
      "syssize" : 1236,
      "sysdate" : 1649084985000,
      "haslayout" : "1",
      "topparent" : "3490766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490766,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084985000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638973781000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084985591128170,
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "FirstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ..."
  }, {
    "title" : "ARM 946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "firstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    },
    "childResults" : [ {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM 946E-S Technical Reference Manual ",
      "document_number" : "ddi0155",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724269",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uHNb46uaoKFZ5Tjn",
      "urihash" : "uHNb46uaoKFZ5Tjn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "systransactionid" : 863766,
      "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594042234000,
      "topparentid" : 3724269,
      "numberofpages" : 192,
      "sysconcepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3724269,
      "parentitem" : "5f032834cafe527e86f5b8ab",
      "concepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "documenttype" : "pdf",
      "isattachment" : "3724269",
      "sysindexeddate" : 1649084969000,
      "permanentid" : "0524e2bdacf73fecdd9a2943acb172eb492a260ff567e56792f961bd88dc",
      "syslanguage" : [ "English" ],
      "itemid" : "5f032835cafe527e86f5b8ad",
      "transactionid" : 863766,
      "title" : "ARM 946E-S Technical Reference Manual ",
      "date" : 1649084968000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0155:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084968812481901,
      "sysisattachment" : "3724269",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724269,
      "size" : 1070163,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084886927,
      "syssize" : 1070163,
      "sysdate" : 1649084968000,
      "topparent" : "3724269",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 3724269,
      "content_description" : "This document is a reference manual for the ARM946E-S.",
      "wordcount" : 2465,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084969000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084968812481901,
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "Excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "FirstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved."
  }, {
    "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "101560",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466901",
      "sysauthor" : "ARM",
      "sysurihash" : "jldmRzbUiDRwvcWZ",
      "urihash" : "jldmRzbUiDRwvcWZ",
      "sysuri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863764,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244128000,
      "topparentid" : 4466901,
      "numberofpages" : 520,
      "sysconcepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466901,
      "parentitem" : "601aa6beeee5236980d08d2a",
      "concepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4466901",
      "sysindexeddate" : 1649084857000,
      "permanentid" : "54f29d7374e716704af62a3f347650de7105f4b0ce29ead87f16783fb692",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa6beeee5236980d08d2c",
      "transactionid" : 863764,
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "subject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649084856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101560:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084856330769361,
      "sysisattachment" : "4466901",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466901,
      "size" : 2140625,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084838285,
      "syssubject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2140625,
      "sysdate" : 1649084856000,
      "topparent" : "4466901",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466901,
      "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4627,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084857000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084856330769361,
      "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ..."
  }, {
    "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "firstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    },
    "childResults" : [ {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "document_number" : "ddi0439",
      "document_version" : "be",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724186",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V7HsdyY8DbU5HOMq",
      "urihash" : "V7HsdyY8DbU5HOMq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "systransactionid" : 863763,
      "copyright" : "Copyright ©€2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1594038533000,
      "topparentid" : 3724186,
      "numberofpages" : 5,
      "sysconcepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3724186,
      "parentitem" : "5f19dd5220b7cf4bc524d9ac",
      "concepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "documenttype" : "pdf",
      "isattachment" : "3724186",
      "sysindexeddate" : 1649084769000,
      "permanentid" : "e9c76749441a190f609a6188d61a693ce1397ed3d1bdad6ec49d4f86a1af",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19dd5320b7cf4bc524d9ae",
      "transactionid" : 863763,
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "date" : 1649084769000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0439:be:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084769024665370,
      "sysisattachment" : "3724186",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724186,
      "size" : 123503,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084755467,
      "syssize" : 123503,
      "sysdate" : 1649084769000,
      "topparent" : "3724186",
      "author" : "ARM Limited",
      "label_version" : "r0p0 Errata 01",
      "systopparentid" : 3724186,
      "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
      "wordcount" : 309,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084769000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084769024665370,
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "Excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "FirstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ..."
  }, {
    "title" : "Modifying the test program",
    "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "firstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM7 Technical Reference Manual ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "ðwHGdrwoKN24ZVXf",
        "urihash" : "ðwHGdrwoKN24ZVXf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084641000,
        "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38773",
        "transactionid" : 863761,
        "title" : "ETM7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084641877699899,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 2024,
        "sysdate" : 1649084641000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084641877699899,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
    },
    "childResults" : [ {
      "title" : "Aborts",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "firstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Aborts ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "4itph8LCkvtOfXZ1",
        "urihash" : "4itph8LCkvtOfXZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084762000,
        "permanentid" : "b95d8353a1499fb7f3abd96a36f8c3cae93300fcf369023adbb8262b58cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d387b8",
        "transactionid" : 863763,
        "title" : "Aborts ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084762778555132,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 1554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 1554,
        "sysdate" : 1649084762000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084762778555132,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "syscollection" : "default"
      },
      "Title" : "Aborts",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "Excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "FirstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ..."
    }, {
      "title" : "Programming and reading ETM7 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming and reading ETM7 registers ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "D8UdIU5pnWdZg9J9",
        "urihash" : "D8UdIU5pnWdZg9J9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084674000,
        "permanentid" : "4137edcbc128a19f548dc39fea37bbba04d517dc40bf391a3b326feb7233",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38782",
        "transactionid" : 863761,
        "title" : "Programming and reading ETM7 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084674519092014,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 902,
        "sysdate" : 1649084674000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084674000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084674519092014,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM7 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "Excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "TAP interface",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "firstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TAP interface ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "2XJzvntP9MðKzq2G",
        "urihash" : "2XJzvntP9MðKzq2G",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084673000,
        "permanentid" : "3e0e99a9a845d683ceda8b611f9e877eb379684f4b511ac5430ca8d31496",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38781",
        "transactionid" : 863761,
        "title" : "TAP interface ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084673000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084673285670863,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 409,
        "sysdate" : 1649084673000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084673285670863,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "syscollection" : "default"
      },
      "Title" : "TAP interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "Excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "FirstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ..."
    } ],
    "totalNumberOfChildResults" : 32,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Modifying the test program ",
      "document_number" : "ddi0158",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496624",
      "sysurihash" : "ñlIZS9qb7OKW4rEd",
      "urihash" : "ñlIZS9qb7OKW4rEd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "systransactionid" : 863763,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176316176000,
      "topparentid" : 3496624,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375687000,
      "sysconcepts" : "test program ; environment ; Makefile",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3496624,
      "parentitem" : "5e8e2c0788295d1e18d38773",
      "concepts" : "test program ; environment ; Makefile",
      "documenttype" : "html",
      "isattachment" : "3496624",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084762000,
      "permanentid" : "ccbe2f3efd9d02fef0c80dcb49657d514a15572f44053c1defbd8d3539ee",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0788295d1e18d387b3",
      "transactionid" : 863763,
      "title" : "Modifying the test program ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1649084762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0158:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084762827415782,
      "sysisattachment" : "3496624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496624,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084492691,
      "syssize" : 200,
      "sysdate" : 1649084762000,
      "haslayout" : "1",
      "topparent" : "3496624",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496624,
      "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084762000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "modified" : 1638974346000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084762827415782,
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "syscollection" : "default"
    },
    "Title" : "Modifying the test program",
    "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "Excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "FirstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ..."
  }, {
    "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "firstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "BnydMQdRnomvE866",
        "urihash" : "BnydMQdRnomvE866",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "636075aeac4904244962c4a5189db9834747346d41398921ea4b155a218f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b46c",
        "transactionid" : 863762,
        "title" : "Functional Description ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735557729675,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467677,
        "syssize" : 329,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/functional-description?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735557729675,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "FirstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ..."
    }, {
      "title" : "Stream to Context registers",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "firstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Stream to Context registers ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "OIFB5cPBWUAkdC5k",
        "urihash" : "OIFB5cPBWUAkdC5k",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "9337c73d120a618e3fabe1c37eaaadd1136afd48c7a8c4636ff7ba7b1d17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b5",
        "transactionid" : 863762,
        "title" : "Stream to Context registers ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735516758226,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 803,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735516758226,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "syscollection" : "default"
      },
      "Title" : "Stream to Context registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "Excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "FirstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ..."
    }, {
      "title" : "Global address space 1",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "firstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global address space 1 ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "XAiñeG5CIy3PXC6y",
        "urihash" : "XAiñeG5CIy3PXC6y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "a1663f0857cbf70b99513c57a97c8975568d9a51335794ffe8fb135e4fbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b8",
        "transactionid" : 863762,
        "title" : "Global address space 1 ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735434611380,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 338,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 338,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735434611380,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "syscollection" : "default"
      },
      "Title" : "Global address space 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "Excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "FirstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ..."
    } ],
    "totalNumberOfChildResults" : 106,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0521",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524383",
      "sysurihash" : "BkzPdpY1pFvp2bW4",
      "urihash" : "BkzPdpY1pFvp2bW4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1408436288000,
      "topparentid" : 3524383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531917000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084735000,
      "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b444",
      "transactionid" : 863762,
      "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-401" ],
      "date" : 1649084735000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0521:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084735639783209,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1832,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084467677,
      "syssize" : 1832,
      "sysdate" : 1649084735000,
      "haslayout" : "1",
      "topparent" : "3524383",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524383,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084735000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0521/b/?lang=en",
      "modified" : 1639139117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084735639783209,
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "firstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Ensuring safety",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "firstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Ensuring safety ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "sKYSI37oCM5FkZ3F",
        "urihash" : "sKYSI37oCM5FkZ3F",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "2c4bee6034e7bc334a811d68c8623f53bff6f2a34dfd5ecbd8fa0f6a346d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e86219e",
        "transactionid" : 863762,
        "title" : "Ensuring safety ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708460076133,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523833,
        "syssize" : 336,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708460076133,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "syscollection" : "default"
      },
      "Title" : "Ensuring safety",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "Excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "FirstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ..."
    }, {
      "title" : "AHBCLKCFG1CLR",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "firstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHBCLKCFG1CLR ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "uð7zhnWJRBSBaBqf",
        "urihash" : "uð7zhnWJRBSBaBqf",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084704000,
        "permanentid" : "353caec644f5ac2aa9476a0511ba7a54edac1258e5b71fa14ff35227669c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de489a3736a0d2e8621cc",
        "transactionid" : 863762,
        "title" : "AHBCLKCFG1CLR ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084704608989429,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523817,
        "syssize" : 1017,
        "sysdate" : 1649084704000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084704608989429,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "syscollection" : "default"
      },
      "Title" : "AHBCLKCFG1CLR",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "Excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "FirstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "document_number" : "100417",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452266",
      "sysauthor" : "ARM",
      "sysurihash" : "u8G3ðYStIg0N0GDh",
      "urihash" : "u8G3ðYStIg0N0GDh",
      "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "keywords" : "iot",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464709263000,
      "topparentid" : 3452266,
      "numberofpages" : 123,
      "sysconcepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
      "attachmentparentid" : 3452266,
      "parentitem" : "5e7de488a3736a0d2e862197",
      "concepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "documenttype" : "pdf",
      "isattachment" : "3452266",
      "sysindexeddate" : 1649084709000,
      "permanentid" : "2131256d971068f7c6601a4f407d37261d2dca10c00764a6faa6c61f4e78",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de489a3736a0d2e862214",
      "transactionid" : 863762,
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "date" : 1649084709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100417:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084709114727697,
      "sysisattachment" : "3452266",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452266,
      "size" : 817766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084526002,
      "syssubject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "syssize" : 817766,
      "sysdate" : 1649084709000,
      "topparent" : "3452266",
      "author" : "ARM",
      "label_version" : "0.0",
      "systopparentid" : 3452266,
      "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "wordcount" : 1881,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084709000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084709114727697,
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "Excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "FirstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ..."
  }, {
    "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "firstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9EJ-S Technical Reference Manual ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "ð7aDaKtQF5RqDIR8",
        "urihash" : "ð7aDaKtQF5RqDIR8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084657000,
        "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476c88295d1e18d3ada4",
        "transactionid" : 863761,
        "title" : "ARM9EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084657336835035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1979,
        "sysdate" : 1649084657000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084657336835035,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Busy-waiting and interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "firstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Busy-waiting and interrupts ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "HfE6QhrIVjM0Kmbw",
        "urihash" : "HfE6QhrIVjM0Kmbw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084699000,
        "permanentid" : "0e0989059b9ef1b06f0016c27a2dc5032813d20b6541f8a690184566a1f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae23",
        "transactionid" : 863762,
        "title" : "Busy-waiting and interrupts ",
        "products" : [ "Arm9" ],
        "date" : 1649084699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084699521280438,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1027,
        "sysdate" : 1649084699000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084699521280438,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Busy-waiting and interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "Excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "FirstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ..."
    }, {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "firstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "QLDst9PJJS3Td6tZ",
        "urihash" : "QLDst9PJJS3Td6tZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084697000,
        "permanentid" : "258cc1ec8e73cb151e6b1823bb4cff49d1bcbce58bd0a66504ba6af7f618",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae18",
        "transactionid" : 863762,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649084697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084697057941702,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 819,
        "sysdate" : 1649084697000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084697057941702,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "FirstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "Z1FSCðZuofjN52FA",
        "urihash" : "Z1FSCðZuofjN52FA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084696000,
        "permanentid" : "9a08ca625a92e2ff9caad40b4b3b57197913eff76cd3615fd9f7fc9b8c3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae1a",
        "transactionid" : 863762,
        "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "products" : [ "Arm9" ],
        "date" : 1649084696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084696354920582,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1472,
        "sysdate" : 1649084696000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084696354920582,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ..."
    } ],
    "totalNumberOfChildResults" : 188,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "document_number" : "ddi0222",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509733",
      "sysurihash" : "wu0uW4GnmmñTCEñQ",
      "urihash" : "wu0uW4GnmmñTCEñQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173267319000,
      "topparentid" : 3509733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382700000,
      "sysconcepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3509733,
      "parentitem" : "5e8e476c88295d1e18d3ada4",
      "concepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "documenttype" : "html",
      "isattachment" : "3509733",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084708000,
      "permanentid" : "e54861494f5a25955f226a35be7cf45c4dbd07525b25a20a851d114e65c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e476d88295d1e18d3ae19",
      "transactionid" : 863762,
      "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "products" : [ "Arm9" ],
      "date" : 1649084708000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0222:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084708485086597,
      "sysisattachment" : "3509733",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509733,
      "size" : 507,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084451735,
      "syssize" : 507,
      "sysdate" : 1649084708000,
      "haslayout" : "1",
      "topparent" : "3509733",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3509733,
      "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084708000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "modified" : 1638976397000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084708485086597,
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "syscollection" : "default"
    },
    "Title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "Excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "FirstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ..."
  }, {
    "title" : "Functional operation",
    "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
    "excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation L220 L2 Cache Controller",
    "firstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation L220 L2 Cache Controller",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "iy0EMXgsXb8CvSñe",
        "urihash" : "iy0EMXgsXb8CvSñe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084606000,
        "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324e88295d1e18d38ee4",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084606000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084606086584430,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 2002,
        "sysdate" : 1649084606000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084606086584430,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Bitmap mode",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/bitmap-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
      "excerpt" : "Bitmap mode In bitmap mode, you can identify all failing locations in a RAM. Each time a failure occurs, the controller stops executing the current test and waits for you ... Figure 2.13.",
      "firstSentences" : "Bitmap mode In bitmap mode, you can identify all failing locations in a RAM. Each time a failure occurs, the controller stops executing the current test and waits for you to begin shifting out the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bitmap mode ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "CvLTPqðfykr4NllR",
        "urihash" : "CvLTPqðfykr4NllR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "data log ; bitmap mode ; test algorithm ; fault ; shows ; controller ; failure ; new instruction ; exact nature ; failing locations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "data log ; bitmap mode ; test algorithm ; fault ; shows ; controller ; failure ; new instruction ; exact nature ; failing locations",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084674000,
        "permanentid" : "8494b678ea3aa6e8ca6a2584a6f190137849f5da4524f884e1ca26688f27",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f13",
        "transactionid" : 863761,
        "title" : "Bitmap mode ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084674056523977,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 809,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/bitmap-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 809,
        "sysdate" : 1649084674000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084674000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/bitmap-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/functional-description/functional-operation/bitmap-mode?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084674056523977,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
        "syscollection" : "default"
      },
      "Title" : "Bitmap mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/bitmap-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/bitmap-mode",
      "Excerpt" : "Bitmap mode In bitmap mode, you can identify all failing locations in a RAM. Each time a failure occurs, the controller stops executing the current test and waits for you ... Figure 2.13.",
      "FirstSentences" : "Bitmap mode In bitmap mode, you can identify all failing locations in a RAM. Each time a failure occurs, the controller stops executing the current test and waits for you to begin shifting out the ..."
    }, {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e324f88295d1e18d38f58",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
      "excerpt" : "The product described in this document is subject to continuous developments and ... ARM delivered this document to. ... Copyright © 2004-2006 ARM Limited. All rights reserved. ... Preface",
      "firstSentences" : "L220 MBIST Controller Revision: r1p7 Technical Reference Manual Copyright © 2004-2006 ARM Limited. All rights reserved. ARM DDI 0330F ii L220 MBIST Controller Technical Reference Manual Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "3tJ0MB9PnovWggwa",
        "urihash" : "3tJ0MB9PnovWggwa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
        "systransactionid" : 863760,
        "copyright" : "Copyright © 2004-2006 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "numberofpages" : 64,
        "sysconcepts" : "ARM Limited ; signals ; MBIST Controller ; address range ; MBISTADDR bus ; reads ; shows ; data seed ; RAM ; physical checkerboard ; L220 Cache Controller ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "ARM Limited ; signals ; MBIST Controller ; address range ; MBISTADDR bus ; reads ; shows ; data seed ; RAM ; physical checkerboard ; L220 Cache Controller ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
        "documenttype" : "pdf",
        "isattachment" : "3499415",
        "sysindexeddate" : 1649084618000,
        "permanentid" : "0fb0bfa934ba313ff95a16aaabc756dacf2d897599f5021e7180e36d8770",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f58",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "date" : 1649084618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084618365415277,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 440545,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e324f88295d1e18d38f58",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084448643,
        "syssize" : 440545,
        "sysdate" : 1649084618000,
        "topparent" : "3499415",
        "author" : "ARM Limited",
        "label_version" : "r1p7",
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 1176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084618000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e324f88295d1e18d38f58",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084618365415277,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e324f88295d1e18d38f58",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/pdf/DDI0330.pdf",
      "Excerpt" : "The product described in this document is subject to continuous developments and ... ARM delivered this document to. ... Copyright © 2004-2006 ARM Limited. All rights reserved. ... Preface",
      "FirstSentences" : "L220 MBIST Controller Revision: r1p7 Technical Reference Manual Copyright © 2004-2006 ARM Limited. All rights reserved. ARM DDI 0330F ii L220 MBIST Controller Technical Reference Manual Copyright ..."
    }, {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "iy0EMXgsXb8CvSñe",
        "urihash" : "iy0EMXgsXb8CvSñe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084606000,
        "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324e88295d1e18d38ee4",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084606000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084606086584430,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 2002,
        "sysdate" : 1649084606000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084606086584430,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional operation ",
      "document_number" : "ddi0330",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499415",
      "sysurihash" : "DQ4MXRdIrY2WfBñm",
      "urihash" : "DQ4MXRdIrY2WfBñm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1172755857000,
      "topparentid" : 3499415,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377294000,
      "sysconcepts" : "functional operation ; Bitmap mode",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499415,
      "parentitem" : "5e8e324e88295d1e18d38ee4",
      "concepts" : "functional operation ; Bitmap mode",
      "documenttype" : "html",
      "isattachment" : "3499415",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084675000,
      "permanentid" : "b5f9f55e2ad229c2dcdcea193da4d366bebfb1d70703b0eb08518602b4e6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e324f88295d1e18d38f11",
      "transactionid" : 863761,
      "title" : "Functional operation ",
      "products" : [ "L220 L2 Cache Controller" ],
      "date" : 1649084674000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0330:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084674993541632,
      "sysisattachment" : "3499415",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499415,
      "size" : 128,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084447054,
      "syssize" : 128,
      "sysdate" : 1649084674000,
      "haslayout" : "1",
      "topparent" : "3499415",
      "label_version" : "r1p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499415,
      "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084675000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0330/f/functional-description/functional-operation?lang=en",
      "modified" : 1639043291000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084674993541632,
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
      "syscollection" : "default"
    },
    "Title" : "Functional operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation",
    "Excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation L220 L2 Cache Controller",
    "FirstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation L220 L2 Cache Controller"
  }, {
    "title" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register",
    "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
    "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
    "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
    "excerpt" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register Provides information on ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "firstSentences" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register Provides information on the number of activity monitor event counters implemented within each counter group. Configurations This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX2 Core",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexX2  Core ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "dfLv6WkkeJpv05Vt",
        "urihash" : "dfLv6WkkeJpv05Vt",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d8f76bb7f0e683c35d0",
        "transactionid" : 863758,
        "title" : "Arm  CortexX2  Core ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544263633530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4822,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 4822,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544263633530,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX2 Core",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "excerpt" : "[23:14] RAZ Reserved [13:8] SIZE Defines the size of activity monitor event counters. ... [7:0] ... PSTATE.EL == EL2 then\\n if CPTR_EL3.TAM == '1' then\\n AArch64.SystemAccessTrap(EL3, 0x18 ...",
      "firstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "EB25FwWC2p8CMTg7",
        "urihash" : "EB25FwWC2p8CMTg7",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitors ; counter groups ; EL0 ; configurations ; Armv8 ; RES0 ; Note Software ; memory-map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitors ; counter groups ; EL0 ; configurations ; Armv8 ; RES0 ; Note Software ; memory-map",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1649084663000,
        "permanentid" : "d247b71773cea5bfa8123f049949aa1665daaedcfb00e2cf118afc7260cb",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b3",
        "transactionid" : 863761,
        "title" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084663000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084663836648761,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 2770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 2770,
        "sysdate" : 1649084663000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084663000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084663836648761,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "syscollection" : "default"
      },
      "Title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "Excerpt" : "[23:14] RAZ Reserved [13:8] SIZE Defines the size of activity monitor event counters. ... [7:0] ... PSTATE.EL == EL2 then\\n if CPTR_EL3.TAM == '1' then\\n AArch64.SystemAccessTrap(EL3, 0x18 ...",
      "FirstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ..."
    }, {
      "title" : "AArch64 system registers",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
      "excerpt" : "AArch64 system registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011X2 AArch64 registers.",
      "firstSentences" : "AArch64 system registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011X2 AArch64 registers. AArch64 system registers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch64 system registers ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "kvgPqñS3h5QñfNWY",
        "urihash" : "kvgPqñS3h5QñfNWY",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "AArch64 ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "AArch64 ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1649084655000,
        "permanentid" : "10c4bdca813af00c48f7ec7ac15781d601ad58cc835c87df1dd922a1226b",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9376bb7f0e683c3653",
        "transactionid" : 863761,
        "title" : "AArch64 system registers ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084655586175810,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 138,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 138,
        "sysdate" : 1649084655000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084655586175810,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
        "syscollection" : "default"
      },
      "Title" : "AArch64 system registers",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers",
      "Excerpt" : "AArch64 system registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011X2 AArch64 registers.",
      "FirstSentences" : "AArch64 system registers This appendix contains the descriptions for the Cortex\\u00AE\\u2011X2 AArch64 registers. AArch64 system registers"
    }, {
      "title" : "AArch64 Activity Monitors register summary",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
      "excerpt" : "AArch64 Activity Monitors register summary",
      "firstSentences" : "AArch64 Activity Monitors register summary",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch64 Activity Monitors register summary ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "8b1rkqIzc5ZpF1tK",
        "urihash" : "8b1rkqIzc5ZpF1tK",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1649084653000,
        "permanentid" : "5f3e3210cc0ff0e48c1383b6450f363ccba50e0d056d7cbd712558dac6ed",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36af",
        "transactionid" : 863761,
        "title" : "AArch64 Activity Monitors register summary ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084653898660635,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 44,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 44,
        "sysdate" : 1649084653000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 5,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084653898660635,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Activity Monitors register summary",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary",
      "Excerpt" : "AArch64 Activity Monitors register summary",
      "FirstSentences" : "AArch64 Activity Monitors register summary"
    } ],
    "totalNumberOfChildResults" : 362,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register ",
      "document_number" : "101803",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5045505",
      "sysurihash" : "66MajLNbqFOLQUBs",
      "urihash" : "66MajLNbqFOLQUBs",
      "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045505,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639591311000,
      "sysconcepts" : "counter group ; activity monitor ; el0 ; amcgcr ; AArch64 ; register ; configurations ; EL2 ; Accessibility ; See individual ; SystemAccessTrap ; EL2Enabled ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
      "attachmentparentid" : 5045505,
      "parentitem" : "61ba2d8f76bb7f0e683c35d0",
      "concepts" : "counter group ; activity monitor ; el0 ; amcgcr ; AArch64 ; register ; configurations ; EL2 ; Accessibility ; See individual ; SystemAccessTrap ; EL2Enabled ; assignments",
      "documenttype" : "html",
      "isattachment" : "5045505",
      "sysindexeddate" : 1649084663000,
      "permanentid" : "3b6bff509d28d7f35354b8d3d27e7951d7f60c8699f7f9eda10c61fe30d3",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba2d9576bb7f0e683c36b4",
      "transactionid" : 863761,
      "title" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register ",
      "products" : [ "Cortex-X2" ],
      "date" : 1649084663000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101803:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084663904890246,
      "sysisattachment" : "5045505",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045505,
      "size" : 2003,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084412415,
      "syssize" : 2003,
      "sysdate" : 1649084663000,
      "haslayout" : "1",
      "topparent" : "5045505",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045505,
      "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 106,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
      "document_revision" : "0201-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084663000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register?lang=en",
      "modified" : 1639591311000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084663904890246,
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
      "syscollection" : "default"
    },
    "Title" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register",
    "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register",
    "Excerpt" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register Provides information on ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "FirstSentences" : "AMCGCR_EL0, Activity Monitors Counter Group Configuration Register Provides information on the number of activity monitor event counters implemented within each counter group. Configurations This ..."
  }, {
    "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
    "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "DSVts84blfmfWZñ1",
        "urihash" : "DSVts84blfmfWZñ1",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad86",
        "transactionid" : 863760,
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574126306695,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4440,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 4440,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574126306695,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
    },
    "childResults" : [ {
      "title" : "Functional description, AXI5 to AHB5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "excerpt" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to ... It contains the following sections: AMBA bus properties Burst conversions KB boundary ...",
      "firstSentences" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to AHB5 bridge. It contains the following sections: AMBA bus properties Burst conversions KB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description, AXI5 to AHB5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "QdgIfYmQzo2u6CpX",
        "urihash" : "QdgIfYmQzo2u6CpX",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "AHB5 bridge ; AXI5 ; scheduling ; functionality ; response ; slices Read ; User signals ; Address alignment ; accesses Sparse ; translation Exclusive ; crossing Protection ; Burst conversions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "AHB5 bridge ; AXI5 ; scheduling ; functionality ; response ; slices Read ; User signals ; Address alignment ; accesses Sparse ; translation Exclusive ; crossing Protection ; Burst conversions",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084653000,
        "permanentid" : "e463ee6f1ef119da4d4fe26dfee3127a6ecde9c989be56bc273afbb85b9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad8f",
        "transactionid" : 863761,
        "title" : "Functional description, AXI5 to AHB5 bridge ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084653539282724,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 474,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 474,
        "sysdate" : 1649084653000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084653539282724,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
        "syscollection" : "default"
      },
      "Title" : "Functional description, AXI5 to AHB5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "Excerpt" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to ... It contains the following sections: AMBA bus properties Burst conversions KB boundary ...",
      "FirstSentences" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to AHB5 bridge. It contains the following sections: AMBA bus properties Burst conversions KB ..."
    }, {
      "title" : "1KB boundary crossing",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "excerpt" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a ...",
      "firstSentences" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a transfer does ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "1KB boundary crossing ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "C3VvqJIyvumnsuGc",
        "urihash" : "C3VvqJIyvumnsuGc",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "boundaries ; transactions ; bridge ; AXI5 ; bursts ; first address ; AHB protocol ; htrans",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "boundaries ; transactions ; bridge ; AXI5 ; bursts ; first address ; AHB protocol ; htrans",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084653000,
        "permanentid" : "158cc2da7c2ef97159c4fa53ab1bac4c2011437d02184ce3bcd3361944b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad92",
        "transactionid" : 863761,
        "title" : "1KB boundary crossing ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084653257318068,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 456,
        "sysdate" : 1649084653000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084653257318068,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
        "syscollection" : "default"
      },
      "Title" : "1KB boundary crossing",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "Excerpt" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a ...",
      "FirstSentences" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a transfer does ..."
    }, {
      "title" : "Exclusive and locked accesses",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "excerpt" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal.",
      "firstSentences" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal. For Exclusive ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exclusive and locked accesses ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "Y1uXqWY2eB9rHEmi",
        "urihash" : "Y1uXqWY2eB9rHEmi",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "Exclusive accesses ; AHB transfers ; bridge ; protocols ; AHB5 ; AXI5 ; AXI ; hmastlock ; ERROR response ; parameter controls ; RESP configuration ; Cacheable memory ; hmaster signal",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "Exclusive accesses ; AHB transfers ; bridge ; protocols ; AHB5 ; AXI5 ; AXI ; hmastlock ; ERROR response ; parameter controls ; RESP configuration ; Cacheable memory ; hmaster signal",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084631000,
        "permanentid" : "dc2339de11817c69a222e346fa9b04b2806d1d907cb91017b8017d72eecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fada1",
        "transactionid" : 863761,
        "title" : "Exclusive and locked accesses ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084631000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084631415116975,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 826,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 826,
        "sysdate" : 1649084631000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084631415116975,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
        "syscollection" : "default"
      },
      "Title" : "Exclusive and locked accesses",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "Excerpt" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal.",
      "FirstSentences" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal. For Exclusive ..."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
      "document_number" : "101375",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466992",
      "sysauthor" : "ARM",
      "sysurihash" : "hwrOAñlXv3dFHYBl",
      "urihash" : "hwrOAñlXv3dFHYBl",
      "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "keywords" : "axi peripherals, ahb peripherals",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1573545906000,
      "topparentid" : 3466992,
      "numberofpages" : 59,
      "sysconcepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
      "attachmentparentid" : 3466992,
      "parentitem" : "5f242f86da9f9552000fad86",
      "concepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
      "documenttype" : "pdf",
      "isattachment" : "3466992",
      "sysindexeddate" : 1649084660000,
      "permanentid" : "c6b347f11e245252564fd871f8f612d5b30e25fe2132008cebd172cea3e3",
      "syslanguage" : [ "English" ],
      "itemid" : "5f242f86da9f9552000fadb0",
      "transactionid" : 863761,
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
      "subject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
      "date" : 1649084660000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101375:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084660087999063,
      "sysisattachment" : "3466992",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466992,
      "size" : 551479,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084415787,
      "syssubject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
      "syssize" : 551479,
      "sysdate" : 1649084660000,
      "topparent" : "3466992",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3466992,
      "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
      "wordcount" : 1346,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084660000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084660087999063,
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
    "Uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved."
  }, {
    "title" : "About the AC parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/about-the-ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
    "excerpt" : "About the AC parameters This section provides information about the AC parameters. Each group of parameters is provided with a figure showing the parameter ... About the AC parameters Arm7",
    "firstSentences" : "About the AC parameters This section provides information about the AC parameters. Each group of parameters is provided with a figure showing the parameter relationships and a table listing the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7EJ-S Technical Reference Manual ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "Zoa4tQN0mSSRG47R",
        "urihash" : "Zoa4tQN0mSSRG47R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a5fd977155116ab13d",
        "transactionid" : 863758,
        "title" : "ARM7EJ-S Technical Reference Manual ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544649079841,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 1979,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544649079841,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM7EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7EJ-S Technical Reference Manual ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "Zoa4tQN0mSSRG47R",
        "urihash" : "Zoa4tQN0mSSRG47R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a5fd977155116ab13d",
        "transactionid" : 863758,
        "title" : "ARM7EJ-S Technical Reference Manual ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544649079841,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 1979,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544649079841,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Boundary scan and debug logic output data",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/boundary-scan-and-debug-logic-output-data?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
      "excerpt" : "Boundary scan and debug logic output data The timing relationship between DBGSDOUT and DBGTDO is shown in Figure 10.7. The timing parameters used in Figure 10.7 are shown in Table 10.7.",
      "firstSentences" : "Boundary scan and debug logic output data The timing relationship between DBGSDOUT and DBGTDO is shown in Figure 10.7. The timing parameters used in Figure 10.7 are shown in Table 10.7. Figure 10.7.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Boundary scan and debug logic output data ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "jyTñ3irJ2OGvPCM4",
        "urihash" : "jyTñ3irJ2OGvPCM4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "timing ; output data ; Boundary scan",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "timing ; output data ; Boundary scan",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "2ab62f6d224096e8b5563ecc775ef9b1fe0d3dba89f1b581dbffaf568e1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab1fd",
        "transactionid" : 863758,
        "title" : "Boundary scan and debug logic output data ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544588344332,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 398,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/boundary-scan-and-debug-logic-output-data?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401256,
        "syssize" : 398,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/boundary-scan-and-debug-logic-output-data?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/ac-parameters/boundary-scan-and-debug-logic-output-data?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544588344332,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
        "syscollection" : "default"
      },
      "Title" : "Boundary scan and debug logic output data",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/boundary-scan-and-debug-logic-output-data?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/boundary-scan-and-debug-logic-output-data",
      "Excerpt" : "Boundary scan and debug logic output data The timing relationship between DBGSDOUT and DBGTDO is shown in Figure 10.7. The timing parameters used in Figure 10.7 are shown in Table 10.7.",
      "FirstSentences" : "Boundary scan and debug logic output data The timing relationship between DBGSDOUT and DBGTDO is shown in Figure 10.7. The timing parameters used in Figure 10.7 are shown in Table 10.7. Figure 10.7."
    }, {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
      "excerpt" : "Chapter 10. AC Parameters This chapter gives the AC timing parameters of the ARM7EJ-S processor. It contains the following sections: About the AC parameters Memory interface ...",
      "firstSentences" : "Chapter 10. AC Parameters This chapter gives the AC timing parameters of the ARM7EJ-S processor. It contains the following sections: About the AC parameters Memory interface Coprocessor interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "KBIjRrðzXaoT7j9j",
        "urihash" : "KBIjRrðzXaoT7j9j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "timing parameters ; interface ; data ETM ; Boundary scan ; sensitivity JTAG ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "timing parameters ; interface ; data ETM ; Boundary scan ; sensitivity JTAG ; configuration",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1649084541000,
        "permanentid" : "3f692fe8381f749aa8f7f187bffa04df7e6f05ba4ff677676e3783c5b457",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab1f5",
        "transactionid" : 863758,
        "title" : "AC Parameters ",
        "products" : [ "Arm7" ],
        "date" : 1649084541000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084541752929444,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 384,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 384,
        "sysdate" : 1649084541000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084541000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/ac-parameters?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084541752929444,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters",
      "Excerpt" : "Chapter 10. AC Parameters This chapter gives the AC timing parameters of the ARM7EJ-S processor. It contains the following sections: About the AC parameters Memory interface ...",
      "FirstSentences" : "Chapter 10. AC Parameters This chapter gives the AC timing parameters of the ARM7EJ-S processor. It contains the following sections: About the AC parameters Memory interface Coprocessor interface ..."
    } ],
    "totalNumberOfChildResults" : 249,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the AC parameters ",
      "document_number" : "ddi0214",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511026",
      "sysurihash" : "WrdXwZbzðoIyyWKL",
      "urihash" : "WrdXwZbzðoIyyWKL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158929155000,
      "topparentid" : 3511026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382245000,
      "sysconcepts" : "clock edge ; hold ; cross references ; ov ; setup ; ih ; Prefixes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
      "attachmentparentid" : 3511026,
      "parentitem" : "5e8e45a5fd977155116ab13d",
      "concepts" : "clock edge ; hold ; cross references ; ov ; setup ; ih ; Prefixes",
      "documenttype" : "html",
      "isattachment" : "3511026",
      "sysindexeddate" : 1649084659000,
      "permanentid" : "04d3253cae8128231656cc13ec9027a3395a26118ae35a811be3a64812c6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e45a6fd977155116ab1f6",
      "transactionid" : 863761,
      "title" : "About the AC parameters ",
      "products" : [ "Arm7" ],
      "date" : 1649084659000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0214:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084659089704320,
      "sysisattachment" : "3511026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511026,
      "size" : 1120,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/about-the-ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084401268,
      "syssize" : 1120,
      "sysdate" : 1649084659000,
      "haslayout" : "1",
      "topparent" : "3511026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511026,
      "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084659000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/about-the-ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0214/b/ac-parameters/about-the-ac-parameters?lang=en",
      "modified" : 1645014077000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084659089704320,
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "About the AC parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/about-the-ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/about-the-ac-parameters",
    "Excerpt" : "About the AC parameters This section provides information about the AC parameters. Each group of parameters is provided with a figure showing the parameter ... About the AC parameters Arm7",
    "FirstSentences" : "About the AC parameters This section provides information about the AC parameters. Each group of parameters is provided with a figure showing the parameter relationships and a table listing the ..."
  }, {
    "title" : "Bus architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "firstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "P6LtkIsKU4DCo8hW",
        "urihash" : "P6LtkIsKU4DCo8hW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2899fd977155116a6598",
        "transactionid" : 863760,
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574452007839,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2143,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 2143,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574452007839,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "firstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "pcz2V8d7zTðPxhMq",
        "urihash" : "pcz2V8d7zTðPxhMq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084654000,
        "permanentid" : "90464eae5e04649d34c01e64ce33052b77001ad8db94dcfe31aa2e5a40e8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b3",
        "transactionid" : 863761,
        "title" : "AHB slave interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084654937288689,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 509,
        "sysdate" : 1649084654000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084654937288689,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "FirstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ..."
    }, {
      "title" : "AHB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "firstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB interfaces ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "mSjhKNñuc9E2RtF4",
        "urihash" : "mSjhKNñuc9E2RtF4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "bus architecture ; AHB interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "bus architecture ; AHB interfaces",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084647000,
        "permanentid" : "c3f58a99f7c035a076e2d3e3c5017199f2a66a07c985761d2b226142eb11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b2",
        "transactionid" : 863761,
        "title" : "AHB interfaces ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084647000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084647366958636,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 184,
        "sysdate" : 1649084647000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084647366958636,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AHB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "Excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "FirstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers"
    }, {
      "title" : "AHB master interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "firstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB master interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "0gnLpfrbxYNahñsE",
        "urihash" : "0gnLpfrbxYNahñsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084643000,
        "permanentid" : "50d369e9e672561fb0245715de3b3f3b5b3d68ab73c58b3ae0fb203a23b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b4",
        "transactionid" : 863761,
        "title" : "AHB master interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084643050008747,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 1708,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 1708,
        "sysdate" : 1649084643000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084643050008747,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB master interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "Excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "FirstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Bus architecture ",
      "document_number" : "ddi0293",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493469",
      "sysurihash" : "HTA1ru74rY0VSKñ0",
      "urihash" : "HTA1ru74rY0VSKñ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756537000,
      "topparentid" : 3493469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374809000,
      "sysconcepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3493469,
      "parentitem" : "5e8e2899fd977155116a6598",
      "concepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "documenttype" : "html",
      "isattachment" : "3493469",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084656000,
      "permanentid" : "206f14d021af3024a12c6099d2b90ed4623b1d5fc058b78ac8c9392ce2d5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e289afd977155116a65b6",
      "transactionid" : 863761,
      "title" : "Bus architecture ",
      "products" : [ "Peripheral Controllers" ],
      "date" : 1649084656000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0293:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084656170707542,
      "sysisattachment" : "3493469",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493469,
      "size" : 1315,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084390466,
      "syssize" : 1315,
      "sysdate" : 1649084656000,
      "haslayout" : "1",
      "topparent" : "3493469",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493469,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084656000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "modified" : 1638978525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084656170707542,
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "syscollection" : "default"
    },
    "Title" : "Bus architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "Excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "FirstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ..."
  }, {
    "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "dsu0026",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5023974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ñqñ4CEUGAl6Jxwrr",
      "urihash" : "ñqñ4CEUGAl6Jxwrr",
      "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "keywords" : " AXI Interconnect, AMBA, CoreLink 400, Interconnect, ",
      "systransactionid" : 863761,
      "copyright" : "Copyright ©€2012-2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594028632000,
      "topparentid" : 5023974,
      "numberofpages" : 46,
      "sysconcepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 5023974,
      "parentitem" : "5f02f30ddbdee951c1cd61ef",
      "concepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5023974",
      "sysindexeddate" : 1649084651000,
      "permanentid" : "4e6b2d4bfb924e5863e0dc90e8656a80f50b404ed1b36aafbc7065ce478c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f02f30ddbdee951c1cd61f1",
      "transactionid" : 863761,
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "date" : 1649084651000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0026:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084651733088174,
      "sysisattachment" : "5023974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5023974,
      "size" : 640609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084367681,
      "syssubject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "syssize" : 640609,
      "sysdate" : 1649084651000,
      "topparent" : "5023974",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 5023974,
      "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084651000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084651733088174,
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "Excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ..."
  }, {
    "title" : "System interface",
    "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "firstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "GbSinK130TybH3uH",
        "urihash" : "GbSinK130TybH3uH",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de6b471823cb9de5981",
        "transactionid" : 863761,
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629553449680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 4390,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629553449680,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
    },
    "childResults" : [ {
      "title" : "Abort interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "firstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Abort interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "JFHsZsGJGJAWG4WW",
        "urihash" : "JFHsZsGJGJAWG4WW",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "f23985014fbb4161f947b45fa4c5df58aa7823bc2ca60f7d1321acd159fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b2",
        "transactionid" : 863761,
        "title" : "Abort interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632467509235,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1017,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632467509235,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "syscollection" : "default"
      },
      "Title" : "Abort interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "Excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "FirstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake."
    }, {
      "title" : "Low-power clock control interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "firstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Low-power clock control interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "dj4K4dS2BOVjDrcN",
        "urihash" : "dj4K4dS2BOVjDrcN",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "9410b9773a614126703894e00e894ad9e72ab8c369a39f79747729c6c9de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b1",
        "transactionid" : 863761,
        "title" : "Low-power clock control interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632081811292,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1671,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1671,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632081811292,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "syscollection" : "default"
      },
      "Title" : "Low-power clock control interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "Excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "FirstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "firstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "ñ3fpCUReklbH2pHm",
        "urihash" : "ñ3fpCUReklbH2pHm",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "f1d563407a4e3a4f2f91017d46d507fec34d0bdedb6b6fbd8247f32828ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59a1",
        "transactionid" : 863761,
        "title" : "Introduction ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629960561883,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 262,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/introduction?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629960561883,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "Excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "FirstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ..."
    } ],
    "totalNumberOfChildResults" : 484,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "System interface ",
      "document_number" : "100568",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452399",
      "sysurihash" : "kk5IB1CR0JovBJ2F",
      "urihash" : "kk5IB1CR0JovBJ2F",
      "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504276535000,
      "topparentid" : 3452399,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327590000,
      "sysconcepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
      "attachmentparentid" : 3452399,
      "parentitem" : "5e7e2de6b471823cb9de5981",
      "concepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "documenttype" : "html",
      "isattachment" : "3452399",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084632000,
      "permanentid" : "6366799c89325fc85deafe51d344df5206720d29a562aac7bce7aafaae0c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2de7b471823cb9de59ae",
      "transactionid" : 863761,
      "title" : "System interface ",
      "products" : [ "CoreLink DMC-620" ],
      "date" : 1649084632000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100568:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084632544422279,
      "sysisattachment" : "3452399",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452399,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084337610,
      "syssize" : 402,
      "sysdate" : 1649084632000,
      "haslayout" : "1",
      "topparent" : "3452399",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3452399,
      "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
      "wordcount" : 39,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084632000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "modified" : 1636371873000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084632544422279,
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "syscollection" : "default"
    },
    "Title" : "System interface",
    "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "Excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "FirstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ..."
  }, {
    "title" : "Debug",
    "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "firstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "atCDajLCZzJuynbj",
        "urihash" : "atCDajLCZzJuynbj",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084611000,
        "permanentid" : "4cf29e095140569c3779032be720976f959cd2b7bd42e7497ebac3c3851c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d594019e9",
        "transactionid" : 863760,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084611408346797,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 250,
        "sysdate" : 1649084611000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/debug/about-debug?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084611408346797,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Link layer",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "firstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Link layer ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "JOE6tP2llpEIPWeK",
        "urihash" : "JOE6tP2llpEIPWeK",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084609000,
        "permanentid" : "28928caad0a153e92b39a409253ba48a36835e9e91f76f6be51dc58f96d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d59401987",
        "transactionid" : 863760,
        "title" : "Link layer ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609889469114,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285327,
        "syssize" : 762,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084609000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/functional-description/link-layer?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609889469114,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "syscollection" : "default"
      },
      "Title" : "Link layer",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "Excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "FirstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ..."
    } ],
    "totalNumberOfChildResults" : 126,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Debug ",
      "document_number" : "100020",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3422807",
      "sysurihash" : "MVX4c6hgDOPuGUnA",
      "urihash" : "MVX4c6hgDOPuGUnA",
      "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504103349000,
      "topparentid" : 3422807,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145813000,
      "sysconcepts" : "Watchpoint Module ; features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
      "attachmentparentid" : 3422807,
      "parentitem" : "5e7b67d516d2907d594018b4",
      "concepts" : "Watchpoint Module ; features",
      "documenttype" : "html",
      "isattachment" : "3422807",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084611000,
      "permanentid" : "eca1aaa0c65caf3ea7bde7db7931c63ca9a2fade73e7b1ad417667a935eb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b67d616d2907d594019e8",
      "transactionid" : 863760,
      "title" : "Debug ",
      "products" : [ "CoreLink CCN-508" ],
      "date" : 1649084611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100020:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084611686672134,
      "sysisattachment" : "3422807",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3422807,
      "size" : 247,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084285373,
      "syssize" : 247,
      "sysdate" : 1649084611000,
      "haslayout" : "1",
      "topparent" : "3422807",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3422807,
      "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100020/0001/debug?lang=en",
      "modified" : 1635957051000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084611686672134,
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "syscollection" : "default"
    },
    "Title" : "Debug",
    "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "Excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "FirstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable."
  }, {
    "title" : "Software programmed calibration sequence",
    "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "excerpt" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the ... The DLL then brings the MPMCDLLCALIBACK signal HIGH and starts calibration.",
    "firstSentences" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the MPMCDynamicControl DC field, the MPMCDLLCALIBREQ signal goes active. The DLL then brings the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
      "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "Ec065vð5sQbtwB11",
        "urihash" : "Ec065vð5sQbtwB11",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150408000,
        "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc988295d1e18d36f52",
        "transactionid" : 864293,
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150408732815422,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1778,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 1778,
        "sysdate" : 1649150408000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150408732815422,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
      "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "DLL implementations",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "excerpt" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at ... The disadvantage of continuous calibration is that it can use considerable power.",
      "firstSentences" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at set intervals. The disadvantage of continuous calibration is that it can use considerable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DLL implementations ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "PuNlPMUfZPNb6ePU",
        "urihash" : "PuNlPMUfZPNb6ePU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
        "systransactionid" : 864296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "delay ; set intervals ; clock ; See Percent-of-clock ; reference ; calibration ; Read transfers ; reason recalibration ; considerable power ; architectures ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "delay ; set intervals ; clock ; See Percent-of-clock ; reference ; calibration ; Read transfers ; reason recalibration ; considerable power ; architectures ; implementations",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150567000,
        "permanentid" : "b7d4b8de1fc2813de6d51ad9e1a740829ea0a67fbd2bfa5f6795a903f009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720e",
        "transactionid" : 864296,
        "title" : "DLL implementations ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150567000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150567246049111,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 762,
        "sysdate" : 1649150567000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150567246049111,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
        "syscollection" : "default"
      },
      "Title" : "DLL implementations",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "Excerpt" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at ... The disadvantage of continuous calibration is that it can use considerable power.",
      "FirstSentences" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at set intervals. The disadvantage of continuous calibration is that it can use considerable ..."
    }, {
      "title" : "About the DLL",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "excerpt" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. ... Figure 12.1.",
      "firstSentences" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. Each data strobe is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the DLL ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "mJAKUGNp3gq4h7wp",
        "urihash" : "mJAKUGNp3gq4h7wp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
        "systransactionid" : 864295,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "data strobes ; signals ; timing diagram ; temperature ; chip ; amount ; DDR-SDRAM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "data strobes ; signals ; timing diagram ; temperature ; chip ; amount ; DDR-SDRAM",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150489000,
        "permanentid" : "3333f55832b55f3744ce1dc3a7e4b8c9474f8975cc0f2dc311f60d6a4c5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720b",
        "transactionid" : 864295,
        "title" : "About the DLL ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150489000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150489668920676,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 909,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 909,
        "sysdate" : 1649150489000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150489000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150489668920676,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
        "syscollection" : "default"
      },
      "Title" : "About the DLL",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "Excerpt" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. ... Figure 12.1.",
      "FirstSentences" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. Each data strobe is ..."
    }, {
      "title" : "DLL calibration",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "excerpt" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, ... DLL calibration can be enabled by setting the MPMCDynamicControl, DLL Enable (DE) ... Figure 12.2.",
      "firstSentences" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, that can be used by systems using a DLL block, see Figure 12.2. DLL calibration can be enabled by setting ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DLL calibration ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "J6d8Dpw0v5FcCy65",
        "urihash" : "J6d8Dpw0v5FcCy65",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
        "systransactionid" : 864295,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "request signal ; goes active ; SDRAM ; PrimeCell ; memory ; MPMCDynamicControl ; self-refresh exit ; take",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "request signal ; goes active ; SDRAM ; PrimeCell ; memory ; MPMCDynamicControl ; self-refresh exit ; take",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150489000,
        "permanentid" : "27cd499066e045e7cd95646feb791b7ece1ead71944e98ba3de39224f359",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720c",
        "transactionid" : 864295,
        "title" : "DLL calibration ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150489000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150489496876954,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 1429,
        "sysdate" : 1649150489000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150489000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150489496876954,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
        "syscollection" : "default"
      },
      "Title" : "DLL calibration",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "Excerpt" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, ... DLL calibration can be enabled by setting the MPMCDynamicControl, DLL Enable (DE) ... Figure 12.2.",
      "FirstSentences" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, that can be used by systems using a DLL block, see Figure 12.2. DLL calibration can be enabled by setting ..."
    } ],
    "totalNumberOfChildResults" : 257,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Software programmed calibration sequence ",
      "document_number" : "ddi0269",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3482800",
      "sysurihash" : "7cPx4koe5YTWbwaU",
      "urihash" : "7cPx4koe5YTWbwaU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
      "systransactionid" : 864296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257282000,
      "topparentid" : 3482800,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372553000,
      "sysconcepts" : "MPMCDLLCALIBACK signal ; calibration ; MPMCDynamicControl ; goes ; memory ; brought",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3482800,
      "parentitem" : "5e8e1fc988295d1e18d36f52",
      "concepts" : "MPMCDLLCALIBACK signal ; calibration ; MPMCDynamicControl ; goes ; memory ; brought",
      "documenttype" : "html",
      "isattachment" : "3482800",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150569000,
      "permanentid" : "90a4db8a453a651993bd0811ebbef730580324285e1461f8873dc4c8b0d3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1fcc88295d1e18d3720d",
      "transactionid" : 864296,
      "title" : "Software programmed calibration sequence ",
      "products" : [ "DMA Controller" ],
      "date" : 1649150569000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0269:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150569168333734,
      "sysisattachment" : "3482800",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3482800,
      "size" : 623,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150263514,
      "syssize" : 623,
      "sysdate" : 1649150569000,
      "haslayout" : "1",
      "topparent" : "3482800",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3482800,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150569000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "modified" : 1638977695000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150569168333734,
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
      "syscollection" : "default"
    },
    "Title" : "Software programmed calibration sequence",
    "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "Excerpt" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the ... The DLL then brings the MPMCDLLCALIBACK signal HIGH and starts calibration.",
    "FirstSentences" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the MPMCDynamicControl DC field, the MPMCDLLCALIBREQ signal goes active. The DLL then brings the ..."
  }, {
    "title" : "Distributor (GICD)",
    "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
    "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
    "clickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
    "excerpt" : "Distributor (GICD) The Distributor is the main communication point between all GIC-625 blocks. It performs SPI management, and all communications with other blocks. ... Figure 1.",
    "firstSentences" : "Distributor (GICD) The Distributor is the main communication point between all GIC-625 blocks. It performs SPI management, and all communications with other blocks. The following figure shows the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "I8Ad7jchMkbpiRIl",
        "urihash" : "I8Ad7jchMkbpiRIl",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649080656000,
        "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad832183326f21771faa",
        "transactionid" : 863678,
        "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1649080656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080656377119131,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4878,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080558964,
        "syssize" : 4878,
        "sysdate" : 1649080656000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080656377119131,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Distributor ACE5-Lite subordinate interface",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
      "excerpt" : "Distributor ACE5-Lite subordinate interface The AMBA\\u00AE ACE5-Lite subordinate port on the GIC-625 ... The interface supports 64-bit, 128-bit, 256-bit, or 512-bit data widths. ... Table 1.",
      "firstSentences" : "Distributor ACE5-Lite subordinate interface The AMBA\\u00AE ACE5-Lite subordinate port on the GIC-625 Distributor provides access to the entire register map. The interface supports 64-bit, 128-bit, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Distributor ACE5-Lite subordinate interface ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "16XHgxB1lg9XutEd",
        "urihash" : "16XHgxB1lg9XutEd",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "Distributor ACE5 ; GIC ; programmers model ; Lite ; interface ; map ; port ; address aliasing ; hierarchically clock ; protection settings ; protocol-compliant manner ; maintenance operations ; reorder depth ; configuration ; Shareability ; Cacheability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "Distributor ACE5 ; GIC ; programmers model ; Lite ; interface ; map ; port ; address aliasing ; hierarchically clock ; protection settings ; protocol-compliant manner ; maintenance operations ; reorder depth ; configuration ; Shareability ; Cacheability",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1649080670000,
        "permanentid" : "011e943cfc4daa57f69bc07b11fec310c462bd62b4f11db6b7808e52069d",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad842183326f21771fbc",
        "transactionid" : 863678,
        "title" : "Distributor ACE5-Lite subordinate interface ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1649080670000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080670221372735,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 1703,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080558964,
        "syssize" : 1703,
        "sysdate" : 1649080670000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080670000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080670221372735,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
        "syscollection" : "default"
      },
      "Title" : "Distributor ACE5-Lite subordinate interface",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-/Distributor-ACE5-Lite-subordinate-interface",
      "Excerpt" : "Distributor ACE5-Lite subordinate interface The AMBA\\u00AE ACE5-Lite subordinate port on the GIC-625 ... The interface supports 64-bit, 128-bit, 256-bit, or 512-bit data widths. ... Table 1.",
      "FirstSentences" : "Distributor ACE5-Lite subordinate interface The AMBA\\u00AE ACE5-Lite subordinate port on the GIC-625 Distributor provides access to the entire register map. The interface supports 64-bit, 128-bit, ..."
    }, {
      "title" : "Component overview",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Component-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
      "excerpt" : "Component overview The GIC-625 comprises several significant blocks that work in combination to create a ... The GIC-625 consists of the following blocks: Distributor (GICD) The Distributor is ...",
      "firstSentences" : "Component overview The GIC-625 comprises several significant blocks that work in combination to create a single architecturally compliant GICv3 and GICv3.1 implementation within the system. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Component overview ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "9CiXivMT5hL3OsbI",
        "urihash" : "9CiXivMT5hL3OsbI",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "GIC ; GICv3 ; Distributor ; cores ; GCI ; request ; extended range ; u00AE Generic ; address space ; Software Generated ; Private Peripheral ; Cluster Interface ; programmers model ; real-time SPIs ; Component overview ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "GIC ; GICv3 ; Distributor ; cores ; GCI ; request ; extended range ; u00AE Generic ; address space ; Software Generated ; Private Peripheral ; Cluster Interface ; programmers model ; real-time SPIs ; Component overview ; functionality",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1649080663000,
        "permanentid" : "23f6df80d5b2c35fce9151307d0f5b7f6250a95b00aaffb000c19d59f75e",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad842183326f21771fb2",
        "transactionid" : 863678,
        "title" : "Component overview ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1649080663000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080663961151469,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 1707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Component-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080558964,
        "syssize" : 1707,
        "sysdate" : 1649080663000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080663000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Component-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/About-the-GIC-625/Component-overview?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080663961151469,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
        "syscollection" : "default"
      },
      "Title" : "Component overview",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Component-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Component-overview",
      "Excerpt" : "Component overview The GIC-625 comprises several significant blocks that work in combination to create a ... The GIC-625 consists of the following blocks: Distributor (GICD) The Distributor is ...",
      "FirstSentences" : "Component overview The GIC-625 comprises several significant blocks that work in combination to create a single architecturally compliant GICv3 and GICv3.1 implementation within the system. The ..."
    }, {
      "title" : "Features",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
      "excerpt" : "Features The GIC-625 provides interrupt services and masking, registers and programming, interrupt ... Interrupt services and masking The GIC-625 provides the following interrupt features: ...",
      "firstSentences" : "Features The GIC-625 provides interrupt services and masking, registers and programming, interrupt grouping, security, performance monitoring, and error correction. Interrupt services and masking ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "KeM8ðzZJOtqSKvuI",
        "urihash" : "KeM8ðzZJOtqSKvuI",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "security ; GIC ; groupings ; features ; registers ; core ; SPIs ; Private Peripheral ; programming ; Software mechanism ; Single ACE5 ; affinity routing ; latency response ; performance monitoring ; Non-secure ; prioritization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "security ; GIC ; groupings ; features ; registers ; core ; SPIs ; Private Peripheral ; programming ; Software mechanism ; Single ACE5 ; affinity routing ; latency response ; performance monitoring ; Non-secure ; prioritization",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1649080663000,
        "permanentid" : "361b9f131deb4f376f758e949a0d79a8dff3fa6cc2a17afc070728538bea",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad842183326f21771fb4",
        "transactionid" : 863678,
        "title" : "Features ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1649080663000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080663936598091,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 2235,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080558964,
        "syssize" : 2235,
        "sysdate" : 1649080663000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 156,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080663000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/About-the-GIC-625/Features?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080663936598091,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
        "syscollection" : "default"
      },
      "Title" : "Features",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/About-the-GIC-625/Features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/About-the-GIC-625/Features",
      "Excerpt" : "Features The GIC-625 provides interrupt services and masking, registers and programming, interrupt ... Interrupt services and masking The GIC-625 provides the following interrupt features: ...",
      "FirstSentences" : "Features The GIC-625 provides interrupt services and masking, registers and programming, interrupt grouping, security, performance monitoring, and error correction. Interrupt services and masking ..."
    } ],
    "totalNumberOfChildResults" : 152,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Distributor (GICD) ",
      "document_number" : "102143",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5046301",
      "sysurihash" : "ðñ2M9vGxYIYjd9fe",
      "urihash" : "ðñ2M9vGxYIYjd9fe",
      "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639526400000,
      "topparentid" : 5046301,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1640017283000,
      "sysconcepts" : "Distributor The Distributor ; SPIs ; forwarding ; Programming ; GIC ; interfaces ; SGI routing ; SPI management ; architecture ; communications",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
      "attachmentparentid" : 5046301,
      "parentitem" : "61c0ad832183326f21771faa",
      "concepts" : "Distributor The Distributor ; SPIs ; forwarding ; Programming ; GIC ; interfaces ; SGI routing ; SPI management ; architecture ; communications",
      "documenttype" : "html",
      "isattachment" : "5046301",
      "sysindexeddate" : 1649080670000,
      "permanentid" : "8e03f22364abadef0b5baee39ed49e1057e38f9e9aeba18d072dc60dc335",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0ad842183326f21771fb9",
      "transactionid" : 863678,
      "title" : "Distributor (GICD) ",
      "products" : [ "CoreLink GIC-625" ],
      "date" : 1649080670000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102143:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
      "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080670252740004,
      "sysisattachment" : "5046301",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5046301,
      "size" : 548,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080558964,
      "syssize" : 548,
      "sysdate" : 1649080670000,
      "haslayout" : "1",
      "topparent" : "5046301",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5046301,
      "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080670000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102143/0001/Components-and-configuration/Distributor--GICD-?lang=en",
      "modified" : 1640017283000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080670252740004,
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
      "syscollection" : "default"
    },
    "Title" : "Distributor (GICD)",
    "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
    "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
    "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Distributor--GICD-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Distributor--GICD-",
    "Excerpt" : "Distributor (GICD) The Distributor is the main communication point between all GIC-625 blocks. It performs SPI management, and all communications with other blocks. ... Figure 1.",
    "FirstSentences" : "Distributor (GICD) The Distributor is the main communication point between all GIC-625 blocks. It performs SPI management, and all communications with other blocks. The following figure shows the ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH.",
    "firstSentences" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH. Active LOW signals ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "nuMl9fAkTRAS9gsE",
        "urihash" : "nuMl9fAkTRAS9gsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080561000,
        "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2936fd977155116a67a4",
        "transactionid" : 863676,
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080561371050991,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1805,
        "sysdate" : 1649080561000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080561371050991,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Clock signals",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "excerpt" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation.",
      "firstSentences" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation. For further ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock signals ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "PYcJldBnFIXKcP4O",
        "urihash" : "PYcJldBnFIXKcP4O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "frequencies ; clock signals ; chosen method ; constraints ; ARM PrimeCell ; transmission rates ; restraint ; accordance",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "frequencies ; clock signals ; chosen method ; constraints ; ARM PrimeCell ; transmission rates ; restraint ; accordance",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "b337dc87511b0f63130da3928e22c17a712174669b950dec2b6e1517a429",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a67c1",
        "transactionid" : 863678,
        "title" : "Clock signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655363513857,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 859,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 859,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655363513857,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
        "syscollection" : "default"
      },
      "Title" : "Clock signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "Excerpt" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation.",
      "FirstSentences" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation. For further ..."
    }, {
      "title" : "Data transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "excerpt" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers.",
      "firstSentences" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers. Value X BAUD rate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Data transfer ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "2I8ZJKMXIG1vsJKV",
        "urihash" : "2I8ZJKMXIG1vsJKV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "baud rate ; SCIVALUE registers ; etu ; Data transfer ; duration ; Smart Card ; ISO ; ATR ; ARM PrimeCell ; lower bound ; EMV standard",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "baud rate ; SCIVALUE registers ; etu ; Data transfer ; duration ; Smart Card ; ISO ; ATR ; ARM PrimeCell ; lower bound ; EMV standard",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "f2a2b233023e4bf9c98ec34ab542b3fcad5d216bc74e00d6605500d120b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a67c5",
        "transactionid" : 863678,
        "title" : "Data transfer ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655282394292,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 1648,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1648,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655282394292,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
        "syscollection" : "default"
      },
      "Title" : "Data transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "Excerpt" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers.",
      "FirstSentences" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers. Value X BAUD rate ..."
    }, {
      "title" : "Signals to pads",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "excerpt" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to ...",
      "firstSentences" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to meet the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signals to pads ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "KfKYvIxeWNuRQ5VY",
        "urihash" : "KfKYvIxeWNuRQ5VY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "PrimeCell SCI ; Input PAD ; Type Source ; interface requirements ; proper use ; output pads ; responsibility of the user ; destination",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "PrimeCell SCI ; Input PAD ; Type Source ; interface requirements ; proper use ; output pads ; responsibility of the user ; destination",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "87e532a0440329526e7085f16dcb4a23ea0465b0819c8c23803480d313e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2938fd977155116a683b",
        "transactionid" : 863678,
        "title" : "Signals to pads ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655216554392,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 1117,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1117,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655216554392,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
        "syscollection" : "default"
      },
      "Title" : "Signals to pads",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "Excerpt" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to ...",
      "FirstSentences" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to meet the ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0148",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493377",
      "sysurihash" : "O1E3kiQlxXwðaNM7",
      "urihash" : "O1E3kiQlxXwðaNM7",
      "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199456206000,
      "topparentid" : 3493377,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374966000,
      "sysconcepts" : "signals ; bus ; PrimeCell SCI ; clock ; slave ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3493377,
      "parentitem" : "5e8e2936fd977155116a67a4",
      "concepts" : "signals ; bus ; PrimeCell SCI ; clock ; slave ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3493377",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080655000,
      "permanentid" : "b693c501e6c231c7d894ae997242a336fef77733a98d2f76c9628fcb00b8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2938fd977155116a6838",
      "transactionid" : 863678,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649080655000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0148:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080655432058037,
      "sysisattachment" : "3493377",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493377,
      "size" : 1120,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080535505,
      "syssize" : 1120,
      "sysdate" : 1649080655000,
      "haslayout" : "1",
      "topparent" : "3493377",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493377,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
      "wordcount" : 87,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080655000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638974135000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080655432058037,
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH.",
    "FirstSentences" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH. Active LOW signals ..."
  }, {
    "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "document_number" : "ddi0228",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684372",
      "sysurihash" : "Gwo47cIhcð2XgvYH",
      "urihash" : "Gwo47cIhcð2XgvYH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684372,
      "numberofpages" : 122,
      "sysconcepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3684372,
      "parentitem" : "5ed11e40ca06a95ce53f905d",
      "concepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "documenttype" : "pdf",
      "isattachment" : "3684372",
      "sysindexeddate" : 1649080627000,
      "permanentid" : "23d6ec56661a51516b24134d63c1f226455fb848deeb51d83ec96818c444",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905f",
      "transactionid" : 863677,
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "date" : 1649080626000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0228:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080626960031814,
      "sysisattachment" : "3684372",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3684372,
      "size" : 1213749,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080529828,
      "syssize" : 1213749,
      "sysdate" : 1649080626000,
      "topparent" : "3684372",
      "label_version" : "1.0",
      "systopparentid" : 3684372,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
      "wordcount" : 1837,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080626960031814,
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "Register descriptions",
    "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "CozIFAxnwñFjl2iG",
        "urihash" : "CozIFAxnwñFjl2iG",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080248000,
        "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c27c10d1d3c5b705363",
        "transactionid" : 863669,
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080248708553804,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 4424,
        "sysdate" : 1649080248000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080248708553804,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "KI76jtDcBQYT8BVK",
        "urihash" : "KI76jtDcBQYT8BVK",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
        "systransactionid" : 863670,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080271000,
        "permanentid" : "3f8f2eb51efb538cd7d1c95e4fa8185b9b9d2405cc855cd81a746bbbbf49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c28c10d1d3c5b705371",
        "transactionid" : 863670,
        "title" : "Revisions ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080270000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080270453629410,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 160,
        "sysdate" : 1649080270000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/revisions?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080270453629410,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77"
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "excerpt" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between issue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "yo71tI3svUhvPHEx",
        "urihash" : "yo71tI3svUhvPHEx",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
        "systransactionid" : 863670,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080271000,
        "permanentid" : "7617c9d17132ce235589b1d61022688d5e547b1b3c5d1005df701b470f35",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c28c10d1d3c5b705372",
        "transactionid" : 863670,
        "title" : "Revisions ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080270000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080270396034605,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 865,
        "sysdate" : 1649080270000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/revisions/revisions?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080270396034605,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "Excerpt" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between issue ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A77 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "Ccm7M6exzSOtWsuz",
        "urihash" : "Ccm7M6exzSOtWsuz",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080260000,
        "permanentid" : "7ef792dea51bb47d0f2749f4b66937d3cdd5a3e6d1060c182061658ea6ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c27c10d1d3c5b70536d",
        "transactionid" : 863669,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080260000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080260914442894,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 530,
        "sysdate" : 1649080260000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080260000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080260914442894,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A77 cores present in a cluster. This signal is ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Register descriptions ",
      "document_number" : "101113",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465103",
      "sysurihash" : "kA353bbNG1DFOZ8T",
      "urihash" : "kA353bbNG1DFOZ8T",
      "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
      "systransactionid" : 863670,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1572455782000,
      "topparentid" : 3465103,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814567000,
      "sysconcepts" : "Register summary ; instructions implemented",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465103,
      "parentitem" : "5e859c27c10d1d3c5b705363",
      "concepts" : "Register summary ; instructions implemented",
      "documenttype" : "html",
      "isattachment" : "3465103",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080271000,
      "permanentid" : "f02b424cc8afa598a6a121539a5fa5a7443507fedb318177867f0fb6994e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c27c10d1d3c5b70536b",
      "transactionid" : 863670,
      "title" : "Register descriptions ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649080271000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101113:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080271168976065,
      "sysisattachment" : "3465103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465103,
      "size" : 399,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080145296,
      "syssize" : 399,
      "sysdate" : 1649080271000,
      "haslayout" : "1",
      "topparent" : "3465103",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465103,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080271000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101113/0101/register-descriptions?lang=en",
      "modified" : 1636547089000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080271168976065,
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Register descriptions",
    "Uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ..."
  }, {
    "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
    "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "excerpt" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31.",
      "firstSentences" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31. Mailbox ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "Drq0iKYPgascviVI",
        "urihash" : "Drq0iKYPgascviVI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "registers ; cross references",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "registers ; cross references",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "40244d6e3beb3e837bbc5e01a73a0d9e5759291a056f7fc570baeaaaadad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5088295d1e18d384e6",
        "transactionid" : 863669,
        "title" : "Register descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249316835829,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109621,
        "syssize" : 321,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249316835829,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "Excerpt" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31.",
      "FirstSentences" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31. Mailbox ..."
    }, {
      "title" : "Messaging from Core0 to Core1",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "excerpt" : "Core0 programs the data payload, DA7A0000. ... Note Core?0 can hold on to the mailbox to send another data message by not clearing the ... Messaging from Core0 to Core1 ARM PrimeCell",
      "firstSentences" : "Messaging from Core0 to Core1 In this example system, there are two cores and four mailboxes. Core0 is the source core and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Messaging from Core0 to Core1 ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "UO5sAVjwX1REC3HE",
        "urihash" : "UO5sAVjwX1REC3HE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "Core0 ; mailboxes ; Core1 ; cores ; Auto Link ; IPCM0SOURCE Register ; data payload ; IPCM0DSTATUS ; IPCM0MSTATUS ; releases ownership ; gains control",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "Core0 ; mailboxes ; Core1 ; cores ; Auto Link ; IPCM0SOURCE Register ; data payload ; IPCM0DSTATUS ; IPCM0MSTATUS ; releases ownership ; gains control",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "cd07ae8f5daeb019d4b6c48543a82b076ee94c34dd6459c17bae6bfca859",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5088295d1e18d384df",
        "transactionid" : 863669,
        "title" : "Messaging from Core0 to Core1 ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249158374933,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 1976,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109636,
        "syssize" : 1976,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249158374933,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
        "syscollection" : "default"
      },
      "Title" : "Messaging from Core0 to Core1",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "Excerpt" : "Core0 programs the data payload, DA7A0000. ... Note Core?0 can hold on to the mailbox to send another data message by not clearing the ... Messaging from Core0 to Core1 ARM PrimeCell",
      "FirstSentences" : "Messaging from Core0 to Core1 In this example system, there are two cores and four mailboxes. Core0 is the source core and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses ..."
    }, {
      "title" : "Non-AMBA signals",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "excerpt" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] ...",
      "firstSentences" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Non-AMBA signals ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "5ULssQTO1zjOVYG5",
        "urihash" : "5ULssQTO1zjOVYG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "configuration ; IPCM ; test signals ; input pins ; active HIGH ; Output Vectored ; Type Source ; Register ; destination",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "configuration ; IPCM ; test signals ; input pins ; active HIGH ; Output Vectored ; Type Source ; Register ; destination",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "a13250bf38b51de4c53ada172616bf91ff9f805dcae9e9e51fbc6f0888a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5188295d1e18d384fd",
        "transactionid" : 863669,
        "title" : "Non-AMBA signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249125958884,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109605,
        "syssize" : 877,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 65,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249125958884,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
        "syscollection" : "default"
      },
      "Title" : "Non-AMBA signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "Excerpt" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] ...",
      "FirstSentences" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] Input ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
      "document_number" : "ddi0306",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496733",
      "sysurihash" : "gEaZSOZYZmPZlD3P",
      "urihash" : "gEaZSOZYZmPZlD3P",
      "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
      "systransactionid" : 863669,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259441000,
      "topparentid" : 3496733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375504000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080249000,
      "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b5088295d1e18d384ca",
      "transactionid" : 863669,
      "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649080249000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0306:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080249415310708,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1870,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080109652,
      "syssize" : 1870,
      "sysdate" : 1649080249000,
      "haslayout" : "1",
      "topparent" : "3496733",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496733,
      "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
      "wordcount" : 140,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080249000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0306/b/?lang=en",
      "modified" : 1639041679000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080249415310708,
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
    "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  }, {
    "title" : "Functional operation",
    "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "excerpt" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper ... Functional operation ARM PrimeCell",
    "firstSentences" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper Register level interface Peripheral test ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Peripheral Test Block Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
      "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Peripheral Test Block Technical Reference Manual ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "j09Di3QyivñdmM6l",
        "urihash" : "j09Di3QyivñdmM6l",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145881000,
        "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373ba",
        "transactionid" : 864202,
        "title" : "Peripheral Test Block Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145881000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145881031324463,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1704,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 1704,
        "sysdate" : 1649145881000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145881000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145881031324463,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "syscollection" : "default"
      },
      "Title" : "Peripheral Test Block Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
      "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "FIFO options for usage models",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "excerpt" : "It is sometimes best for synchronization and tracing to keep the FIFO width equal to the packet ... Figure 2.10. Example FIFO configuration 2 FIFO options for usage models ARM PrimeCell",
      "firstSentences" : "FIFO options for usage models The width and depth of the FIFO is not fixed in the PTB. It can have any width from 1 to 2048 bits and any depth as long as it is a power of two. The choice of width ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Peripheral Test Block Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Peripheral Test Block Technical Reference Manual ",
          "document_number" : "ddi0364",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982890",
          "sysurihash" : "j09Di3QyivñdmM6l",
          "urihash" : "j09Di3QyivñdmM6l",
          "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259726000,
          "topparentid" : 4982890,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372766000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145881000,
          "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e209e88295d1e18d373ba",
          "transactionid" : 864202,
          "title" : "Peripheral Test Block Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145881000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0364:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145881031324463,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145696326,
          "syssize" : 1704,
          "sysdate" : 1649145881000,
          "haslayout" : "1",
          "topparent" : "4982890",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982890,
          "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0364/a/?lang=en",
          "modified" : 1639048605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145881031324463,
          "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "syscollection" : "default"
        },
        "Title" : "Peripheral Test Block Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "FIFO options for usage models ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "bja1a1hjTTropx5M",
        "urihash" : "bja1a1hjTTropx5M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
        "systransactionid" : 864203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "sysconcepts" : "data rate ; FIFOs ; clock cycle ; accesses ; interface ; PI ; applications ; low average ; emptied faster ; Color Liquid Crystal Display ; synchronization",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4982890,
        "parentitem" : "5e8e209e88295d1e18d373ba",
        "concepts" : "data rate ; FIFOs ; clock cycle ; accesses ; interface ; PI ; applications ; low average ; emptied faster ; Color Liquid Crystal Display ; synchronization",
        "documenttype" : "html",
        "isattachment" : "4982890",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145925000,
        "permanentid" : "251d3a52511b57f697b5ce17979d7df5790e981fc2bb56ba9dca290ad3a1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373d6",
        "transactionid" : 864203,
        "title" : "FIFO options for usage models ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145925000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145925098009947,
        "sysisattachment" : "4982890",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982890,
        "size" : 2910,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 2910,
        "sysdate" : 1649145925000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145925000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145925098009947,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
        "syscollection" : "default"
      },
      "Title" : "FIFO options for usage models",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "Excerpt" : "It is sometimes best for synchronization and tracing to keep the FIFO width equal to the packet ... Figure 2.10. Example FIFO configuration 2 FIFO options for usage models ARM PrimeCell",
      "FirstSentences" : "FIFO options for usage models The width and depth of the FIFO is not fixed in the PTB. It can have any width from 1 to 2048 bits and any depth as long as it is a power of two. The choice of width ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation.",
      "firstSentences" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation. Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Peripheral Test Block Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Peripheral Test Block Technical Reference Manual ",
          "document_number" : "ddi0364",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982890",
          "sysurihash" : "j09Di3QyivñdmM6l",
          "urihash" : "j09Di3QyivñdmM6l",
          "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259726000,
          "topparentid" : 4982890,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372766000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145881000,
          "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e209e88295d1e18d373ba",
          "transactionid" : 864202,
          "title" : "Peripheral Test Block Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145881000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0364:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145881031324463,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145696326,
          "syssize" : 1704,
          "sysdate" : 1649145881000,
          "haslayout" : "1",
          "topparent" : "4982890",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982890,
          "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0364/a/?lang=en",
          "modified" : 1639048605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145881031324463,
          "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "syscollection" : "default"
        },
        "Title" : "Peripheral Test Block Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "rfqMCeinP8SHbHUu",
        "urihash" : "rfqMCeinP8SHbHUu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
        "systransactionid" : 864203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4982890,
        "parentitem" : "5e8e209e88295d1e18d373ba",
        "documenttype" : "html",
        "isattachment" : "4982890",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145911000,
        "permanentid" : "baa2345f43e2b5473d35e4d74f0feda36cd8e91456f0b93290a507ac1901",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373cd",
        "transactionid" : 864203,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145911783924591,
        "sysisattachment" : "4982890",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982890,
        "size" : 218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 218,
        "sysdate" : 1649145911000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/functional-overview?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145911783924591,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation. Functional ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "excerpt" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the ... Each PTB has its own internal structure, but share a common configuration and data ...",
      "firstSentences" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the SoC. Each PTB has its own internal structure, but share a common configuration and data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Peripheral Test Block Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Peripheral Test Block Technical Reference Manual ",
          "document_number" : "ddi0364",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982890",
          "sysurihash" : "j09Di3QyivñdmM6l",
          "urihash" : "j09Di3QyivñdmM6l",
          "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259726000,
          "topparentid" : 4982890,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372766000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145881000,
          "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e209e88295d1e18d373ba",
          "transactionid" : 864202,
          "title" : "Peripheral Test Block Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145881000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0364:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145881031324463,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145696326,
          "syssize" : 1704,
          "sysdate" : 1649145881000,
          "haslayout" : "1",
          "topparent" : "4982890",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982890,
          "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0364/a/?lang=en",
          "modified" : 1639048605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145881031324463,
          "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "syscollection" : "default"
        },
        "Title" : "Peripheral Test Block Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "4GWZrPdsMbWfNSW8",
        "urihash" : "4GWZrPdsMbWfNSW8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
        "systransactionid" : 864203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "sysconcepts" : "test wrapper ; level implementation ; environment ; interface ; own ; card ; model removal ; error generation ; block performing ; common configuration ; internal structure ; multiple PrimeCells ; initialization",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4982890,
        "parentitem" : "5e8e209e88295d1e18d373ba",
        "concepts" : "test wrapper ; level implementation ; environment ; interface ; own ; card ; model removal ; error generation ; block performing ; common configuration ; internal structure ; multiple PrimeCells ; initialization",
        "documenttype" : "html",
        "isattachment" : "4982890",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145911000,
        "permanentid" : "dd7f4a26e71d19c1a65dda3d8e8d9d1ef01267d12ab6cb2c1f9412777d46",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373ce",
        "transactionid" : 864203,
        "title" : "Functional description ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145911648158858,
        "sysisattachment" : "4982890",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982890,
        "size" : 928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 928,
        "sysdate" : 1649145911000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/functional-overview/functional-description?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145911648158858,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "Excerpt" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the ... Each PTB has its own internal structure, but share a common configuration and data ...",
      "FirstSentences" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the SoC. Each PTB has its own internal structure, but share a common configuration and data ..."
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional operation ",
      "document_number" : "ddi0364",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4982890",
      "sysurihash" : "KYON0gðb5ZhHiUgo",
      "urihash" : "KYON0gðb5ZhHiUgo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
      "systransactionid" : 864203,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259726000,
      "topparentid" : 4982890,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372766000,
      "sysconcepts" : "Peripheral test ; usage models ; wrapper Register ; clock domains ; internal structure ; Functional operation",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4982890,
      "parentitem" : "5e8e209e88295d1e18d373ba",
      "concepts" : "Peripheral test ; usage models ; wrapper Register ; clock domains ; internal structure ; Functional operation",
      "documenttype" : "html",
      "isattachment" : "4982890",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145925000,
      "permanentid" : "116a9b7c5362c7a25f270e37f569503dbdbfb9c4e86f4f2f9f53eefcab18",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e209e88295d1e18d373cf",
      "transactionid" : 864203,
      "title" : "Functional operation ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649145925000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0364:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145925594602057,
      "sysisattachment" : "4982890",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4982890,
      "size" : 270,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145696326,
      "syssize" : 270,
      "sysdate" : 1649145925000,
      "haslayout" : "1",
      "topparent" : "4982890",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4982890,
      "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
      "wordcount" : 29,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145925000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0364/a/functional-overview/functional-operation?lang=en",
      "modified" : 1639048605000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145925594602057,
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
      "syscollection" : "default"
    },
    "Title" : "Functional operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "Excerpt" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper ... Functional operation ARM PrimeCell",
    "FirstSentences" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper Register level interface Peripheral test ..."
  }, {
    "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
    "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
    "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "QoS programmable registers",
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "excerpt" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS ... Write Channel QoS Value Override Register. QoS Control Register. Max OT Registers.",
      "firstSentences" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS Value Override Register. Write Channel QoS Value Override Register. QoS Control Register. Max OT ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "ddi0470",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515516",
          "sysurihash" : "Nze1VJL9LD6Y0V5c",
          "urihash" : "Nze1VJL9LD6Y0V5c",
          "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1452512622000,
          "topparentid" : 3515516,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435539000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145864000,
          "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15d37100066a414f731d",
          "transactionid" : 864202,
          "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-400" ],
          "date" : 1649145864000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0470:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145864802793505,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145624281,
          "syssize" : 4554,
          "sysdate" : 1649145864000,
          "haslayout" : "1",
          "topparent" : "3515516",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515516,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145864000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0470/k/?lang=en",
          "modified" : 1639133227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145864802793505,
          "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "QoS programmable registers ",
        "document_number" : "ddi0470",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515516",
        "sysurihash" : "W3NZXnmsghcH5Yi5",
        "urihash" : "W3NZXnmsghcH5Yi5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1452512622000,
        "topparentid" : 3515516,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435539000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
        "attachmentparentid" : 3515516,
        "parentitem" : "5e8f15d37100066a414f731d",
        "documenttype" : "html",
        "isattachment" : "3515516",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145864000,
        "permanentid" : "75e301ec215e9c2fda6d99f76ae045a40bd6c0ffd5bd8ced3f283defa5d6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15d47100066a414f7378",
        "transactionid" : 864202,
        "title" : "QoS programmable registers ",
        "products" : [ "CoreLink CCI-400" ],
        "date" : 1649145864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0470:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145864736521491,
        "sysisattachment" : "3515516",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515516,
        "size" : 314,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145624266,
        "syssize" : 314,
        "sysdate" : 1649145864000,
        "haslayout" : "1",
        "topparent" : "3515516",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515516,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
        "modified" : 1639133227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145864736521491,
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
        "syscollection" : "default"
      },
      "Title" : "QoS programmable registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "Excerpt" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS ... Write Channel QoS Value Override Register. QoS Control Register. Max OT Registers.",
      "FirstSentences" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS Value Override Register. Write Channel QoS Value Override Register. QoS Control Register. Max OT ..."
    }, {
      "title" : "Event Select Register",
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "excerpt" : "Table 3.20. Event Select Register bit assignments Bits Reset Access Function [31:8] - RAZ\\/WI ... [7:5] ... [4:0] ... See PMU event list. ... Event Select Register CoreLink CCI-400",
      "firstSentences" : "Event Select Register The Event Select Register (ESR) characteristics are: Purpose Determines the event that a particular counter counts. One register exists per counter. This register is not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "ddi0470",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515516",
          "sysurihash" : "Nze1VJL9LD6Y0V5c",
          "urihash" : "Nze1VJL9LD6Y0V5c",
          "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1452512622000,
          "topparentid" : 3515516,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435539000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145864000,
          "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15d37100066a414f731d",
          "transactionid" : 864202,
          "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-400" ],
          "date" : 1649145864000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0470:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145864802793505,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145624281,
          "syssize" : 4554,
          "sysdate" : 1649145864000,
          "haslayout" : "1",
          "topparent" : "3515516",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515516,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145864000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0470/k/?lang=en",
          "modified" : 1639133227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145864802793505,
          "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Event Select Register ",
        "document_number" : "ddi0470",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515516",
        "sysurihash" : "Km6Hxi3IMKbfh8ya",
        "urihash" : "Km6Hxi3IMKbfh8ya",
        "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1452512622000,
        "topparentid" : 3515516,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435539000,
        "sysconcepts" : "usage constraints ; counters ; assignments ; register ; shows ; interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
        "attachmentparentid" : 3515516,
        "parentitem" : "5e8f15d37100066a414f731d",
        "concepts" : "usage constraints ; counters ; assignments ; register ; shows ; interfaces",
        "documenttype" : "html",
        "isattachment" : "3515516",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145864000,
        "permanentid" : "091901f00965640918f8118476a9319f0c5eb34d462275ad6915892d3a0f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15d47100066a414f73a9",
        "transactionid" : 864202,
        "title" : "Event Select Register ",
        "products" : [ "CoreLink CCI-400" ],
        "date" : 1649145864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0470:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145864054215847,
        "sysisattachment" : "3515516",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515516,
        "size" : 1037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145624236,
        "syssize" : 1037,
        "sysdate" : 1649145864000,
        "haslayout" : "1",
        "topparent" : "3515516",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515516,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
        "modified" : 1639133227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145864054215847,
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
        "syscollection" : "default"
      },
      "Title" : "Event Select Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "Excerpt" : "Table 3.20. Event Select Register bit assignments Bits Reset Access Function [31:8] - RAZ\\/WI ... [7:5] ... [4:0] ... See PMU event list. ... Event Select Register CoreLink CCI-400",
      "FirstSentences" : "Event Select Register The Event Select Register (ESR) characteristics are: Purpose Determines the event that a particular counter counts. One register exists per counter. This register is not ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache ... It contains the following sections: About the functions. ... Speculative fetch.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache Coherent Interconnect. It contains the following sections: About the functions. Snoop ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "ddi0470",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515516",
          "sysurihash" : "Nze1VJL9LD6Y0V5c",
          "urihash" : "Nze1VJL9LD6Y0V5c",
          "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1452512622000,
          "topparentid" : 3515516,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435539000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145864000,
          "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15d37100066a414f731d",
          "transactionid" : 864202,
          "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-400" ],
          "date" : 1649145864000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0470:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145864802793505,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145624281,
          "syssize" : 4554,
          "sysdate" : 1649145864000,
          "haslayout" : "1",
          "topparent" : "3515516",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515516,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145864000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0470/k/?lang=en",
          "modified" : 1639133227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145864802793505,
          "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0470",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515516",
        "sysurihash" : "dbImLUsjejgzfY5F",
        "urihash" : "dbImLUsjejgzfY5F",
        "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1452512622000,
        "topparentid" : 3515516,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435539000,
        "sysconcepts" : "Performance Monitoring Unit ; Speculative ; control ; connectivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
        "attachmentparentid" : 3515516,
        "parentitem" : "5e8f15d37100066a414f731d",
        "concepts" : "Performance Monitoring Unit ; Speculative ; control ; connectivity",
        "documenttype" : "html",
        "isattachment" : "3515516",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145863000,
        "permanentid" : "0e07bfb74472a3550337924007a723a4c534e78e1b969f193a6ccd39a88f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15d47100066a414f7343",
        "transactionid" : 864202,
        "title" : "Functional Description ",
        "products" : [ "CoreLink CCI-400" ],
        "date" : 1649145863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0470:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145863380257934,
        "sysisattachment" : "3515516",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515516,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145624281,
        "syssize" : 491,
        "sysdate" : 1649145863000,
        "haslayout" : "1",
        "topparent" : "3515516",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515516,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0470/k/functional-description?lang=en",
        "modified" : 1639133227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145863380257934,
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache ... It contains the following sections: About the functions. ... Speculative fetch.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache Coherent Interconnect. It contains the following sections: About the functions. Snoop ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
      "document_number" : "ddi0470",
      "document_version" : "k",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3515516",
      "sysurihash" : "Nze1VJL9LD6Y0V5c",
      "urihash" : "Nze1VJL9LD6Y0V5c",
      "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1452512622000,
      "topparentid" : 3515516,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586435539000,
      "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
      "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145864000,
      "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f15d37100066a414f731d",
      "transactionid" : 864202,
      "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
      "products" : [ "CoreLink CCI-400" ],
      "date" : 1649145864000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0470:k:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145864802793505,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4554,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145624281,
      "syssize" : 4554,
      "sysdate" : 1649145864000,
      "haslayout" : "1",
      "topparent" : "3515516",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3515516,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
      "wordcount" : 302,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
      "document_revision" : "k",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145864000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0470/k/?lang=en",
      "modified" : 1639133227000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145864802793505,
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
    "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
    "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
  }, {
    "title" : "AMBA APB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "3cte40uSdd2kfQww",
        "urihash" : "3cte40uSdd2kfQww",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145757000,
        "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a92ff",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145757490531256,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 3985,
        "sysdate" : 1649145757000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145757490531256,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "j0qvb9kkkSuDsbEa",
        "urihash" : "j0qvb9kkkSuDsbEa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145771000,
        "permanentid" : "ce3c06e4eec551a16d8d94a1cbd600e04d20a21ed23c30ded3e145afe67d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9314",
        "transactionid" : 864199,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145771000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145771093558570,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 290,
        "sysdate" : 1649145771000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145771000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145771093558570,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ..."
    }, {
      "title" : "PrimeCell SSP functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "firstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell SSP functional description ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "ñEñFtNQnqbaK3iaF",
        "urihash" : "ñEñFtNQnqbaK3iaF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145766000,
        "permanentid" : "cec8a6173ca87ede249f3bc8a25e28eec971c126a6087fa79030544258cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9316",
        "transactionid" : 864199,
        "title" : "PrimeCell SSP functional description ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145766514239731,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 484,
        "sysdate" : 1649145766000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145766514239731,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell SSP functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "Excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "FirstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ..."
    }, {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "FawDAKgMFgyzRC8N",
        "urihash" : "FawDAKgMFgyzRC8N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "keywords" : "AMBA, Peripherals, CoreLink 400, APB Peripherals",
        "systransactionid" : 864199,
        "copyright" : "Copyright ©€2000-2001, 2009, 2011, 2016. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "numberofpages" : 78,
        "sysconcepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "documenttype" : "pdf",
        "isattachment" : "3508023",
        "sysindexeddate" : 1649145758000,
        "permanentid" : "2944bf0ff9d293b58a8bdf72619458b7bc42a52b77c814e9ca11fe6647bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc7fd977155116a9361",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "subject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "date" : 1649145758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145758555894140,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 817606,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145589321,
        "syssubject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "syssize" : 817606,
        "sysdate" : 1649145758000,
        "topparent" : "3508023",
        "author" : "ARM Limited",
        "label_version" : "r1p4",
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 1483,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145758000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145758555894140,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "Excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616"
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB interface ",
      "document_number" : "ddi0194",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508023",
      "sysurihash" : "XuinX5ðk7HDiRHVO",
      "urihash" : "XuinX5ðk7HDiRHVO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1453815808000,
      "topparentid" : 3508023,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379718000,
      "sysconcepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3508023,
      "parentitem" : "5e8e3bc6fd977155116a92ff",
      "concepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "documenttype" : "html",
      "isattachment" : "3508023",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "75001f6b4476161377f1ff5ab9951b0559322d33ed56713ff1d89be89cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3bc6fd977155116a9317",
      "transactionid" : 864202,
      "title" : "AMBA APB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0194:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850320582704,
      "sysisattachment" : "3508023",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508023,
      "size" : 542,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145587833,
      "syssize" : 542,
      "sysdate" : 1649145850000,
      "haslayout" : "1",
      "topparent" : "3508023",
      "label_version" : "r1p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508023,
      "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
      "wordcount" : 53,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "modified" : 1638975491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850320582704,
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ..."
  }, {
    "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Product documentation, design flow, and architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "firstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product documentation, design flow, and architecture ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "F3kqcnL0E9vKhC5K",
        "urihash" : "F3kqcnL0E9vKhC5K",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "40d807b2bfa209a5175d46d564106cec6261b924e992a0ad47263321b750",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f72",
        "transactionid" : 864199,
        "title" : "Product documentation, design flow, and architecture ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770009307698,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 1923,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 1923,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770009307698,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "syscollection" : "default"
      },
      "Title" : "Product documentation, design flow, and architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "Excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "FirstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ..."
    }, {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "firstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "sjXo5hl0pwFñNUVa",
        "urihash" : "sjXo5hl0pwFñNUVa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145769000,
        "permanentid" : "f3e62998320939e6fd4360515cf4858df34044ed5cd166037988d74b6140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f53",
        "transactionid" : 864199,
        "title" : "Intended audience ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145769000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145769913702000,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 359,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 359,
        "sysdate" : 1649145769000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145769000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145769913702000,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "FirstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "document_number" : "ddi0466",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511945",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cKPrIBJPVNNeñKzJ",
      "urihash" : "cKPrIBJPVNNeñKzJ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "keywords" : "CoreLink 400, Dynamic Memory, Memory Controllers",
      "systransactionid" : 864202,
      "copyright" : "Copyright ©€2011-2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1405357954000,
      "topparentid" : 3511945,
      "numberofpages" : 44,
      "sysconcepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
      "attachmentparentid" : 3511945,
      "parentitem" : "5e8f10bf7100066a414f6f42",
      "concepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "3511945",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "e27755835b180a6f1f982e48d8cd54b12579a9f1c2e191fdf8e181adbe74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fc7",
      "transactionid" : 864202,
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0466:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850060272149,
      "sysisattachment" : "3511945",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511945,
      "size" : 402874,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145597922,
      "syssubject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "syssize" : 402874,
      "sysdate" : 1649145850000,
      "topparent" : "3511945",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3511945,
      "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
      "wordcount" : 1199,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850060272149,
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "Excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ..."
  }, {
    "title" : "AMBA Test Interface",
    "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "excerpt" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory ...",
    "firstSentences" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory mapping TIC test ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1020T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
      "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
      "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1020T Technical Reference Manual ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "g7ug4SX8U59mbsA5",
        "urihash" : "g7ug4SX8U59mbsA5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145742000,
        "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
        "syslanguage" : [ "English" ],
        "itemid" : "603002fe1e2cbd4091013e49",
        "transactionid" : 864199,
        "title" : "ARM1020T Technical Reference Manual ",
        "products" : [ "Arm10" ],
        "date" : 1649145742000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145742833660983,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 2298,
        "sysdate" : 1649145742000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145742833660983,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1020T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
      "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
      "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM1020T timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "excerpt" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10",
      "firstSentences" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1020T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1020T Technical Reference Manual ",
          "document_number" : "ddi0135",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488085",
          "sysurihash" : "g7ug4SX8U59mbsA5",
          "urihash" : "g7ug4SX8U59mbsA5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196348279000,
          "topparentid" : 3488085,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613759230000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145742000,
          "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
          "syslanguage" : [ "English" ],
          "itemid" : "603002fe1e2cbd4091013e49",
          "transactionid" : 864199,
          "title" : "ARM1020T Technical Reference Manual ",
          "products" : [ "Arm10" ],
          "date" : 1649145742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0135:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145742833660983,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145582479,
          "syssize" : 2298,
          "sysdate" : 1649145742000,
          "haslayout" : "1",
          "topparent" : "3488085",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488085,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0135/a/?lang=en",
          "modified" : 1638971822000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145742833660983,
          "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1020T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1020T timing parameters ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "3oYPR87CVMRE8cPY",
        "urihash" : "3oYPR87CVMRE8cPY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "attachmentparentid" : 3488085,
        "parentitem" : "603002fe1e2cbd4091013e49",
        "documenttype" : "html",
        "isattachment" : "3488085",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145846000,
        "permanentid" : "23f8f4dbaa608243db2c0458ca3c2dd23d60d86f2bb097145d57361aef35",
        "syslanguage" : [ "English" ],
        "itemid" : "603003001e2cbd4091013f33",
        "transactionid" : 864202,
        "title" : "ARM1020T timing parameters ",
        "products" : [ "Arm10" ],
        "date" : 1649145846000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145846897582137,
        "sysisattachment" : "3488085",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488085,
        "size" : 96,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 96,
        "sysdate" : 1649145846000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 7,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145846000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145846897582137,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "ARM1020T timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "Excerpt" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10",
      "FirstSentences" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10"
    }, {
      "title" : "Cache testing",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "excerpt" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I- ...",
      "firstSentences" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I-BIU and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1020T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1020T Technical Reference Manual ",
          "document_number" : "ddi0135",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488085",
          "sysurihash" : "g7ug4SX8U59mbsA5",
          "urihash" : "g7ug4SX8U59mbsA5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196348279000,
          "topparentid" : 3488085,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613759230000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145742000,
          "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
          "syslanguage" : [ "English" ],
          "itemid" : "603002fe1e2cbd4091013e49",
          "transactionid" : 864199,
          "title" : "ARM1020T Technical Reference Manual ",
          "products" : [ "Arm10" ],
          "date" : 1649145742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0135:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145742833660983,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145582479,
          "syssize" : 2298,
          "sysdate" : 1649145742000,
          "haslayout" : "1",
          "topparent" : "3488085",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488085,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0135/a/?lang=en",
          "modified" : 1638971822000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145742833660983,
          "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1020T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache testing ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "xOG3OlnðFqrw41UQ",
        "urihash" : "xOG3OlnðFqrw41UQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "sysconcepts" : "caches ; performing linefills ; read datapaths ; CP15 instructions ; DCache ; ICache ; interface ; TIC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "attachmentparentid" : 3488085,
        "parentitem" : "603002fe1e2cbd4091013e49",
        "concepts" : "caches ; performing linefills ; read datapaths ; CP15 instructions ; DCache ; ICache ; interface ; TIC",
        "documenttype" : "html",
        "isattachment" : "3488085",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145771000,
        "permanentid" : "3afbf1898cbf78a23d75926650b6d2df9b2a8e0e018faecd82f90fa29b20",
        "syslanguage" : [ "English" ],
        "itemid" : "603003001e2cbd4091013f1b",
        "transactionid" : 864199,
        "title" : "Cache testing ",
        "products" : [ "Arm10" ],
        "date" : 1649145771000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145771015280102,
        "sysisattachment" : "3488085",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488085,
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 230,
        "sysdate" : 1649145771000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145771000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145771015280102,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
        "syscollection" : "default"
      },
      "Title" : "Cache testing",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "Excerpt" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I- ...",
      "FirstSentences" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I-BIU and ..."
    }, {
      "title" : "Timing in test mode",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "excerpt" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address ... The TIC AHB Master module issues an instruction to the AMBA modules under test using ...",
      "firstSentences" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address packet to the module under test, specifically the ARM1020T. The TIC AHB Master module issues ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1020T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1020T Technical Reference Manual ",
          "document_number" : "ddi0135",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488085",
          "sysurihash" : "g7ug4SX8U59mbsA5",
          "urihash" : "g7ug4SX8U59mbsA5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196348279000,
          "topparentid" : 3488085,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613759230000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145742000,
          "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
          "syslanguage" : [ "English" ],
          "itemid" : "603002fe1e2cbd4091013e49",
          "transactionid" : 864199,
          "title" : "ARM1020T Technical Reference Manual ",
          "products" : [ "Arm10" ],
          "date" : 1649145742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0135:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145742833660983,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145582479,
          "syssize" : 2298,
          "sysdate" : 1649145742000,
          "haslayout" : "1",
          "topparent" : "3488085",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488085,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0135/a/?lang=en",
          "modified" : 1638971822000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145742833660983,
          "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1020T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing in test mode ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "QkjNyXñJTB4X23rd",
        "urihash" : "QkjNyXñJTB4X23rd",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "sysconcepts" : "cycles ; AMBA ; HADDRT port ; AHB Master ; handle timing ; delay ; reads ; HADDR ; instruction ; ARM1020T",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "attachmentparentid" : 3488085,
        "parentitem" : "603002fe1e2cbd4091013e49",
        "concepts" : "cycles ; AMBA ; HADDRT port ; AHB Master ; handle timing ; delay ; reads ; HADDR ; instruction ; ARM1020T",
        "documenttype" : "html",
        "isattachment" : "3488085",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145768000,
        "permanentid" : "b3fde20b2fc0c7a97a18ad2d4e3c01dc53e561d8f0d1391112f2e08e3b62",
        "syslanguage" : [ "English" ],
        "itemid" : "603003001e2cbd4091013f12",
        "transactionid" : 864199,
        "title" : "Timing in test mode ",
        "products" : [ "Arm10" ],
        "date" : 1649145768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145768861130668,
        "sysisattachment" : "3488085",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488085,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 445,
        "sysdate" : 1649145768000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145768861130668,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
        "syscollection" : "default"
      },
      "Title" : "Timing in test mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "Excerpt" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address ... The TIC AHB Master module issues an instruction to the AMBA modules under test using ...",
      "FirstSentences" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address packet to the module under test, specifically the ARM1020T. The TIC AHB Master module issues ..."
    } ],
    "totalNumberOfChildResults" : 160,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA Test Interface ",
      "document_number" : "ddi0135",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488085",
      "sysurihash" : "uIV4ise1fsDSwt13",
      "urihash" : "uIV4ise1fsDSwt13",
      "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1196348279000,
      "topparentid" : 3488085,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1613759230000,
      "sysconcepts" : "test modes ; mapping TIC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
      "attachmentparentid" : 3488085,
      "parentitem" : "603002fe1e2cbd4091013e49",
      "concepts" : "test modes ; mapping TIC",
      "documenttype" : "html",
      "isattachment" : "3488085",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145849000,
      "permanentid" : "1ba72358119dac83ffc271830eabed07144624d5085a66e101c124f018c9",
      "syslanguage" : [ "English" ],
      "itemid" : "603003001e2cbd4091013f0e",
      "transactionid" : 864202,
      "title" : "AMBA Test Interface ",
      "products" : [ "Arm10" ],
      "date" : 1649145849000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0135:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145849099679697,
      "sysisattachment" : "3488085",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488085,
      "size" : 268,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145582479,
      "syssize" : 268,
      "sysdate" : 1649145849000,
      "haslayout" : "1",
      "topparent" : "3488085",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488085,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145849000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0135/a/AMBA-Test-Interface?lang=en",
      "modified" : 1638971822000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145849099679697,
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA Test Interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "Excerpt" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory ...",
    "FirstSentences" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory mapping TIC test ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Modes of operation and execution",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "firstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Modes of operation and execution ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "iPTCvDyLgTbEksXg",
        "urihash" : "iPTCvDyLgTbEksXg",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "ETM ; Modes of operation ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "ETM ; Modes of operation ; execution",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "dd8e8ce553d17d0d5170b96b0ffa3ee571e481797d6a62f9c3a3f2a97594",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d5940720b",
        "transactionid" : 864198,
        "title" : "Modes of operation and execution ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696369567096,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556796,
        "syssize" : 174,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696369567096,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "syscollection" : "default"
      },
      "Title" : "Modes of operation and execution",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "Excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "FirstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33"
    }, {
      "title" : "ID Register 8-13",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "firstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID Register 8-13 ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "wHSrvJbtItQ4C3ða",
        "urihash" : "wHSrvJbtItQ4C3ða",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "655012e5f579dda1919fd325dc70592268410bc95cb6bc734f25408ab93d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d59407227",
        "transactionid" : 864198,
        "title" : "ID Register 8-13 ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696160087287,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 2640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556767,
        "syssize" : 2640,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696160087287,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "syscollection" : "default"
      },
      "Title" : "ID Register 8-13",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "Excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "FirstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100232",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443073",
      "sysurihash" : "Zñ0cDfQcfXWOVec2",
      "urihash" : "Zñ0cDfQcfXWOVec2",
      "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "systransactionid" : 864199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1495102663000,
      "topparentid" : 3443073,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223936000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443073,
      "parentitem" : "5e7c990016d2907d594071e0",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3443073",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145773000,
      "permanentid" : "2b5a7ec3c9b1c84e8a3d8201ce1786edeaf0fee813d145cfd99e9091b56e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990016d2907d59407243",
      "transactionid" : 864199,
      "title" : "Revisions ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649145773000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100232:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145773519713466,
      "sysisattachment" : "3443073",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443073,
      "size" : 160,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145556816,
      "syssize" : 160,
      "sysdate" : 1649145773000,
      "haslayout" : "1",
      "topparent" : "3443073",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443073,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145773000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100232/0002/appendices/revisions?lang=en",
      "modified" : 1636098711000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145773519713466,
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33"
  }, {
    "title" : "IP modifications",
    "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "firstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "firstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "TYOfktWTq1HZr65B",
        "urihash" : "TYOfktWTq1HZr65B",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "systransactionid" : 864287,
        "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 0.75,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "numberofpages" : 292,
        "sysconcepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "documenttype" : "pdf",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150190000,
        "permanentid" : "e81f7ef6f307f63df5c997cf63812651c1baac0be791390c8a0f38875784",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ff",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "date" : 1649150189000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150189711098595,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 1619566,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149840111,
        "syssize" : 1619566,
        "sysdate" : 1649150189000,
        "topparent" : "3488328",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 6157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150190000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150189711098595,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "Excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "FirstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual"
    }, {
      "title" : "Third party components",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "firstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Third party components ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "1VL7VjqrMDbgHbko",
        "urihash" : "1VL7VjqrMDbgHbko",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "documenttype" : "html",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150185000,
        "permanentid" : "faf735d92d77962510075a64e560d988c35688c7062288230fd4199f67c4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ca",
        "transactionid" : 864287,
        "title" : "Third party components ",
        "products" : [ "Arm11" ],
        "date" : 1649150185000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150185960608320,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 925,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 925,
        "sysdate" : 1649150185000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150185960608320,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "syscollection" : "default"
      },
      "Title" : "Third party components",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "Excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "FirstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ..."
    }, {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "IP modifications ",
      "document_number" : "ddi0375",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488328",
      "sysurihash" : "DyTSo8eduQ88Nñez",
      "urihash" : "DyTSo8eduQ88Nñez",
      "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "systransactionid" : 864287,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1188388485000,
      "topparentid" : 3488328,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373406000,
      "sysconcepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488328,
      "parentitem" : "5e8e231e88295d1e18d37967",
      "concepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "documenttype" : "html",
      "isattachment" : "3488328",
      "sysindexeddate" : 1649150195000,
      "permanentid" : "336b5b18daff5f5645bf0d0b0b52d39470d1f2aeadfc9c1a4077ca823f6c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e231f88295d1e18d379cb",
      "transactionid" : 864287,
      "title" : "IP modifications ",
      "products" : [ "Arm11" ],
      "date" : 1649150195000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0375:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150195331768960,
      "sysisattachment" : "3488328",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488328,
      "size" : 1175,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149837518,
      "syssize" : 1175,
      "sysdate" : 1649150195000,
      "haslayout" : "1",
      "topparent" : "3488328",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488328,
      "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
      "wordcount" : 119,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150195000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "modified" : 1639048860000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150195331768960,
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "syscollection" : "default"
    },
    "Title" : "IP modifications",
    "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "Excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "FirstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ..."
  }, {
    "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101206_0002_03_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101206/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101206/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101206",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4177310",
        "sysurihash" : "mZWLEA1F0Xizmv0B",
        "urihash" : "mZWLEA1F0Xizmv0B",
        "sysuri" : "https://developer.arm.com/documentation/101206/0002/en",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1590677220000,
        "topparentid" : 4177310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1600077150000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554953000,
        "permanentid" : "3ca1a2e5716ce6eedbf92aa39efa7f5dbeea4fbb6ad49178954700f2c0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5f3d5e235b3560a01eb743",
        "transactionid" : 979437,
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554953000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101206:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554953920302035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554927443,
        "syssize" : 4476,
        "sysdate" : 1664554953000,
        "haslayout" : "1",
        "topparent" : "4177310",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4177310,
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554953000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0002/?lang=en",
        "modified" : 1636622038000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664554953920302035,
        "uri" : "https://developer.arm.com/documentation/101206/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101206/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101206",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4177310",
      "sysauthor" : "ARM",
      "sysurihash" : "kvwAv25WEñToBvdm",
      "urihash" : "kvwAv25WEñToBvdm",
      "sysuri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
      "keywords" : "system ip, controllers, interrupt",
      "systransactionid" : 864286,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1590677220000,
      "topparentid" : 4177310,
      "numberofpages" : 273,
      "sysconcepts" : "GIC ; registers ; assignments ; configurations ; subsections ; distribution ; cores ; Redistributors ; spi ; transactions ; usage constraints ; signals ; chips ; error records ; programming ; monolithic configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
      "attachmentparentid" : 4177310,
      "parentitem" : "5f5f3d5e235b3560a01eb743",
      "concepts" : "GIC ; registers ; assignments ; configurations ; subsections ; distribution ; cores ; Redistributors ; spi ; transactions ; usage constraints ; signals ; chips ; error records ; programming ; monolithic configurations",
      "documenttype" : "pdf",
      "isattachment" : "4177310",
      "sysindexeddate" : 1649150135000,
      "permanentid" : "328d4b5c4b463f861f04dc605d6e1d8bba9f320498a7f4967c5c9335c0fe",
      "syslanguage" : [ "English" ],
      "itemid" : "5f5f3d61235b3560a01eb856",
      "transactionid" : 864286,
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is the Technical Reference Manual for the Arm® CoreLink GIC-600AE Generic Interrupt Controller.",
      "date" : 1649150134000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101206:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150134440039654,
      "sysisattachment" : "4177310",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4177310,
      "size" : 1742060,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150047885,
      "syssubject" : "This book is the Technical Reference Manual for the Arm® CoreLink GIC-600AE Generic Interrupt Controller.",
      "syssize" : 1742060,
      "sysdate" : 1649150134000,
      "topparent" : "4177310",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4177310,
      "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller.",
      "wordcount" : 4068,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150135000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150134440039654,
      "uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101206_0002_03_en Arm® ..."
  }, {
    "title" : "ARM940T timing diagrams",
    "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "excerpt" : "Figure 12.10. ARM940T JTAG input signal timing Figure 12.11 shows the FCLK debug timing parameters. ... ARM940T BCLK related debug output timings Figure 12.15 shows the BCLK related AHB ...",
    "firstSentences" : "ARM940T timing diagrams The AMBA bus interface of the ARM940T conforms to the AMBA Specification. See this document for the relevant timing diagrams. Figure 12.1 shows the FCLK timing parameters.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference Manual ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "H7qCdOrKeñ07MeTk",
        "urihash" : "H7qCdOrKeñ07MeTk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a61fc",
        "transactionid" : 864283,
        "title" : "ARM940T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977832310698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 2014,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977832310698,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "excerpt" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for ... It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "firstSentences" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM940T. It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference Manual ",
          "document_number" : "ddi0144",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490885",
          "sysurihash" : "H7qCdOrKeñ07MeTk",
          "urihash" : "H7qCdOrKeñ07MeTk",
          "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "systransactionid" : 864283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173266090000,
          "topparentid" : 3490885,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374650000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149977000,
          "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e27fafd977155116a61fc",
          "transactionid" : 864283,
          "title" : "ARM940T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649149977000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0144:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149977832310698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149794574,
          "syssize" : 2014,
          "sysdate" : 1649149977000,
          "haslayout" : "1",
          "topparent" : "3490885",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490885,
          "content_description" : "This document is the technical reference manual for the ARM940T.",
          "wordcount" : 155,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149977000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0144/b/?lang=en",
          "modified" : 1638973930000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149977832310698,
          "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "g50ac50J8VT3Ldi6",
        "urihash" : "g50ac50J8VT3Ldi6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "ARM940T timing ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3490885,
        "parentitem" : "5e8e27fafd977155116a61fc",
        "concepts" : "ARM940T timing ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3490885",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "52d1b1d4b727758a994b0ed72dd3c4e6e7d0b07510e0cb7907a73ffac161",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fbfd977155116a633b",
        "transactionid" : 864283,
        "title" : "AC Characteristics ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977909361870,
        "sysisattachment" : "3490885",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490885,
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 222,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/ac-characteristics?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977909361870,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "Excerpt" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for ... It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "FirstSentences" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM940T. It contains the following sections: ARM940T timing diagrams ARM940T timing parameters."
    }, {
      "title" : "ARM940T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference Manual ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "H7qCdOrKeñ07MeTk",
        "urihash" : "H7qCdOrKeñ07MeTk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a61fc",
        "transactionid" : 864283,
        "title" : "ARM940T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977832310698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 2014,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977832310698,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Cache lockdown",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "excerpt" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code ... For example, this feature can be used to hold high-priority interrupt routines where ...",
      "firstSentences" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code and data into the ICache and DCache respectively is provided. For example, this feature can be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference Manual ",
          "document_number" : "ddi0144",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490885",
          "sysurihash" : "H7qCdOrKeñ07MeTk",
          "urihash" : "H7qCdOrKeñ07MeTk",
          "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "systransactionid" : 864283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173266090000,
          "topparentid" : 3490885,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374650000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149977000,
          "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e27fafd977155116a61fc",
          "transactionid" : 864283,
          "title" : "ARM940T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649149977000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0144:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149977832310698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149794574,
          "syssize" : 2014,
          "sysdate" : 1649149977000,
          "haslayout" : "1",
          "topparent" : "3490885",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490885,
          "content_description" : "This document is the technical reference manual for the ARM940T.",
          "wordcount" : 155,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149977000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0144/b/?lang=en",
          "modified" : 1638973930000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149977832310698,
          "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache lockdown ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "iJdzoHnfiwnHFdZð",
        "urihash" : "iJdzoHnfiwnHFdZð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "caches ; lockdown ; DCache ; ICache ; routines ; segments ; CP15 ; noncachable area ; taking note ; bus traffic ; real-time constraint ; embedded systems ; granularity ; coefficients ; high-priority",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3490885,
        "parentitem" : "5e8e27fafd977155116a61fc",
        "concepts" : "caches ; lockdown ; DCache ; ICache ; routines ; segments ; CP15 ; noncachable area ; taking note ; bus traffic ; real-time constraint ; embedded systems ; granularity ; coefficients ; high-priority",
        "documenttype" : "html",
        "isattachment" : "3490885",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "ccb9839592009c5fcfb3b56f94519812a10d1de20c5430ef8f92397f9605",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a627b",
        "transactionid" : 864283,
        "title" : "Cache lockdown ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977792807434,
        "sysisattachment" : "3490885",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490885,
        "size" : 1409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794527,
        "syssize" : 1409,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977792807434,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
        "syscollection" : "default"
      },
      "Title" : "Cache lockdown",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "Excerpt" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code ... For example, this feature can be used to hold high-priority interrupt routines where ...",
      "FirstSentences" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code and data into the ICache and DCache respectively is provided. For example, this feature can be ..."
    } ],
    "totalNumberOfChildResults" : 142,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM940T timing diagrams ",
      "document_number" : "ddi0144",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490885",
      "sysurihash" : "kZCgxMBR2rV8PEgF",
      "urihash" : "kZCgxMBR2rV8PEgF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
      "systransactionid" : 864285,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173266090000,
      "topparentid" : 3490885,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374650000,
      "sysconcepts" : "timing parameters ; coprocessor interface ; shows ; ARM940T ; AMBA",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3490885,
      "parentitem" : "5e8e27fafd977155116a61fc",
      "concepts" : "timing parameters ; coprocessor interface ; shows ; ARM940T ; AMBA",
      "documenttype" : "html",
      "isattachment" : "3490885",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150059000,
      "permanentid" : "35b136d7bbcdeb12e789115e9e0f880e75eb85bf49d0298fb3b77a39082f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e27fbfd977155116a633e",
      "transactionid" : 864285,
      "title" : "ARM940T timing diagrams ",
      "products" : [ "ARM940T" ],
      "date" : 1649150059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0144:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150059504490861,
      "sysisattachment" : "3490885",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490885,
      "size" : 2203,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149794574,
      "syssize" : 2203,
      "sysdate" : 1649150059000,
      "haslayout" : "1",
      "topparent" : "3490885",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490885,
      "content_description" : "This document is the technical reference manual for the ARM940T.",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "modified" : 1638973930000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150059504490861,
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
      "syscollection" : "default"
    },
    "Title" : "ARM940T timing diagrams",
    "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "Excerpt" : "Figure 12.10. ARM940T JTAG input signal timing Figure 12.11 shows the FCLK debug timing parameters. ... ARM940T BCLK related debug output timings Figure 12.15 shows the BCLK related AHB ...",
    "FirstSentences" : "ARM940T timing diagrams The AMBA bus interface of the ARM940T conforms to the AMBA Specification. See this document for the relevant timing diagrams. Figure 12.1 shows the FCLK timing parameters."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug Support",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "excerpt" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug ... channel. Debug Support Arm9",
      "firstSentences" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug interface signals Scan chains and JTAG ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug Support ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "IzoUkðz2wLP1Hq01",
        "urihash" : "IzoUkðz2wLP1Hq01",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "Clock switching ; EmbeddedICE macrocell ; ARM9TDMI ; core ; JTAG ; interface ; Single stepping ; program counter ; communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "Clock switching ; EmbeddedICE macrocell ; ARM9TDMI ; core ; JTAG ; interface ; Single stepping ; program counter ; communications",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "7ee9d2ba5afa9fb2561c36c32233cf0e911a27ed4292474c82193f92dc4b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39abb",
        "transactionid" : 864282,
        "title" : "Debug Support ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944787102081,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732702,
        "syssize" : 540,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/debug-support?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944787102081,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
        "syscollection" : "default"
      },
      "Title" : "Debug Support",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "Excerpt" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug ... channel. Debug Support Arm9",
      "FirstSentences" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug interface signals Scan chains and JTAG ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Refer to this standard for an explanation of the terms used in this chapter and for a ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Refer to this standard for an explanation of the terms used ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "qWwsuñ5o844ð2ShI",
        "urihash" : "qWwsuñ5o844ð2ShI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "22eff4f48c6895af2608a46e82440122c157dae298249c2deb4161fd2ca2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39abc",
        "transactionid" : 864282,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944751064955,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 1685,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732702,
        "syssize" : 1685,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/debug-support/about-debug?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944751064955,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Refer to this standard for an explanation of the terms used in this chapter and for a ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Refer to this standard for an explanation of the terms used ..."
    }, {
      "title" : "Unidirectional/bidirectional mode interface",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "excerpt" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to ... This is controlled by the UNIEN input. ... DD[31:0] then forms a unidirectional write data data bus.",
      "firstSentences" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to external memory systems using either a bidirectional data data bus or two unidirectional buses. This is controlled ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Unidirectional/bidirectional mode interface ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "yOKeK2AVclðuVCnE",
        "urihash" : "yOKeK2AVclðuVCnE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "data bus ; UNIEN ; ARM9TDMI ; tristate ; memory ; timing ; instruction nHIGHZ ; pins IABE ; systems using ; supports connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "data bus ; UNIEN ; ARM9TDMI ; tristate ; memory ; timing ; instruction nHIGHZ ; pins IABE ; systems using ; supports connection",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "2f5fe0e9778ffd82a7fb24949335ed47e91f2a0fd3731e5f467c8576db76",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39aae",
        "transactionid" : 864282,
        "title" : "Unidirectional/bidirectional mode interface ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944722387958,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732718,
        "syssize" : 941,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944722387958,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
        "syscollection" : "default"
      },
      "Title" : "Unidirectional/bidirectional mode interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "Excerpt" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to ... This is controlled by the UNIEN input. ... DD[31:0] then forms a unidirectional write data data bus.",
      "FirstSentences" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to external memory systems using either a bidirectional data data bus or two unidirectional buses. This is controlled ..."
    } ],
    "totalNumberOfChildResults" : 110,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0180",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505297",
      "sysurihash" : "Zd2OWdGhjsjn8vU1",
      "urihash" : "Zd2OWdGhjsjn8vU1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
      "systransactionid" : 864282,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1183368068000,
      "topparentid" : 3505297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378094000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "sysindexeddate" : 1649149944000,
      "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e356e88295d1e18d39a7c",
      "transactionid" : 864282,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1649149944000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0180:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149944897644087,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1758,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149732733,
      "syssize" : 1758,
      "sysdate" : 1649149944000,
      "haslayout" : "1",
      "topparent" : "3505297",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505297,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149944000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0180/a/?lang=en",
      "modified" : 1638975025000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149944897644087,
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "CoreSight ETM-R4 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "excerpt" : "Product Status The information in this document is final, that is for a developed ... Web Address ... Contents ... CoreSight ETM-R4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... x",
    "firstSentences" : "CoreSight ETM-R4 Revision: r2p1 Technical Reference Manual Copyright © 2005-2011 ARM. All rights reserved. ARM DDI 0367D (ID041111) ARM DDI 0367D ID041111 CoreSight ETM-R4 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Interaction with the Performance Monitoring Unit",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "excerpt" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events ... The macrocell can still use these events by means of the extended external input ...",
      "firstSentences" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events, such as cache misses and instructions executed, to be counted over a period of time.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interaction with the Performance Monitoring Unit ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "cDhðLY8gLTeFesA3",
        "urihash" : "cDhðLY8gLTeFesA3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "external inputs ; PMU ; Performance Monitoring Unit The Cortex ; facilities ; macrocell ; R4 Technical Reference Manual ; instructions ; filtering resource ; address ranges",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "external inputs ; PMU ; Performance Monitoring Unit The Cortex ; facilities ; macrocell ; R4 Technical Reference Manual ; instructions ; filtering resource ; address ranges",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "dbc6106db64bc9a84a09c1703547e8c0853450090a957989022f6610dfdc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff80",
        "transactionid" : 864279,
        "title" : "Interaction with the Performance Monitoring Unit ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792183905559,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 1417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775326,
        "syssize" : 1417,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792183905559,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
        "syscollection" : "default"
      },
      "Title" : "Interaction with the Performance Monitoring Unit",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "Excerpt" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events ... The macrocell can still use these events by means of the extended external input ...",
      "FirstSentences" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events, such as cache misses and instructions executed, to be counted over a period of time."
    }, {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "excerpt" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters.",
      "firstSentences" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters. AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "pdjxEGñqjSbeN63ñ",
        "urihash" : "pdjxEGñqjSbeN63ñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "signal timing ; AC Characteristics ; ETM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "signal timing ; AC Characteristics ; ETM",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "251f9d999407caab57e5011ab20c52cf332bc3488e803b0c8aeb26ae9b57",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ffa1",
        "transactionid" : 864279,
        "title" : "AC Characteristics ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792113302702,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 221,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/AC-Characteristics?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792113302702,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "Excerpt" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters.",
      "FirstSentences" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters. AC ..."
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
      "document_number" : "ddi0367",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484533",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cBuUxfocd0u9G3TF",
      "urihash" : "cBuUxfocd0u9G3TF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
      "keywords" : "Cortex-R4, Trace Macrocells (ETM), CoreSight for Cortex-R",
      "systransactionid" : 864281,
      "copyright" : "Copyright ©€2005-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1302542073000,
      "topparentid" : 3484533,
      "numberofpages" : 106,
      "sysconcepts" : "ETM ; macrocell ; clock domains ; interfaces ; registers ; assignments ; functionality ; signals ; R4 ; functional groups ; instructions ; programming ; integration test ; Unpredictable ; register summary ; input pina",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
      "attachmentparentid" : 3484533,
      "parentitem" : "5f880dfa405d955c5176ff53",
      "concepts" : "ETM ; macrocell ; clock domains ; interfaces ; registers ; assignments ; functionality ; signals ; R4 ; functional groups ; instructions ; programming ; integration test ; Unpredictable ; register summary ; input pina",
      "documenttype" : "pdf",
      "isattachment" : "3484533",
      "sysindexeddate" : 1649149876000,
      "permanentid" : "db33c3580457d415f7a7cd898c6a0239349867d857c0f5d6f8a19f63afdb",
      "syslanguage" : [ "English" ],
      "itemid" : "5f880dfa405d955c5176ffaf",
      "transactionid" : 864281,
      "title" : "CoreSight ETM-R4 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-R4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell, implementation, behavior, instruction and register definitions. Lists memory map decoders, signals, cache operations. Describes its interface to the Cortex-R4 processor.",
      "date" : 1649149876000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0367:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149876398986250,
      "sysisattachment" : "3484533",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484533,
      "size" : 789115,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149777046,
      "syssubject" : "ARM CoreSight ETM-R4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell, implementation, behavior, instruction and register definitions. Lists memory map decoders, signals, cache operations. Describes its interface to the Cortex-R4 processor.",
      "syssize" : 789115,
      "sysdate" : 1649149876000,
      "topparent" : "3484533",
      "author" : "ARM Limited",
      "label_version" : "r2p1",
      "systopparentid" : 3484533,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
      "wordcount" : 1580,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149876000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149876398986250,
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-R4 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "Excerpt" : "Product Status The information in this document is final, that is for a developed ... Web Address ... Contents ... CoreSight ETM-R4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... x",
    "FirstSentences" : "CoreSight ETM-R4 Revision: r2p1 Technical Reference Manual Copyright © 2005-2011 ARM. All rights reserved. ARM DDI 0367D (ID041111) ARM DDI 0367D ID041111 CoreSight ETM-R4 Technical Reference Manual"
  }, {
    "title" : "Arm DynamIQ Shared Unit-110",
    "uri" : "https://developer.arm.com/documentation/102639/0201/en",
    "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
    "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit-110",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "excerpt" : "Arm® DynamIQ™ Shared Unit-110 Technical Reference ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
      "firstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102639_0201_01_en Arm® DynamIQ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  DynamIQ Shared Unit-110 ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "ZIDSYnI5RKPpD5rT",
        "urihash" : "ZIDSYnI5RKPpD5rT",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, DSU-110",
        "systransactionid" : 864278,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "numberofpages" : 701,
        "sysconcepts" : "configurations ; registers ; clusters ; cores ; Arm Limited ; transactions ; DSU ; L3 caches ; PPUs ; detailed information ; Utility bus ; transitions ; controls ; caches ; interfacing ; DebugBlock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "configurations ; registers ; clusters ; cores ; Arm Limited ; transactions ; DSU ; L3 caches ; PPUs ; detailed information ; Utility bus ; transitions ; controls ; caches ; interfacing ; DebugBlock",
        "documenttype" : "pdf",
        "isattachment" : "4857941",
        "sysindexeddate" : 1649149740000,
        "permanentid" : "8d063d80a42c2e9144bb414a0a63deb970c9be289ac12b88e4fbd1407de6",
        "syslanguage" : [ "English" ],
        "itemid" : "611e9446d5c3af0155491bf8",
        "transactionid" : 864278,
        "title" : "Arm  DynamIQ Shared Unit-110 ",
        "subject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
        "date" : 1649149739000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149739529951935,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 4767995,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149489135,
        "syssubject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
        "syssize" : 4767995,
        "sysdate" : 1649149739000,
        "topparent" : "4857941",
        "author" : "Arm Ltd.",
        "label_version" : "r2p1",
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 5052,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149740000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149739529951935,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-110",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "Excerpt" : "Arm® DynamIQ™ Shared Unit-110 Technical Reference ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
      "FirstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102639_0201_01_en Arm® DynamIQ ..."
    }, {
      "title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "excerpt" : "[29:13] ... This bit is RES0. ... Controls whether this type of error condition might be generated. 0 No error of this type is generated. ... [1] UC Uncontainable Error generation enable.",
      "firstSentences" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register Accesses the ext-CLUSTERRAS_ERR0PFGCTL register when the value in AArch64-ERRSELR_EL1.SEL is set to 0. Configurations This register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysurihash" : "XxafYuB9ñ8CMIx70",
        "urihash" : "XxafYuB9ñ8CMIx70",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1629393964000,
        "sysconcepts" : "Controls ; configurations ; injected error ; ERR0STATUS ; CI ; AV ; UEO Latent ; See individual ; Functional group",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "Controls ; configurations ; injected error ; ERR0STATUS ; CI ; AV ; UEO Latent ; See individual ; Functional group",
        "documenttype" : "html",
        "isattachment" : "4857941",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149725000,
        "permanentid" : "27c5faa540eaa415092ca4af04baea263dbf6db7e8a78eda071c577e11a7",
        "syslanguage" : [ "English" ],
        "itemid" : "611e943bd5c3af0155491932",
        "transactionid" : 864277,
        "title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register ",
        "products" : [ "DynamIQ Shared Unit 110" ],
        "date" : 1649149725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149725252605432,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 6624,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149482770,
        "syssize" : 6624,
        "sysdate" : 1649149725000,
        "haslayout" : "1",
        "topparent" : "4857941",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 197,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "document_revision" : "0201-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "modified" : 1637926463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149725252605432,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "Excerpt" : "[29:13] ... This bit is RES0. ... Controls whether this type of error condition might be generated. 0 No error of this type is generated. ... [1] UC Uncontainable Error generation enable.",
      "FirstSentences" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register Accesses the ext-CLUSTERRAS_ERR0PFGCTL register when the value in AArch64-ERRSELR_EL1.SEL is set to 0. Configurations This register ..."
    }, {
      "title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3)",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "clickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "excerpt" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension. Configurations This register is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysurihash" : "EsXhUljYogwFly18",
        "urihash" : "EsXhUljYogwFly18",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1629393964000,
        "sysconcepts" : "Monitors Non-secure Access ; registers ; el3 ; clusterpmmdcr ; imp ; Reset ; configurations ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "Monitors Non-secure Access ; registers ; el3 ; clusterpmmdcr ; imp ; Reset ; configurations ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "4857941",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149725000,
        "permanentid" : "9e201d88a6fff082f50d45a7af513adf545fad4034551bdef6efa78d66d5",
        "syslanguage" : [ "English" ],
        "itemid" : "611e943ad5c3af015549191c",
        "transactionid" : 864277,
        "title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) ",
        "products" : [ "DynamIQ Shared Unit 110" ],
        "date" : 1649149725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149725162600738,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 1985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149482849,
        "syssize" : 1985,
        "sysdate" : 1649149725000,
        "haslayout" : "1",
        "topparent" : "4857941",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "document_revision" : "0201-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "modified" : 1637926463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149725162600738,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
        "syscollection" : "default"
      },
      "Title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3)",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "ClickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "Excerpt" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension. Configurations This register is ..."
    } ],
    "totalNumberOfChildResults" : 530,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  DynamIQ Shared Unit-110 ",
      "document_number" : "102639",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4857941",
      "sysurihash" : "GR2NEq2KD4x5HnCR",
      "urihash" : "GR2NEq2KD4x5HnCR",
      "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
      "systransactionid" : 864278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1629331200000,
      "topparentid" : 4857941,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1629393964000,
      "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
      "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149740000,
      "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
      "syslanguage" : [ "English" ],
      "itemid" : "611e942cd5c3af0155491859",
      "transactionid" : 864278,
      "title" : "Arm  DynamIQ Shared Unit-110 ",
      "products" : [ "DynamIQ Shared Unit 110" ],
      "date" : 1649149740000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102639:0201:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649149740304725438,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4428,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149482878,
      "syssize" : 4428,
      "sysdate" : 1649149740000,
      "haslayout" : "1",
      "topparent" : "4857941",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857941,
      "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
      "wordcount" : 295,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
      "document_revision" : "0201-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149740000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102639/0201/?lang=en",
      "modified" : 1637926463000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149740304725438,
      "uri" : "https://developer.arm.com/documentation/102639/0201/en",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-110",
    "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
    "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
  }, {
    "title" : "Clocks",
    "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "excerpt" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of ...",
    "firstSentences" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of global ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
      "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "gVc5cVyCg0myGZ8w",
        "urihash" : "gVc5cVyCg0myGZ8w",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149650000,
        "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cac",
        "transactionid" : 864276,
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149650712997276,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 3229,
        "sysdate" : 1649149650000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 252,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149650712997276,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
      "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Clock domains",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "excerpt" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. ... FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you ... See Figure 2.12 and Figure 2.13.",
      "firstSentences" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. Figure 2.12. FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you to use phase-shifted clocks ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "document_number" : "dui0556",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4940655",
          "sysurihash" : "gVc5cVyCg0myGZ8w",
          "urihash" : "gVc5cVyCg0myGZ8w",
          "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355651000,
          "topparentid" : 4940655,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588079420000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149650000,
          "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea82b3c9931941038df1cac",
          "transactionid" : 864276,
          "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649149650000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0556:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149650712997276,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3229,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149502294,
          "syssize" : 3229,
          "sysdate" : 1649149650000,
          "haslayout" : "1",
          "topparent" : "4940655",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4940655,
          "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
          "wordcount" : 252,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149650000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0556/g/?lang=en",
          "modified" : 1642161053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149650712997276,
          "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock domains ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "89WlkuñQQdVX7ons",
        "urihash" : "89WlkuñQQdVX7ons",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "sysconcepts" : "clock domains ; Express A9x4 ; note AN233 ; shows the FPGA ; LogicTile ; LOOP ; constraints files ; FPGAs",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4940655,
        "parentitem" : "5ea82b3c9931941038df1cac",
        "concepts" : "clock domains ; Express A9x4 ; note AN233 ; shows the FPGA ; LogicTile ; LOOP ; constraints files ; FPGAs",
        "documenttype" : "html",
        "isattachment" : "4940655",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149726000,
        "permanentid" : "8e4cfe0be76a986b5fd0ec354b1e14f1446062d333391a5334d1df21ab1a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cd7",
        "transactionid" : 864277,
        "title" : "Clock domains ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149726039686517,
        "sysisattachment" : "4940655",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4940655,
        "size" : 1346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 1346,
        "sysdate" : 1649149726000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149726039686517,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
        "syscollection" : "default"
      },
      "Title" : "Clock domains",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "Excerpt" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. ... FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you ... See Figure 2.12 and Figure 2.13.",
      "FirstSentences" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. Figure 2.12. FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you to use phase-shifted clocks ..."
    }, {
      "title" : "Daughterboard Configuration Controller - FPGA SCC interface",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "excerpt" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the ... It contains the following subsections: Overview of Daughterboard Configuration ...",
      "firstSentences" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the Daughterboard Configuration Controller and the FPGA Serial Configuration Controller (SCC).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "document_number" : "dui0556",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4940655",
          "sysurihash" : "gVc5cVyCg0myGZ8w",
          "urihash" : "gVc5cVyCg0myGZ8w",
          "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355651000,
          "topparentid" : 4940655,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588079420000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149650000,
          "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea82b3c9931941038df1cac",
          "transactionid" : 864276,
          "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649149650000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0556:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149650712997276,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3229,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149502294,
          "syssize" : 3229,
          "sysdate" : 1649149650000,
          "haslayout" : "1",
          "topparent" : "4940655",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4940655,
          "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
          "wordcount" : 252,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149650000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0556/g/?lang=en",
          "modified" : 1642161053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149650712997276,
          "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Daughterboard Configuration Controller - FPGA SCC interface ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "2uDZhA52Ki4B5MQx",
        "urihash" : "2uDZhA52Ki4B5MQx",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4940655,
        "parentitem" : "5ea82b3c9931941038df1cac",
        "documenttype" : "html",
        "isattachment" : "4940655",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149724000,
        "permanentid" : "67335ec78cad5cc96f7ccfc00ae218b365bc012d3fa3247022237d85be1a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cd2",
        "transactionid" : 864277,
        "title" : "Daughterboard Configuration Controller - FPGA SCC interface ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149724280302350,
        "sysisattachment" : "4940655",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4940655,
        "size" : 426,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 426,
        "sysdate" : 1649149724000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149724280302350,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
        "syscollection" : "default"
      },
      "Title" : "Daughterboard Configuration Controller - FPGA SCC interface",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "Excerpt" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the ... It contains the following subsections: Overview of Daughterboard Configuration ...",
      "FirstSentences" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the Daughterboard Configuration Controller and the FPGA Serial Configuration Controller (SCC)."
    }, {
      "title" : "Overview of clocks",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "excerpt" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board ... Each clock generator is associated with one of the FPGAs and contains three ...",
      "firstSentences" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board clock generators, or within the FPGAs. Each clock generator is associated with one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "document_number" : "dui0556",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4940655",
          "sysurihash" : "gVc5cVyCg0myGZ8w",
          "urihash" : "gVc5cVyCg0myGZ8w",
          "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355651000,
          "topparentid" : 4940655,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588079420000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149650000,
          "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea82b3c9931941038df1cac",
          "transactionid" : 864276,
          "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649149650000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0556:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149650712997276,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3229,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149502294,
          "syssize" : 3229,
          "sysdate" : 1649149650000,
          "haslayout" : "1",
          "topparent" : "4940655",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4940655,
          "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
          "wordcount" : 252,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149650000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0556/g/?lang=en",
          "modified" : 1642161053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149650712997276,
          "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Overview of clocks ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "Tw2EO3pZiTTðbFnm",
        "urihash" : "Tw2EO3pZiTTðbFnm",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "sysconcepts" : "daughterboard configuration ; clock generators ; FPGAs ; shows ; interface ; SER ; motherboard SYS ; Technical Reference Manual ; Xilinx website ; SATA connectors ; sequencing using",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4940655,
        "parentitem" : "5ea82b3c9931941038df1cac",
        "concepts" : "daughterboard configuration ; clock generators ; FPGAs ; shows ; interface ; SER ; motherboard SYS ; Technical Reference Manual ; Xilinx website ; SATA connectors ; sequencing using",
        "documenttype" : "html",
        "isattachment" : "4940655",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149723000,
        "permanentid" : "082eadddb1d6db5db8150f6684ee00dd5da3f81d45a98631433905fc060d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cd6",
        "transactionid" : 864277,
        "title" : "Overview of clocks ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149723000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149723440662297,
        "sysisattachment" : "4940655",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4940655,
        "size" : 1707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 1707,
        "sysdate" : 1649149723000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149723440662297,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
        "syscollection" : "default"
      },
      "Title" : "Overview of clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "Excerpt" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board ... Each clock generator is associated with one of the FPGAs and contains three ...",
      "FirstSentences" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board clock generators, or within the FPGAs. Each clock generator is associated with one ..."
    } ],
    "totalNumberOfChildResults" : 50,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Clocks ",
      "document_number" : "dui0556",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4940655",
      "sysurihash" : "h8ZAgo2Sðpg0PyGz",
      "urihash" : "h8ZAgo2Sðpg0PyGz",
      "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1401355651000,
      "topparentid" : 4940655,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588079420000,
      "sysconcepts" : "clocks ; daughterboards ; subsections",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4940655,
      "parentitem" : "5ea82b3c9931941038df1cac",
      "concepts" : "clocks ; daughterboards ; subsections",
      "documenttype" : "html",
      "isattachment" : "4940655",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149726000,
      "permanentid" : "0eb767bfd2a08d7d1c840c2d82049517170e33b32443a57157f6b8680b74",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea82b3c9931941038df1cd5",
      "transactionid" : 864277,
      "title" : "Clocks ",
      "products" : [ "Logictile Express" ],
      "date" : 1649149726000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0556:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149726357171247,
      "sysisattachment" : "4940655",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4940655,
      "size" : 252,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149502294,
      "syssize" : 252,
      "sysdate" : 1649149726000,
      "haslayout" : "1",
      "topparent" : "4940655",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4940655,
      "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149726000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0556/g/hardware-description/clocks?lang=en",
      "modified" : 1642161053000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149726357171247,
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
      "syscollection" : "default"
    },
    "Title" : "Clocks",
    "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "Excerpt" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of ...",
    "FirstSentences" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of global ..."
  }, {
    "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
    "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "excerpt" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex- ... It contains the following sections: About the programmers model VFP register access ...",
      "firstSentences" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex-A5 FPU that are useful to programmers. It contains the following sections: About the programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "SCL4SpYP3HHzbQAK",
        "urihash" : "SCL4SpYP3HHzbQAK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "register ; programmers ; A5 FPU ; implementation-specific features",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "register ; programmers ; A5 FPU ; implementation-specific features",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149724000,
        "permanentid" : "f300747f4b1a9245115c8e357e479ee1f940bb28687e164c874e97972404",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5ca9d",
        "transactionid" : 864277,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149724213460685,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506341,
        "syssize" : 289,
        "sysdate" : 1649149724000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Programmers-Model?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149724213460685,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "Excerpt" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex- ... It contains the following sections: About the programmers model VFP register access ...",
      "FirstSentences" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex-A5 FPU that are useful to programmers. It contains the following sections: About the programmers ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "excerpt" : "About the programmers model This section introduces the Cortex-A5 FPU implementation ... In this implementation: All scalar operations are implemented entirely in hardware, ... RO Read only.",
      "firstSentences" : "About the programmers model This section introduces the Cortex-A5 FPU implementation of the VFPv4 floating-point architecture, VFPv4-D16, with version 2 of the Common VFP subarchitecture. In this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "kqLGh3WXS9g552RO",
        "urihash" : "kqLGh3WXS9g552RO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "A5 FPU ; vector operation ; Cortex ; VFPv4 ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "A5 FPU ; vector operation ; Cortex ; VFPv4 ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149723000,
        "permanentid" : "b75578473fb0ad97e0a017b4a654c2e53f8f5fd56be66e915713e331c9bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5ca9e",
        "transactionid" : 864277,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149723000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149723654618296,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 799,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506341,
        "syssize" : 799,
        "sysdate" : 1649149723000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149723654618296,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "Excerpt" : "About the programmers model This section introduces the Cortex-A5 FPU implementation ... In this implementation: All scalar operations are implemented entirely in hardware, ... RO Read only.",
      "FirstSentences" : "About the programmers model This section introduces the Cortex-A5 FPU implementation of the VFPv4 floating-point architecture, VFPv4-D16, with version 2 of the Common VFP subarchitecture. In this ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "excerpt" : "Doubleword A 64-bit data item. ... When an enabled exception occurs, a trap to the user handler is taken. ... When in the exceptional state, the issue of a trigger instruction to the FPU ...",
      "firstSentences" : "Glossary This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended. Abort A mechanism that indicates to a core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "ro6HgDqU6h3crHqq",
        "urihash" : "ro6HgDqU6h3crHqq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "instructions ; FPU coprocessor ; memory ; ARM ; invalid ; core ; Prefetch ; vector operations ; support code ; addressing modes ; input precision ; trap handler ; floating-point ; significand ; implementations ; double-precision",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "instructions ; FPU coprocessor ; memory ; ARM ; invalid ; core ; Prefetch ; vector operations ; support code ; addressing modes ; input precision ; trap handler ; floating-point ; significand ; implementations ; double-precision",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149722000,
        "permanentid" : "4a2af720bdf15c87727cc807fc8d32c8f544486c1765e2493da95b44ef82",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5caab",
        "transactionid" : 864277,
        "title" : "Glossary ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149722684344502,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 17929,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506360,
        "syssize" : 17929,
        "sysdate" : 1649149722000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 627,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Glossary?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149722684344502,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "Excerpt" : "Doubleword A 64-bit data item. ... When an enabled exception occurs, a trap to the user handler is taken. ... When in the exceptional state, the issue of a trigger instruction to the FPU ...",
      "FirstSentences" : "Glossary This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended. Abort A mechanism that indicates to a core ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
      "document_number" : "ddi0449",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5024306",
      "sysurihash" : "sZjq96Ada3sGGKD6",
      "urihash" : "sZjq96Ada3sGGKD6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1287427025000,
      "topparentid" : 5024306,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594106842000,
      "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149724000,
      "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0423dacafe527e86f5ca8d",
      "transactionid" : 864277,
      "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649149724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0449:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149724852945567,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1925,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149506360,
      "syssize" : 1925,
      "sysdate" : 1649149724000,
      "haslayout" : "1",
      "topparent" : "5024306",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5024306,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
      "wordcount" : 149,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149724000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0449/b/?lang=en",
      "modified" : 1639131612000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149724852945567,
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
    "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
  }, {
    "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
    "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
    "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "excerpt" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers.",
      "firstSentences" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers. Register descriptions Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0450",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4495290",
          "sysurihash" : "4deJdRRmIrzfkgjd",
          "urihash" : "4deJdRRmIrzfkgjd",
          "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287426958000,
          "topparentid" : 4495290,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594107213000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149717000,
          "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f04254ddbdee951c1cd8537",
          "transactionid" : 864277,
          "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149717000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0450:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149717505698559,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149484984,
          "syssize" : 1943,
          "sysdate" : 1649149717000,
          "haslayout" : "1",
          "topparent" : "4495290",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4495290,
          "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149717000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0450/b/?lang=en",
          "modified" : 1639131667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149717505698559,
          "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0450",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4495290",
        "sysurihash" : "rTmm6ThSiVkFFFvX",
        "urihash" : "rTmm6ThSiVkFFFvX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1287426958000,
        "topparentid" : 4495290,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594107213000,
        "sysconcepts" : "individual registers ; cross references",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4495290,
        "parentitem" : "5f04254ddbdee951c1cd8537",
        "concepts" : "individual registers ; cross references",
        "documenttype" : "html",
        "isattachment" : "4495290",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149717000,
        "permanentid" : "8f52bc8ec8daafde75637999e7a844e19e200bdcd2e19405c279dbffe6ee",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04254ddbdee951c1cd854e",
        "transactionid" : 864277,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149717000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0450:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149717476466240,
        "sysisattachment" : "4495290",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4495290,
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149484964,
        "syssize" : 178,
        "sysdate" : 1649149717000,
        "haslayout" : "1",
        "topparent" : "4495290",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4495290,
        "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149717000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
        "modified" : 1639131667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149717476466240,
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "Excerpt" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers.",
      "FirstSentences" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers. Register descriptions Cortex-A5"
    }, {
      "title" : "Feedback on this product",
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "excerpt" : "Feedback on this product If you have any comments or suggestions about this product, ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with as much ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0450",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4495290",
          "sysurihash" : "4deJdRRmIrzfkgjd",
          "urihash" : "4deJdRRmIrzfkgjd",
          "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287426958000,
          "topparentid" : 4495290,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594107213000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149717000,
          "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f04254ddbdee951c1cd8537",
          "transactionid" : 864277,
          "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149717000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0450:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149717505698559,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149484984,
          "syssize" : 1943,
          "sysdate" : 1649149717000,
          "haslayout" : "1",
          "topparent" : "4495290",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4495290,
          "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149717000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0450/b/?lang=en",
          "modified" : 1639131667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149717505698559,
          "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback on this product ",
        "document_number" : "ddi0450",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4495290",
        "sysurihash" : "eEESXXmSSoPoq8hF",
        "urihash" : "eEESXXmSSoPoq8hF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287426958000,
        "topparentid" : 4495290,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594107213000,
        "sysconcepts" : "diagnostic procedures ; symptoms ; explanation ; supplier ; comments ; Feedback",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4495290,
        "parentitem" : "5f04254ddbdee951c1cd8537",
        "concepts" : "diagnostic procedures ; symptoms ; explanation ; supplier ; comments ; Feedback",
        "documenttype" : "html",
        "isattachment" : "4495290",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149717000,
        "permanentid" : "dfcd6e35d949f009501484c18c20302c603bc9c8aa1fb114cd2b3debec46",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04254ddbdee951c1cd8541",
        "transactionid" : 864277,
        "title" : "Feedback on this product ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149717000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0450:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149717416331305,
        "sysisattachment" : "4495290",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4495290,
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149484964,
        "syssize" : 321,
        "sysdate" : 1649149717000,
        "haslayout" : "1",
        "topparent" : "4495290",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4495290,
        "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149717000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
        "modified" : 1639131667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149717416331305,
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
        "syscollection" : "default"
      },
      "Title" : "Feedback on this product",
      "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "Excerpt" : "Feedback on this product If you have any comments or suggestions about this product, ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with as much ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "excerpt" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP ...",
      "firstSentences" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP register access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0450",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4495290",
          "sysurihash" : "4deJdRRmIrzfkgjd",
          "urihash" : "4deJdRRmIrzfkgjd",
          "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287426958000,
          "topparentid" : 4495290,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594107213000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149717000,
          "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f04254ddbdee951c1cd8537",
          "transactionid" : 864277,
          "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149717000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0450:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149717505698559,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149484984,
          "syssize" : 1943,
          "sysdate" : 1649149717000,
          "haslayout" : "1",
          "topparent" : "4495290",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4495290,
          "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149717000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0450/b/?lang=en",
          "modified" : 1639131667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149717505698559,
          "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0450",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4495290",
        "sysurihash" : "ARNNptpIPBduZBdX",
        "urihash" : "ARNNptpIPBduZBdX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287426958000,
        "topparentid" : 4495290,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594107213000,
        "sysconcepts" : "register ; Advanced SIMD ; programmers model",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4495290,
        "parentitem" : "5f04254ddbdee951c1cd8537",
        "concepts" : "register ; Advanced SIMD ; programmers model",
        "documenttype" : "html",
        "isattachment" : "4495290",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149716000,
        "permanentid" : "41a44b505a30d1035f6171aa7ad44883f0fadba4110a354edcd7704fc45f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04254ddbdee951c1cd8548",
        "transactionid" : 864277,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149716000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0450:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149716813325559,
        "sysisattachment" : "4495290",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4495290,
        "size" : 264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149484964,
        "syssize" : 264,
        "sysdate" : 1649149716000,
        "haslayout" : "1",
        "topparent" : "4495290",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4495290,
        "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149716000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0450/b/Programmers-Model?lang=en",
        "modified" : 1639131667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149716813325559,
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "Excerpt" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP ...",
      "FirstSentences" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP register access ..."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
      "document_number" : "ddi0450",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4495290",
      "sysurihash" : "4deJdRRmIrzfkgjd",
      "urihash" : "4deJdRRmIrzfkgjd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1287426958000,
      "topparentid" : 4495290,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594107213000,
      "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149717000,
      "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04254ddbdee951c1cd8537",
      "transactionid" : 864277,
      "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649149717000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0450:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149717505698559,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1943,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149484984,
      "syssize" : 1943,
      "sysdate" : 1649149717000,
      "haslayout" : "1",
      "topparent" : "4495290",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4495290,
      "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
      "wordcount" : 150,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149717000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0450/b/?lang=en",
      "modified" : 1639131667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149717505698559,
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
    "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
    "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100282/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
    "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Quality of Service",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "excerpt" : "It is therefore necessary to use QoS to manage bandwidth allocations. ... The CPUs are given a maximum QoS value that is two levels higher than that of the display processor.",
      "firstSentences" : "Quality of Service The CCI-550 provides a set of QoS regulation and control mechanisms. The following mechanisms are supported: QoS value as a priority indicator. This is the reservation of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Quality of Service ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "Qmhti2X2qwetjbDu",
        "urihash" : "Qmhti2X2qwetjbDu",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "slave interfaces ; QoS ; outstanding transactions ; regulation ; CCI ; priorities ; mechanisms ; arbitration ; reservation ; controller ; CPU clusters ; display processor ; response latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "concepts" : "slave interfaces ; QoS ; outstanding transactions ; regulation ; CCI ; priorities ; mechanisms ; arbitration ; reservation ; controller ; CPU clusters ; display processor ; response latency",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149712000,
        "permanentid" : "00add132d31e9cabb70daf88c8afe301a564c120d4eb80258f7a80fca092",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52abf",
        "transactionid" : 864277,
        "title" : "Quality of Service ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711905014788,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 9478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453474,
        "syssize" : 9478,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 421,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711905014788,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
        "syscollection" : "default"
      },
      "Title" : "Quality of Service",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "Excerpt" : "It is therefore necessary to use QoS to manage bandwidth allocations. ... The CPUs are given a maximum QoS value that is two levels higher than that of the display processor.",
      "FirstSentences" : "Quality of Service The CCI-550 provides a set of QoS regulation and control mechanisms. The following mechanisms are supported: QoS value as a priority indicator. This is the reservation of ..."
    }, {
      "title" : "Clocking and reset",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "excerpt" : "The CCI-550 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-550",
      "firstSentences" : "Clocking and reset The CCI-550 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-550 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking and reset ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "NDy5aM1Hbkbdwnk1",
        "urihash" : "NDy5aM1Hbkbdwnk1",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "concepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149711000,
        "permanentid" : "a1f15a33a8b24dfd25bf9a5db8a0580c7cc140c654157be680d5dfb63b6b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52ab2",
        "transactionid" : 864277,
        "title" : "Clocking and reset ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711858212450,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 2052,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453494,
        "syssize" : 2052,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149711000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/functional-description/clocking-and-reset?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711858212450,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clocking and reset",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "Excerpt" : "The CCI-550 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-550",
      "FirstSentences" : "Clocking and reset The CCI-550 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-550 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/preface",
      "excerpt" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback.",
      "firstSentences" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback. Preface CoreLink CCI-550",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "Lc7deo5ql4WK4Zi4",
        "urihash" : "Lc7deo5ql4WK4Zi4",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149711000,
        "permanentid" : "28cd6bb6d35bbe5f33f3d4d3e728abc941494cef49c381fd0c9f50e9fd4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52a99",
        "transactionid" : 864277,
        "title" : "Preface ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711826937597,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453458,
        "syssize" : 191,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149711000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/preface?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711826937597,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/preface",
      "Excerpt" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback.",
      "FirstSentences" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback. Preface CoreLink CCI-550"
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
      "document_number" : "100282",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444469",
      "sysurihash" : "X9nhjL64grñorRQa",
      "urihash" : "X9nhjL64grñorRQa",
      "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528714934000,
      "topparentid" : 3444469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
      "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149712000,
      "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52a97",
      "transactionid" : 864277,
      "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
      "products" : [ "CoreLink CCI-550" ],
      "date" : 1649149712000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100282:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149712813902312,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4522,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149453494,
      "syssize" : 4522,
      "sysdate" : 1649149712000,
      "haslayout" : "1",
      "topparent" : "3444469",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3444469,
      "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100282/0100/?lang=en",
      "modified" : 1636123973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149712813902312,
      "uri" : "https://developer.arm.com/documentation/100282/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
    "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  } ]
}