<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rt2x00 › rt2500pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rt2500pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">	Copyright (C) 2004 - 2009 Ivo van Doorn &lt;IvDoorn@gmail.com&gt;</span>
<span class="cm">	&lt;http://rt2x00.serialmonkey.com&gt;</span>

<span class="cm">	This program is free software; you can redistribute it and/or modify</span>
<span class="cm">	it under the terms of the GNU General Public License as published by</span>
<span class="cm">	the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">	(at your option) any later version.</span>

<span class="cm">	This program is distributed in the hope that it will be useful,</span>
<span class="cm">	but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm">	GNU General Public License for more details.</span>

<span class="cm">	You should have received a copy of the GNU General Public License</span>
<span class="cm">	along with this program; if not, write to the</span>
<span class="cm">	Free Software Foundation, Inc.,</span>
<span class="cm">	59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm">	Module: rt2500pci</span>
<span class="cm">	Abstract: rt2500pci device specific routines.</span>
<span class="cm">	Supported chipsets: RT2560.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/eeprom_93cx6.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &quot;rt2x00.h&quot;</span>
<span class="cp">#include &quot;rt2x00pci.h&quot;</span>
<span class="cp">#include &quot;rt2500pci.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Register access.</span>
<span class="cm"> * All access to the CSR registers will go through the methods</span>
<span class="cm"> * rt2x00pci_register_read and rt2x00pci_register_write.</span>
<span class="cm"> * BBP and RF register require indirect register access,</span>
<span class="cm"> * and use the CSR registers BBPCSR and RFCSR to achieve this.</span>
<span class="cm"> * These indirect registers work with busy bits,</span>
<span class="cm"> * and we will try maximal REGISTER_BUSY_COUNT times to access</span>
<span class="cm"> * the register while taking a REGISTER_BUSY_DELAY us delay</span>
<span class="cm"> * between each attampt. When the busy bit is still set at that time,</span>
<span class="cm"> * the access attempt is considered to have failed,</span>
<span class="cm"> * and we will print an error.</span>
<span class="cm"> */</span>
<span class="cp">#define WAIT_FOR_BBP(__dev, __reg) \</span>
<span class="cp">	rt2x00pci_regbusy_read((__dev), BBPCSR, BBPCSR_BUSY, (__reg))</span>
<span class="cp">#define WAIT_FOR_RF(__dev, __reg) \</span>
<span class="cp">	rt2x00pci_regbusy_read((__dev), RFCSR, RFCSR_BUSY, (__reg))</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_bbp_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word</span><span class="p">,</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the BBP becomes available, afterwards we</span>
<span class="cm">	 * can safely write the new data into the register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_BBP</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_VALUE</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_REGNUM</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_BUSY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_WRITE_CONTROL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BBPCSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_bbp_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the BBP becomes available, afterwards we</span>
<span class="cm">	 * can safely write the read request into the register.</span>
<span class="cm">	 * After the data has been written, we wait until hardware</span>
<span class="cm">	 * returns the correct value, if at any time the register</span>
<span class="cm">	 * doesn&#39;t become available in time, reg will be 0xffffffff</span>
<span class="cm">	 * which means we return 0xff to the caller.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_BBP</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_REGNUM</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_BUSY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_WRITE_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BBPCSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">WAIT_FOR_BBP</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR_VALUE</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_rf_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">word</span><span class="p">,</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait until the RF becomes available, afterwards we</span>
<span class="cm">	 * can safely write the new data into the register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WAIT_FOR_RF</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RFCSR_VALUE</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RFCSR_NUMBER_OF_BITS</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RFCSR_IF_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RFCSR_BUSY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RFCSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">word</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">csr_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_eepromregister_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">eeprom_93cx6</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR21</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_in</span> <span class="o">=</span> <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_DATA_IN</span><span class="p">);</span>
	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_out</span> <span class="o">=</span> <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_DATA_OUT</span><span class="p">);</span>
	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_clock</span> <span class="o">=</span>
	    <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_DATA_CLOCK</span><span class="p">);</span>
	<span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_chip_select</span> <span class="o">=</span>
	    <span class="o">!!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_CHIP_SELECT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_eepromregister_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">eeprom_93cx6</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_DATA_IN</span><span class="p">,</span> <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_in</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_DATA_OUT</span><span class="p">,</span> <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_out</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_DATA_CLOCK</span><span class="p">,</span>
			   <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_data_clock</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_EEPROM_CHIP_SELECT</span><span class="p">,</span>
			   <span class="o">!!</span><span class="n">eeprom</span><span class="o">-&gt;</span><span class="n">reg_chip_select</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR21</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_RT2X00_LIB_DEBUGFS</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rt2x00debug</span> <span class="n">rt2500pci_rt2x00debug</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">csr</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2x00pci_register_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt2x00pci_register_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">RT2X00DEBUGFS_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">CSR_REG_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">CSR_REG_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">eeprom</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2x00_eeprom_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt2x00_eeprom_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">EEPROM_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">EEPROM_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">bbp</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2500pci_bbp_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt2500pci_bbp_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">BBP_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">BBP_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">rf</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">rt2x00_rf_read</span><span class="p">,</span>
		<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">rt2500pci_rf_write</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_base</span>	<span class="o">=</span> <span class="n">RF_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">word_size</span>	<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">word_count</span>	<span class="o">=</span> <span class="n">RF_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_DEBUGFS */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_rfkill_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">GPIOCSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">GPIOCSR_BIT0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_RT2X00_LIB_LEDS</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_brightness_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">led_classdev</span> <span class="o">*</span><span class="n">led_cdev</span><span class="p">,</span>
				     <span class="k">enum</span> <span class="n">led_brightness</span> <span class="n">brightness</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_led</span> <span class="o">*</span><span class="n">led</span> <span class="o">=</span>
	    <span class="n">container_of</span><span class="p">(</span><span class="n">led_cdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rt2x00_led</span><span class="p">,</span> <span class="n">led_dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enabled</span> <span class="o">=</span> <span class="n">brightness</span> <span class="o">!=</span> <span class="n">LED_OFF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">LEDCSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">LED_TYPE_RADIO</span> <span class="o">||</span> <span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">LED_TYPE_ASSOC</span><span class="p">)</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LEDCSR_LINK</span><span class="p">,</span> <span class="n">enabled</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">LED_TYPE_ACTIVITY</span><span class="p">)</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LEDCSR_ACTIVITY</span><span class="p">,</span> <span class="n">enabled</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">LEDCSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_blink_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">led_classdev</span> <span class="o">*</span><span class="n">led_cdev</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">delay_on</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">delay_off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_led</span> <span class="o">*</span><span class="n">led</span> <span class="o">=</span>
	    <span class="n">container_of</span><span class="p">(</span><span class="n">led_cdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rt2x00_led</span><span class="p">,</span> <span class="n">led_dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">LEDCSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LEDCSR_ON_PERIOD</span><span class="p">,</span> <span class="o">*</span><span class="n">delay_on</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">LEDCSR_OFF_PERIOD</span><span class="p">,</span> <span class="o">*</span><span class="n">delay_off</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">LEDCSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_init_led</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">rt2x00_led</span> <span class="o">*</span><span class="n">led</span><span class="p">,</span>
			       <span class="k">enum</span> <span class="n">led_type</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">led_dev</span><span class="p">.</span><span class="n">brightness_set</span> <span class="o">=</span> <span class="n">rt2500pci_brightness_set</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">led_dev</span><span class="p">.</span><span class="n">blink_set</span> <span class="o">=</span> <span class="n">rt2500pci_blink_set</span><span class="p">;</span>
	<span class="n">led</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">LED_INITIALIZED</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_LEDS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Configuration handlers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				    <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">filter_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start configuration steps.</span>
<span class="cm">	 * Note that the version error will always be dropped</span>
<span class="cm">	 * and broadcast frames will always be accepted since</span>
<span class="cm">	 * there is no filter for it at this time.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_CRC</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_FCSFAIL</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_PHYSICAL</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_PLCPFAIL</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_CONTROL</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_CONTROL</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_NOT_TO_ME</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_PROMISC_IN_BSS</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_TODS</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_PROMISC_IN_BSS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			   <span class="o">!</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">intf_ap_count</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_VERSION_ERROR</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_MCAST</span><span class="p">,</span>
			   <span class="o">!</span><span class="p">(</span><span class="n">filter_flags</span> <span class="o">&amp;</span> <span class="n">FIF_ALLMULTI</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DROP_BCAST</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_intf</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">rt2x00_intf</span> <span class="o">*</span><span class="n">intf</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">rt2x00intf_conf</span> <span class="o">*</span><span class="n">conf</span><span class="p">,</span>
				  <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">bcn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bcn_preload</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CONFIG_UPDATE_TYPE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Enable beacon config</span>
<span class="cm">		 */</span>
		<span class="n">bcn_preload</span> <span class="o">=</span> <span class="n">PREAMBLE</span> <span class="o">+</span> <span class="n">GET_DURATION</span><span class="p">(</span><span class="n">IEEE80211_HEADER</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BCNCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BCNCSR1_PRELOAD</span><span class="p">,</span> <span class="n">bcn_preload</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BCNCSR1_BEACON_CWMIN</span><span class="p">,</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_min</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BCNCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Enable synchronisation.</span>
<span class="cm">		 */</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TSF_SYNC</span><span class="p">,</span> <span class="n">conf</span><span class="o">-&gt;</span><span class="n">sync</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CONFIG_UPDATE_MAC</span><span class="p">)</span>
		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR3</span><span class="p">,</span>
					      <span class="n">conf</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CONFIG_UPDATE_BSSID</span><span class="p">)</span>
		<span class="n">rt2x00pci_register_multiwrite</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR5</span><span class="p">,</span>
					      <span class="n">conf</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_erp</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">rt2x00lib_erp</span> <span class="o">*</span><span class="n">erp</span><span class="p">,</span>
				 <span class="n">u32</span> <span class="n">changed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">preamble_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * When short preamble is enabled, we should set bit 0x08</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_ERP_PREAMBLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">preamble_mask</span> <span class="o">=</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">short_preamble</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR1_ACK_TIMEOUT</span><span class="p">,</span> <span class="mh">0x162</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR1_ACK_CONSUME_TIME</span><span class="p">,</span> <span class="mh">0xa2</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR1_TSF_OFFSET</span><span class="p">,</span> <span class="n">IEEE80211_HEADER</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR1_AUTORESPONDER</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR2_SIGNAL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR2_SERVICE</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR2_LENGTH</span><span class="p">,</span>
				   <span class="n">GET_DURATION</span><span class="p">(</span><span class="n">ACK_SIZE</span><span class="p">,</span> <span class="mi">10</span><span class="p">));</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR3_SIGNAL</span><span class="p">,</span> <span class="mh">0x01</span> <span class="o">|</span> <span class="n">preamble_mask</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR3_SERVICE</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR2_LENGTH</span><span class="p">,</span>
				   <span class="n">GET_DURATION</span><span class="p">(</span><span class="n">ACK_SIZE</span><span class="p">,</span> <span class="mi">20</span><span class="p">));</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR4_SIGNAL</span><span class="p">,</span> <span class="mh">0x02</span> <span class="o">|</span> <span class="n">preamble_mask</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR4_SERVICE</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR2_LENGTH</span><span class="p">,</span>
				   <span class="n">GET_DURATION</span><span class="p">(</span><span class="n">ACK_SIZE</span><span class="p">,</span> <span class="mi">55</span><span class="p">));</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR5_SIGNAL</span><span class="p">,</span> <span class="mh">0x03</span> <span class="o">|</span> <span class="n">preamble_mask</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR5_SERVICE</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARCSR2_LENGTH</span><span class="p">,</span>
				   <span class="n">GET_DURATION</span><span class="p">(</span><span class="n">ACK_SIZE</span><span class="p">,</span> <span class="mi">110</span><span class="p">));</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR5</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_BASIC_RATES</span><span class="p">)</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARCSR1</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">basic_rates</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_ERP_SLOT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR11</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR11_SLOT_TIME</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">slot_time</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR11</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR18</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR18_SIFS</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">sifs</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR18_PIFS</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">pifs</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR18</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR19</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR19_DIFS</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">difs</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR19_EIFS</span><span class="p">,</span> <span class="n">erp</span><span class="o">-&gt;</span><span class="n">eifs</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR19</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">BSS_CHANGED_BEACON_INT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR12</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR12_BEACON_INTERVAL</span><span class="p">,</span>
				   <span class="n">erp</span><span class="o">-&gt;</span><span class="n">beacon_int</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR12_CFP_MAX_DURATION</span><span class="p">,</span>
				   <span class="n">erp</span><span class="o">-&gt;</span><span class="n">beacon_int</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR12</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_ant</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">antenna_setup</span> <span class="o">*</span><span class="n">ant</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r14</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r2</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We should never come here because rt2x00lib is supposed</span>
<span class="cm">	 * to catch this and send us the correct antenna explicitely.</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">==</span> <span class="n">ANTENNA_SW_DIVERSITY</span> <span class="o">||</span>
	       <span class="n">ant</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">==</span> <span class="n">ANTENNA_SW_DIVERSITY</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BBPCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r14</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r2</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the TX antenna.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r2</span><span class="p">,</span> <span class="n">BBP_R2_TX_ANTENNA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_CCK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_OFDM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
	<span class="nl">default:</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r2</span><span class="p">,</span> <span class="n">BBP_R2_TX_ANTENNA</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_CCK</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_OFDM</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the RX antenna.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ant</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r14</span><span class="p">,</span> <span class="n">BBP_R14_RX_ANTENNA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
	<span class="nl">default:</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r14</span><span class="p">,</span> <span class="n">BBP_R14_RX_ANTENNA</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * RT2525E and RT5222 need to flip TX I/Q</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525E</span><span class="p">)</span> <span class="o">||</span> <span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5222</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r2</span><span class="p">,</span> <span class="n">BBP_R2_TX_IQ_FLIP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_CCK_FLIP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_OFDM_FLIP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * RT2525E does not need RX I/Q Flip.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525E</span><span class="p">))</span>
			<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r14</span><span class="p">,</span> <span class="n">BBP_R14_RX_IQ_FLIP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_CCK_FLIP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">BBPCSR1_OFDM_FLIP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BBPCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="n">r14</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">r2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">rf_channel</span> <span class="o">*</span><span class="n">rf</span><span class="p">,</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">txpower</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r70</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set TXpower.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">,</span> <span class="n">RF3_TXPOWER</span><span class="p">,</span> <span class="n">TXPOWER_TO_DEV</span><span class="p">(</span><span class="n">txpower</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Switch on tuning bits.</span>
<span class="cm">	 * For RT2523 devices we do not need to update the R1 register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2523</span><span class="p">))</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">,</span> <span class="n">RF1_TUNER</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">,</span> <span class="n">RF3_TUNER</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * For RT2525 we should first set the channel to half band higher.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">vals</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="mh">0x00080cbe</span><span class="p">,</span> <span class="mh">0x00080d02</span><span class="p">,</span> <span class="mh">0x00080d06</span><span class="p">,</span> <span class="mh">0x00080d0a</span><span class="p">,</span>
			<span class="mh">0x00080d0e</span><span class="p">,</span> <span class="mh">0x00080d12</span><span class="p">,</span> <span class="mh">0x00080d16</span><span class="p">,</span> <span class="mh">0x00080d1a</span><span class="p">,</span>
			<span class="mh">0x00080d1e</span><span class="p">,</span> <span class="mh">0x00080d22</span><span class="p">,</span> <span class="mh">0x00080d26</span><span class="p">,</span> <span class="mh">0x00080d2a</span><span class="p">,</span>
			<span class="mh">0x00080d2e</span><span class="p">,</span> <span class="mh">0x00080d3a</span>
		<span class="p">};</span>

		<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
		<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">vals</span><span class="p">[</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">)</span>
			<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
	<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf2</span><span class="p">);</span>
	<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">)</span>
		<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf4</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Channel 14 requires the Japan filter bit to be set.</span>
<span class="cm">	 */</span>
	<span class="n">r70</span> <span class="o">=</span> <span class="mh">0x46</span><span class="p">;</span>
	<span class="n">rt2x00_set_field8</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r70</span><span class="p">,</span> <span class="n">BBP_R70_JAPAN_FILTER</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="n">r70</span><span class="p">);</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Switch off tuning bits.</span>
<span class="cm">	 * For RT2523 devices we do not need to update the R1 register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2523</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">,</span> <span class="n">RF1_TUNER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">,</span> <span class="n">RF3_TUNER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf3</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear false CRC during channel switch.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CNT0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">rf1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_txpower</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				     <span class="k">const</span> <span class="kt">int</span> <span class="n">txpower</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rf3</span><span class="p">;</span>

	<span class="n">rt2x00_rf_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rf3</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rf3</span><span class="p">,</span> <span class="n">RF3_TXPOWER</span><span class="p">,</span> <span class="n">TXPOWER_TO_DEV</span><span class="p">(</span><span class="n">txpower</span><span class="p">));</span>
	<span class="n">rt2500pci_rf_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">rf3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_retry_limit</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR11</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR11_LONG_RETRY</span><span class="p">,</span>
			   <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">long_frame_max_tx_count</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR11_SHORT_RETRY</span><span class="p">,</span>
			   <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">short_frame_max_tx_count</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR11</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config_ps</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_PS</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">STATE_SLEEP</span> <span class="o">:</span> <span class="n">STATE_AWAKE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_SLEEP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR20</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR20_DELAY_AFTER_TBCN</span><span class="p">,</span>
				   <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">beacon_int</span> <span class="o">-</span> <span class="mi">20</span><span class="p">)</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR20_TBCN_BEFORE_WAKEUP</span><span class="p">,</span>
				   <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">listen_interval</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* We must first disable autowake before it can be enabled */</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR20_AUTOWAKE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR20</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR20_AUTOWAKE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR20</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR20</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR20_AUTOWAKE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR20</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">lib</span><span class="o">-&gt;</span><span class="n">set_device_state</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">rt2x00lib_conf</span> <span class="o">*</span><span class="n">libconf</span><span class="p">,</span>
			     <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_CHANNEL</span><span class="p">)</span>
		<span class="n">rt2500pci_config_channel</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">libconf</span><span class="o">-&gt;</span><span class="n">rf</span><span class="p">,</span>
					 <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">power_level</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_POWER</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_CHANNEL</span><span class="p">))</span>
		<span class="n">rt2500pci_config_txpower</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span>
					 <span class="n">libconf</span><span class="o">-&gt;</span><span class="n">conf</span><span class="o">-&gt;</span><span class="n">power_level</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_RETRY_LIMITS</span><span class="p">)</span>
		<span class="n">rt2500pci_config_retry_limit</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">libconf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IEEE80211_CONF_CHANGE_PS</span><span class="p">)</span>
		<span class="n">rt2500pci_config_ps</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">libconf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Link tuning</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_link_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update FCS error count from register.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CNT0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">qual</span><span class="o">-&gt;</span><span class="n">rx_failed</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CNT0_FCS_ERROR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update False CCA count from register.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CNT3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">qual</span><span class="o">-&gt;</span><span class="n">false_cca</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CNT3_FALSE_CCA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rt2500pci_set_vgc</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">,</span> <span class="n">u8</span> <span class="n">vgc_level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">!=</span> <span class="n">vgc_level</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="n">vgc_level</span><span class="p">);</span>
		<span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span> <span class="o">=</span> <span class="n">vgc_level</span><span class="p">;</span>
		<span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">=</span> <span class="n">vgc_level</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_reset_tuner</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_link_tuner</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">link_qual</span> <span class="o">*</span><span class="n">qual</span><span class="p">,</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * To prevent collisions with MAC ASIC on chipsets</span>
<span class="cm">	 * up to version C the link tuning should halt after 20</span>
<span class="cm">	 * seconds while being associated.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rev</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">RT2560_VERSION_D</span> <span class="o">&amp;&amp;</span>
	    <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">intf_associated</span> <span class="o">&amp;&amp;</span> <span class="n">count</span> <span class="o">&gt;</span> <span class="mi">20</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Chipset versions C and lower should directly continue</span>
<span class="cm">	 * to the dynamic CCA tuning. Chipset version D and higher</span>
<span class="cm">	 * should go straight to dynamic CCA tuning when they</span>
<span class="cm">	 * are not associated.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rev</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">RT2560_VERSION_D</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">intf_associated</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">dynamic_cca_tune</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * A too low RSSI will cause too much false CCA which will</span>
<span class="cm">	 * then corrupt the R17 tuning. To remidy this the tuning should</span>
<span class="cm">	 * be stopped (While making sure the R17 value will not exceed limits)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">80</span> <span class="o">&amp;&amp;</span> <span class="n">count</span> <span class="o">&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">&gt;=</span> <span class="mh">0x41</span><span class="p">)</span>
			<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special big-R17 for short distance</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">58</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Special mid-R17 for middle distance</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">&gt;=</span> <span class="o">-</span><span class="mi">74</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="mh">0x41</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Leave short or middle distance condition, restore r17</span>
<span class="cm">	 * to the dynamic tuning range.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">&gt;=</span> <span class="mh">0x41</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">dynamic_cca_tune:</span>

	<span class="cm">/*</span>
<span class="cm">	 * R17 is inside the dynamic tuning range,</span>
<span class="cm">	 * start tuning the link based on the false cca counter.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">false_cca</span> <span class="o">&gt;</span> <span class="mi">512</span> <span class="o">&amp;&amp;</span> <span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">&lt;</span> <span class="mh">0x40</span><span class="p">)</span>
		<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="o">++</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">false_cca</span> <span class="o">&lt;</span> <span class="mi">100</span> <span class="o">&amp;&amp;</span> <span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span> <span class="o">&gt;</span> <span class="mh">0x32</span><span class="p">)</span>
		<span class="n">rt2500pci_set_vgc</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">qual</span><span class="p">,</span> <span class="o">--</span><span class="n">qual</span><span class="o">-&gt;</span><span class="n">vgc_level_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Queue handlers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_start_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QID_RX</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DISABLE_RX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_BEACON</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TSF_COUNT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TBCN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_BEACON_GEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_kick_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QID_AC_VO</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR0_KICK_PRIO</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_AC_VI</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR0_KICK_TX</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_ATIM</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR0_KICK_ATIM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_stop_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QID_AC_VO</span>:
	<span class="k">case</span> <span class="n">QID_AC_VI</span>:
	<span class="k">case</span> <span class="n">QID_ATIM</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR0_ABORT</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_RX</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR0_DISABLE_RX</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QID_BEACON</span>:
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TSF_COUNT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TBCN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Wait for possibly running tbtt tasklets.</span>
<span class="cm">		 */</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tbtt_tasklet</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialization functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">rt2500pci_get_entry_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span> <span class="o">==</span> <span class="n">QID_RX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

		<span class="k">return</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">RXD_W0_OWNER_NIC</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

		<span class="k">return</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">)</span> <span class="o">||</span>
		        <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_clear_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">skb_frame_desc</span> <span class="o">*</span><span class="n">skbdesc</span> <span class="o">=</span> <span class="n">get_skb_frame_desc</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">qid</span> <span class="o">==</span> <span class="n">QID_RX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">RXD_W1_BUFFER_ADDRESS</span><span class="p">,</span> <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">skb_dma</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">RXD_W0_OWNER_NIC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_init_queues</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize registers.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR2_TXD_SIZE</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">desc_size</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR2_NUM_TXD</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR2_NUM_ATIM</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">atim</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR2_NUM_PRIO</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR3_TX_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR5_PRIO_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR5</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">atim</span><span class="o">-&gt;</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR4_ATIM_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">bcn</span><span class="o">-&gt;</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR6</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR6_BEACON_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR6</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR1_RXD_SIZE</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">desc_size</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR1_NUM_RXD</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR2_RX_RING_REGISTER</span><span class="p">,</span>
			   <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc_dma</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_init_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PSCSR0</span><span class="p">,</span> <span class="mh">0x00020002</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PSCSR1</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PSCSR2</span><span class="p">,</span> <span class="mh">0x00020002</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PSCSR3</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TIMECSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TIMECSR_US_COUNT</span><span class="p">,</span> <span class="mi">33</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TIMECSR_US_64_COUNT</span><span class="p">,</span> <span class="mi">63</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TIMECSR_BEACON_EXPECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TIMECSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR9_MAX_FRAME_UNIT</span><span class="p">,</span>
			   <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">-&gt;</span><span class="n">data_size</span> <span class="o">/</span> <span class="mi">128</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR9</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Always use CWmin and CWmax set in descriptor.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR11</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR11_CW_SELECT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR11</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TSF_COUNT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TSF_SYNC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TBCN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TCFP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TATIMW</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_CFP_COUNT_PRELOAD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_TBCM_PRELOAD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CNT3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID1</span><span class="p">,</span> <span class="mi">11</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID1_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID2</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID2_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID3</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">TXCSR8_BBP_ID3_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXCSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARTCSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR0_ACK_CTS_1MBS</span><span class="p">,</span> <span class="mi">112</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR0_ACK_CTS_2MBS</span><span class="p">,</span> <span class="mi">56</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR0_ACK_CTS_5_5MBS</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR0_ACK_CTS_11MBS</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARTCSR0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARTCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR1_ACK_CTS_6MBS</span><span class="p">,</span> <span class="mi">45</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR1_ACK_CTS_9MBS</span><span class="p">,</span> <span class="mi">37</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR1_ACK_CTS_12MBS</span><span class="p">,</span> <span class="mi">33</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR1_ACK_CTS_18MBS</span><span class="p">,</span> <span class="mi">29</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARTCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARTCSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR2_ACK_CTS_24MBS</span><span class="p">,</span> <span class="mi">29</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR2_ACK_CTS_36MBS</span><span class="p">,</span> <span class="mi">25</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR2_ACK_CTS_48MBS</span><span class="p">,</span> <span class="mi">25</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">ARTCSR2_ACK_CTS_54MBS</span><span class="p">,</span> <span class="mi">25</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">ARTCSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID0</span><span class="p">,</span> <span class="mi">47</span><span class="p">);</span> <span class="cm">/* CCK Signal */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID1</span><span class="p">,</span> <span class="mi">51</span><span class="p">);</span> <span class="cm">/* Rssi */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID1_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID2</span><span class="p">,</span> <span class="mi">42</span><span class="p">);</span> <span class="cm">/* OFDM Rate */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID2_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID3</span><span class="p">,</span> <span class="mi">51</span><span class="p">);</span> <span class="cm">/* RSSI */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RXCSR3_BBP_ID3_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RXCSR3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PCICSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_BIG_ENDIAN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_RX_TRESHOLD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_TX_TRESHOLD</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_BURST_LENTH</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_ENABLE_CLK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_READ_MULTIPLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PCICSR_WRITE_INVALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PCICSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PWRCSR0</span><span class="p">,</span> <span class="mh">0x3f3b3100</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">GPIOCSR</span><span class="p">,</span> <span class="mh">0x0000ff00</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TESTCSR</span><span class="p">,</span> <span class="mh">0x000000f0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">lib</span><span class="o">-&gt;</span><span class="n">set_device_state</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">STATE_AWAKE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MACCSR0</span><span class="p">,</span> <span class="mh">0x00213223</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MACCSR1</span><span class="p">,</span> <span class="mh">0x00235518</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MACCSR2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">MACCSR2_DELAY</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">MACCSR2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RALINKCSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RALINKCSR_AR_BBP_DATA0</span><span class="p">,</span> <span class="mi">17</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RALINKCSR_AR_BBP_ID0</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RALINKCSR_AR_BBP_VALID0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RALINKCSR_AR_BBP_DATA1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RALINKCSR_AR_BBP_ID1</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">RALINKCSR_AR_BBP_VALID1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RALINKCSR</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">BBPCSR1</span><span class="p">,</span> <span class="mh">0x82188200</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">TXACKCSR0</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR1_SOFT_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR1_BBP_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR1_HOST_READY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR1_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR1_HOST_READY</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * We must clear the FCS and FIFO error count.</span>
<span class="cm">	 * These registers are cleared on read,</span>
<span class="cm">	 * so we may pass a useless variable to store the value.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CNT0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CNT4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_wait_bbp_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">REGISTER_BUSY_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2500pci_bbp_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">value</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">!=</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="mh">0x00</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">REGISTER_BUSY_DELAY</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;BBP register access failed, aborting.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EACCES</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_init_bbp</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eeprom</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rt2500pci_wait_bbp_ready</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EACCES</span><span class="p">;</span>

	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1e</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mh">0x2b</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mh">0xb9</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mh">0xc4</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mh">0x6d</span><span class="p">);</span>
	<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EEPROM_BBP_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_BBP_START</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">eeprom</span> <span class="o">!=</span> <span class="mh">0xffff</span> <span class="o">&amp;&amp;</span> <span class="n">eeprom</span> <span class="o">!=</span> <span class="mh">0x0000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg_id</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_BBP_REG_ID</span><span class="p">);</span>
			<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_BBP_VALUE</span><span class="p">);</span>
			<span class="n">rt2500pci_bbp_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">reg_id</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Device state switch handlers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_toggle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				 <span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_RADIO_IRQ_OFF</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * When interrupts are being enabled, the interrupt registers</span>
<span class="cm">	 * should clear the register to assure a clean state.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_RADIO_IRQ_ON</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR7</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR7</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only toggle the interrupts bits we are going to use.</span>
<span class="cm">	 * Non-checked interrupt bits are disabled by default.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TBCN_EXPIRE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TXDONE_TXRING</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TXDONE_ATIMRING</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TXDONE_PRIORING</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_RXDONE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_RADIO_IRQ_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Ensure that all tasklets are finished.</span>
<span class="cm">		 */</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">txstatus_tasklet</span><span class="p">);</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rxdone_tasklet</span><span class="p">);</span>
		<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tbtt_tasklet</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_enable_radio</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Initialize all registers.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rt2500pci_init_queues</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">rt2500pci_init_registers</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)</span> <span class="o">||</span>
		     <span class="n">rt2500pci_init_bbp</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_disable_radio</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable power</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PWRCSR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			       <span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">reg2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">put_to_sleep</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">bbp_state</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">rf_state</span><span class="p">;</span>

	<span class="n">put_to_sleep</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">!=</span> <span class="n">STATE_AWAKE</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PWRCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PWRCSR1_SET_STATE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PWRCSR1_BBP_DESIRE_STATE</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PWRCSR1_RF_DESIRE_STATE</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">PWRCSR1_PUT_TO_SLEEP</span><span class="p">,</span> <span class="n">put_to_sleep</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PWRCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Device is not guaranteed to be in the requested state yet.</span>
<span class="cm">	 * We must wait until the register indicates that the</span>
<span class="cm">	 * device has entered the correct state.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">REGISTER_BUSY_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PWRCSR1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg2</span><span class="p">);</span>
		<span class="n">bbp_state</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg2</span><span class="p">,</span> <span class="n">PWRCSR1_BBP_CURR_STATE</span><span class="p">);</span>
		<span class="n">rf_state</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg2</span><span class="p">,</span> <span class="n">PWRCSR1_RF_CURR_STATE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bbp_state</span> <span class="o">==</span> <span class="n">state</span> <span class="o">&amp;&amp;</span> <span class="n">rf_state</span> <span class="o">==</span> <span class="n">state</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">PWRCSR1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_set_device_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
				      <span class="k">enum</span> <span class="n">dev_state</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">STATE_RADIO_ON</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">rt2500pci_enable_radio</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_RADIO_OFF</span>:
		<span class="n">rt2500pci_disable_radio</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_RADIO_IRQ_ON</span>:
	<span class="k">case</span> <span class="n">STATE_RADIO_IRQ_OFF</span>:
		<span class="n">rt2500pci_toggle_irq</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_DEEP_SLEEP</span>:
	<span class="k">case</span> <span class="n">STATE_SLEEP</span>:
	<span class="k">case</span> <span class="n">STATE_STANDBY</span>:
	<span class="k">case</span> <span class="n">STATE_AWAKE</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">rt2500pci_set_state</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOTSUPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">retval</span><span class="p">))</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Device failed to enter state %d (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		      <span class="n">state</span><span class="p">,</span> <span class="n">retval</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * TX descriptor initialization</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_write_tx_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">txentry_desc</span> <span class="o">*</span><span class="n">txdesc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">skb_frame_desc</span> <span class="o">*</span><span class="n">skbdesc</span> <span class="o">=</span> <span class="n">get_skb_frame_desc</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start writing the descriptor words.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W1_BUFFER_ADDRESS</span><span class="p">,</span> <span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">skb_dma</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_IV_OFFSET</span><span class="p">,</span> <span class="n">IEEE80211_HEADER</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_AIFS</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">aifs</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_CWMIN</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_min</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W2_CWMAX</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">cw_max</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W3_PLCP_SIGNAL</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">signal</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W3_PLCP_SERVICE</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">service</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W3_PLCP_LENGTH_LOW</span><span class="p">,</span>
			   <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">length_low</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W3_PLCP_LENGTH_HIGH</span><span class="p">,</span>
			   <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">length_high</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W10_RTS</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_RTS_FRAME</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Writing TXD word 0 must the last to prevent a race condition with</span>
<span class="cm">	 * the device, whereby the device may take hold of the TXD before we</span>
<span class="cm">	 * finished updating it.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_MORE_FRAG</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_MORE_FRAG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_ACK</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_ACK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_TIMESTAMP</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_REQ_TIMESTAMP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OFDM</span><span class="p">,</span>
			   <span class="p">(</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">rate_mode</span> <span class="o">==</span> <span class="n">RATE_MODE_OFDM</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_CIPHER_OWNER</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_IFS</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">plcp</span><span class="p">.</span><span class="n">ifs</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_RETRY_MODE</span><span class="p">,</span>
			   <span class="n">test_bit</span><span class="p">(</span><span class="n">ENTRY_TXD_RETRY_MODE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">));</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_DATABYTE_COUNT</span><span class="p">,</span> <span class="n">txdesc</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_CIPHER_ALG</span><span class="p">,</span> <span class="n">CIPHER_NONE</span><span class="p">);</span>
	<span class="n">rt2x00_desc_write</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Register descriptor details in skb frame descriptor.</span>
<span class="cm">	 */</span>
	<span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="n">txd</span><span class="p">;</span>
	<span class="n">skbdesc</span><span class="o">-&gt;</span><span class="n">desc_len</span> <span class="o">=</span> <span class="n">TXD_DESC_SIZE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * TX data initialization</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_write_beacon</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">txentry_desc</span> <span class="o">*</span><span class="n">txdesc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable beaconing while we are reloading the beacon data,</span>
<span class="cm">	 * otherwise we might be sending out invalid data.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_BEACON_GEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">rt2x00queue_map_txskb</span><span class="p">(</span><span class="n">entry</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Write the TX descriptor for the beacon.</span>
<span class="cm">	 */</span>
	<span class="n">rt2500pci_write_tx_desc</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">txdesc</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Dump beacon to userspace through debugfs.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00debug_dump_frame</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">DUMP_FRAME_BEACON</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable beaconing again.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR14_BEACON_GEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR14</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * RX control handlers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_fill_rxdone</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">rxdone_entry_desc</span> <span class="o">*</span><span class="n">rxdesc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word2</span><span class="p">;</span>

	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word0</span><span class="p">);</span>
	<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_CRC_ERROR</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_FAILED_FCS_CRC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_PHYSICAL_ERROR</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RX_FLAG_FAILED_PLCP_CRC</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Obtain the status about this packet.</span>
<span class="cm">	 * When frame was received with an OFDM bitrate,</span>
<span class="cm">	 * the signal is the PLCP value. If it was received with</span>
<span class="cm">	 * a CCK bitrate the signal is the rate in 100kbit/s.</span>
<span class="cm">	 */</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">signal</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word2</span><span class="p">,</span> <span class="n">RXD_W2_SIGNAL</span><span class="p">);</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">rssi</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word2</span><span class="p">,</span> <span class="n">RXD_W2_RSSI</span><span class="p">)</span> <span class="o">-</span>
	    <span class="n">entry</span><span class="o">-&gt;</span><span class="n">queue</span><span class="o">-&gt;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rssi_offset</span><span class="p">;</span>
	<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_DATABYTE_COUNT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_OFDM</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_SIGNAL_PLCP</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_SIGNAL_BITRATE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word0</span><span class="p">,</span> <span class="n">RXD_W0_MY_BSS</span><span class="p">))</span>
		<span class="n">rxdesc</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">RXDONE_MY_BSS</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_txdone</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
			     <span class="k">const</span> <span class="k">enum</span> <span class="n">data_queue_qid</span> <span class="n">queue_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">data_queue</span> <span class="o">*</span><span class="n">queue</span> <span class="o">=</span> <span class="n">rt2x00queue_get_tx_queue</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">queue_idx</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">queue_entry_priv_pci</span> <span class="o">*</span><span class="n">entry_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">queue_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">txdone_entry_desc</span> <span class="n">txdesc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00queue_empty</span><span class="p">(</span><span class="n">queue</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">entry</span> <span class="o">=</span> <span class="n">rt2x00queue_get_entry</span><span class="p">(</span><span class="n">queue</span><span class="p">,</span> <span class="n">Q_INDEX_DONE</span><span class="p">);</span>
		<span class="n">entry_priv</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">priv_data</span><span class="p">;</span>
		<span class="n">rt2x00_desc_read</span><span class="p">(</span><span class="n">entry_priv</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_OWNER_NIC</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_VALID</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Obtain the status about this packet.</span>
<span class="cm">		 */</span>
		<span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_RESULT</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* Success */</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* Success with retry */</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_SUCCESS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="cm">/* Failure, excessive retries */</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_EXCESSIVE_RETRY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>
			<span class="cm">/* Don&#39;t break, this is a failed frame! */</span>
		<span class="nl">default:</span> <span class="cm">/* Failure */</span>
			<span class="n">__set_bit</span><span class="p">(</span><span class="n">TXDONE_FAILURE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">.</span><span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">txdesc</span><span class="p">.</span><span class="n">retry</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">word</span><span class="p">,</span> <span class="n">TXD_W0_RETRY_COUNT</span><span class="p">);</span>

		<span class="n">rt2x00lib_txdone</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txdesc</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rt2500pci_enable_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">,</span>
					      <span class="k">struct</span> <span class="n">rt2x00_field32</span> <span class="n">irq_field</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable a single interrupt. The interrupt mask register</span>
<span class="cm">	 * access needs locking.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">irq_field</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_txstatus_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle all tx queues.</span>
<span class="cm">	 */</span>
	<span class="n">rt2500pci_txdone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">QID_ATIM</span><span class="p">);</span>
	<span class="n">rt2500pci_txdone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">QID_AC_VO</span><span class="p">);</span>
	<span class="n">rt2500pci_txdone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">QID_AC_VI</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable all TXDONE interrupts again.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

		<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TXDONE_TXRING</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TXDONE_ATIMRING</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR8_TXDONE_PRIORING</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_tbtt_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="n">rt2x00lib_beacondone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">rt2500pci_enable_interrupt</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8_TBCN_EXPIRE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rt2500pci_rxdone_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00pci_rxdone</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rxdone_tasklet</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">rt2500pci_enable_interrupt</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8_RXDONE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">rt2500pci_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Get the interrupt sources &amp; saved to local variable.</span>
<span class="cm">	 * Write register value back to clear pending interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR7</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR7</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">DEVICE_STATE_ENABLED_RADIO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Schedule tasklets for interrupt handling.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR7_TBCN_EXPIRE</span><span class="p">))</span>
		<span class="n">tasklet_hi_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">tbtt_tasklet</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR7_RXDONE</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rxdone_tasklet</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR7_TXDONE_ATIMRING</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR7_TXDONE_PRIORING</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR7_TXDONE_TXRING</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">txstatus_tasklet</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Mask out all txdone interrupts.</span>
<span class="cm">		 */</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mask</span><span class="p">,</span> <span class="n">CSR8_TXDONE_TXRING</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mask</span><span class="p">,</span> <span class="n">CSR8_TXDONE_ATIMRING</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">rt2x00_set_field32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mask</span><span class="p">,</span> <span class="n">CSR8_TXDONE_PRIORING</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable all interrupts for which a tasklet was scheduled right now,</span>
<span class="cm">	 * the tasklet will reenable the appropriate interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR8</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Device probe functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_validate_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">eeprom_93cx6</span> <span class="n">eeprom</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">word</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">mac</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR21</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">eeprom</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">rt2x00dev</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">register_read</span> <span class="o">=</span> <span class="n">rt2500pci_eepromregister_read</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">register_write</span> <span class="o">=</span> <span class="n">rt2500pci_eepromregister_write</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">width</span> <span class="o">=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR21_TYPE_93C46</span><span class="p">)</span> <span class="o">?</span>
	    <span class="n">PCI_EEPROM_WIDTH_93C46</span> <span class="o">:</span> <span class="n">PCI_EEPROM_WIDTH_93C66</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_data_in</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_data_out</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_data_clock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eeprom</span><span class="p">.</span><span class="n">reg_chip_select</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">eeprom_93cx6_multiread</span><span class="p">(</span><span class="o">&amp;</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_BASE</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">eeprom</span><span class="p">,</span>
			       <span class="n">EEPROM_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Start validation of the data that has been read.</span>
<span class="cm">	 */</span>
	<span class="n">mac</span> <span class="o">=</span> <span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_MAC_ADDR_0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_valid_ether_addr</span><span class="p">(</span><span class="n">mac</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">random_ether_addr</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;MAC: %pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mac</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_NUM</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_TX_DEFAULT</span><span class="p">,</span>
				   <span class="n">ANTENNA_SW_DIVERSITY</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RX_DEFAULT</span><span class="p">,</span>
				   <span class="n">ANTENNA_SW_DIVERSITY</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_LED_MODE</span><span class="p">,</span>
				   <span class="n">LED_MODE_DEFAULT</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_DYN_TXAGC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_HARDWARE_RADIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RF_TYPE</span><span class="p">,</span> <span class="n">RF2522</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Antenna: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_NIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_CARDBUS_ACCEL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_DYN_BBP_TUNE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_NIC_CCK_TX_POWER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_NIC</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;NIC: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_CALIBRATE_OFFSET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">word</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rt2x00_set_field16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">word</span><span class="p">,</span> <span class="n">EEPROM_CALIBRATE_OFFSET_RSSI</span><span class="p">,</span>
				   <span class="n">DEFAULT_RSSI_OFFSET</span><span class="p">);</span>
		<span class="n">rt2x00_eeprom_write</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_CALIBRATE_OFFSET</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
		<span class="n">EEPROM</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Calibrate offset: 0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">word</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_init_eeprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eeprom</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read EEPROM word for configuration.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Identify RF chipset.</span>
<span class="cm">	 */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RF_TYPE</span><span class="p">);</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">rt2x00_set_chip</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RT2560</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span>
			<span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR0_REVISION</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2522</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2523</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2524</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525E</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5222</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ERROR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="s">&quot;Invalid RF chipset detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Identify default antenna configuration.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">tx</span> <span class="o">=</span>
	    <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_TX_DEFAULT</span><span class="p">);</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">default_ant</span><span class="p">.</span><span class="n">rx</span> <span class="o">=</span>
	    <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_RX_DEFAULT</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Store led mode, for correct led behaviour.</span>
<span class="cm">	 */</span>
<span class="cp">#ifdef CONFIG_RT2X00_LIB_LEDS</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_LED_MODE</span><span class="p">);</span>

	<span class="n">rt2500pci_init_led</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_radio</span><span class="p">,</span> <span class="n">LED_TYPE_RADIO</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">LED_MODE_TXRX_ACTIVITY</span> <span class="o">||</span>
	    <span class="n">value</span> <span class="o">==</span> <span class="n">LED_MODE_DEFAULT</span> <span class="o">||</span>
	    <span class="n">value</span> <span class="o">==</span> <span class="n">LED_MODE_ASUS</span><span class="p">)</span>
		<span class="n">rt2500pci_init_led</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">led_qual</span><span class="p">,</span>
				   <span class="n">LED_TYPE_ACTIVITY</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_LEDS */</span><span class="cp"></span>

	<span class="cm">/*</span>
<span class="cm">	 * Detect if this device has an hardware controlled radio.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_ANTENNA_HARDWARE_RADIO</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_HW_BUTTON</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check if the BBP tuning should be enabled.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_NIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_NIC_DYN_BBP_TUNE</span><span class="p">))</span>
		<span class="n">__set_bit</span><span class="p">(</span><span class="n">CAPABILITY_LINK_TUNING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the RSSI &lt;-&gt; dBm offset information.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00_eeprom_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_CALIBRATE_OFFSET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eeprom</span><span class="p">);</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rssi_offset</span> <span class="o">=</span>
	    <span class="n">rt2x00_get_field16</span><span class="p">(</span><span class="n">eeprom</span><span class="p">,</span> <span class="n">EEPROM_CALIBRATE_OFFSET_RSSI</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF2522</span>
<span class="cm"> * Supports: 2.4 GHz</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_bg_2522</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c1fda</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c1fee</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c2002</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c2016</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c202a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c203e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c2052</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c2066</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c207a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c208e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c20a2</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c20b6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c20ca</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00002050</span><span class="p">,</span> <span class="mh">0x000c20fa</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF2523</span>
<span class="cm"> * Supports: 2.4 GHz</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_bg_2523</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000c9e</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000ca2</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000ca6</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000caa</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000cae</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000cb2</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000cb6</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000cba</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000cbe</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000d02</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000d06</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000d0a</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000d0e</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00000d1a</span><span class="p">,</span> <span class="mh">0x000e0111</span><span class="p">,</span> <span class="mh">0x00000a03</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF2524</span>
<span class="cm"> * Supports: 2.4 GHz</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_bg_2524</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000c9e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000ca2</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000ca6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000caa</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000cae</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000cb2</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000cb6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000cba</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000cbe</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000d02</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000d06</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000d0a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000d0e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00032020</span><span class="p">,</span> <span class="mh">0x00000d1a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a03</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF2525</span>
<span class="cm"> * Supports: 2.4 GHz</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_bg_2525</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080c9e</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080ca2</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080ca6</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080caa</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080cae</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080cb2</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080cb6</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080cba</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080cbe</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080d02</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080d06</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080d0a</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080d0e</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00080d1a</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a03</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF2525e</span>
<span class="cm"> * Supports: 2.4 GHz</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_bg_2525e</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00081136</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0008113a</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0008113e</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00081182</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00081186</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0008118a</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0008118e</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00081192</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00081196</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0008119a</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0008119e</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000811a2</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000811a6</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000811ae</span><span class="p">,</span> <span class="mh">0x00060111</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RF value list for RF5222</span>
<span class="cm"> * Supports: 2.4 GHz &amp; 5.2 GHz</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rf_channel</span> <span class="n">rf_vals_5222</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00001136</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0000113a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0000113e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00001182</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00001186</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0000118a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0000118e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00001192</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x00001196</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0000119a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x0000119e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000011a2</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000011a6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0b</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000011ae</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1b</span> <span class="p">},</span>

	<span class="cm">/* 802.11 UNI / HyperLan 2 */</span>
	<span class="p">{</span> <span class="mi">36</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00018896</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">40</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0001889a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">44</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0001889e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">48</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x000188a2</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">52</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x000188a6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">66</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x000188aa</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">60</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x000188ae</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">64</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x000188b2</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a1f</span> <span class="p">},</span>

	<span class="cm">/* 802.11 HyperLan 2 */</span>
	<span class="p">{</span> <span class="mi">100</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00008802</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00008806</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">108</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0000880a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">112</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0000880e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">116</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00008812</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">120</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00008816</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">124</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0000881a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">128</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0000881e</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">132</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00008822</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">136</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x00008826</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>

	<span class="cm">/* 802.11 UNII */</span>
	<span class="p">{</span> <span class="mi">140</span><span class="p">,</span> <span class="mh">0x00022010</span><span class="p">,</span> <span class="mh">0x0000882a</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a0f</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">149</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000090a6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a07</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">153</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000090ae</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a07</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">157</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000090b6</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a07</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">161</span><span class="p">,</span> <span class="mh">0x00022020</span><span class="p">,</span> <span class="mh">0x000090be</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="mh">0x00000a07</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_probe_hw_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_mode_spec</span> <span class="o">*</span><span class="n">spec</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">spec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">channel_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">tx_power</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize all hw fields.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING</span> <span class="o">|</span>
			       <span class="n">IEEE80211_HW_SIGNAL_DBM</span> <span class="o">|</span>
			       <span class="n">IEEE80211_HW_SUPPORTS_PS</span> <span class="o">|</span>
			       <span class="n">IEEE80211_HW_PS_NULLFUNC_STACK</span><span class="p">;</span>

	<span class="n">SET_IEEE80211_DEV</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">SET_IEEE80211_PERM_ADDR</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span>
						   <span class="n">EEPROM_MAC_ADDR_0</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize hw_mode information.</span>
<span class="cm">	 */</span>
	<span class="n">spec</span><span class="o">-&gt;</span><span class="n">supported_bands</span> <span class="o">=</span> <span class="n">SUPPORT_BAND_2GHZ</span><span class="p">;</span>
	<span class="n">spec</span><span class="o">-&gt;</span><span class="n">supported_rates</span> <span class="o">=</span> <span class="n">SUPPORT_RATE_CCK</span> <span class="o">|</span> <span class="n">SUPPORT_RATE_OFDM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2522</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_bg_2522</span><span class="p">);</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_bg_2522</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2523</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_bg_2523</span><span class="p">);</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_bg_2523</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2524</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_bg_2524</span><span class="p">);</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_bg_2524</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_bg_2525</span><span class="p">);</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_bg_2525</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF2525E</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_bg_2525e</span><span class="p">);</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_bg_2525e</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rt2x00_rf</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">RF5222</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">supported_bands</span> <span class="o">|=</span> <span class="n">SUPPORT_BAND_5GHZ</span><span class="p">;</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rf_vals_5222</span><span class="p">);</span>
		<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">rf_vals_5222</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Create channel information array</span>
<span class="cm">	 */</span>
	<span class="n">info</span> <span class="o">=</span> <span class="n">kcalloc</span><span class="p">(</span><span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">spec</span><span class="o">-&gt;</span><span class="n">channels_info</span> <span class="o">=</span> <span class="n">info</span><span class="p">;</span>

	<span class="n">tx_power</span> <span class="o">=</span> <span class="n">rt2x00_eeprom_addr</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">EEPROM_TXPOWER_START</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">14</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">max_power</span> <span class="o">=</span> <span class="n">MAX_TXPOWER</span><span class="p">;</span>
		<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">default_power1</span> <span class="o">=</span> <span class="n">TXPOWER_FROM_DEV</span><span class="p">(</span><span class="n">tx_power</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">spec</span><span class="o">-&gt;</span><span class="n">num_channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">max_power</span> <span class="o">=</span> <span class="n">MAX_TXPOWER</span><span class="p">;</span>
			<span class="n">info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">default_power1</span> <span class="o">=</span> <span class="n">DEFAULT_TXPOWER</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_probe_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate eeprom data.</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt2500pci_validate_eeprom</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt2500pci_init_eeprom</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize hw specifications.</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">rt2500pci_probe_hw_mode</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This device requires the atim queue and DMA-mapped skbs.</span>
<span class="cm">	 */</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">REQUIRE_ATIM_QUEUE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">REQUIRE_DMA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">REQUIRE_SW_SEQNO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">cap_flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the rssi offset.</span>
<span class="cm">	 */</span>
	<span class="n">rt2x00dev</span><span class="o">-&gt;</span><span class="n">rssi_offset</span> <span class="o">=</span> <span class="n">DEFAULT_RSSI_OFFSET</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IEEE80211 stack callback functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">rt2500pci_get_tsf</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">ieee80211_vif</span> <span class="o">*</span><span class="n">vif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tsf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR17</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">tsf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR17_HIGH_TSFTIMER</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR16</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">tsf</span> <span class="o">|=</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR16_LOW_TSFTIMER</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">tsf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_tx_last_beacon</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rt2x00_dev</span> <span class="o">*</span><span class="n">rt2x00dev</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">rt2x00pci_register_read</span><span class="p">(</span><span class="n">rt2x00dev</span><span class="p">,</span> <span class="n">CSR15</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rt2x00_get_field32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CSR15_BEACON_SENT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ieee80211_ops</span> <span class="n">rt2500pci_mac80211_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">tx</span>			<span class="o">=</span> <span class="n">rt2x00mac_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">rt2x00mac_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">rt2x00mac_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_interface</span>		<span class="o">=</span> <span class="n">rt2x00mac_add_interface</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_interface</span>	<span class="o">=</span> <span class="n">rt2x00mac_remove_interface</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config</span>			<span class="o">=</span> <span class="n">rt2x00mac_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure_filter</span>	<span class="o">=</span> <span class="n">rt2x00mac_configure_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_scan_start</span>		<span class="o">=</span> <span class="n">rt2x00mac_sw_scan_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sw_scan_complete</span>	<span class="o">=</span> <span class="n">rt2x00mac_sw_scan_complete</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_stats</span>		<span class="o">=</span> <span class="n">rt2x00mac_get_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bss_info_changed</span>	<span class="o">=</span> <span class="n">rt2x00mac_bss_info_changed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">conf_tx</span>		<span class="o">=</span> <span class="n">rt2x00mac_conf_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_tsf</span>		<span class="o">=</span> <span class="n">rt2500pci_get_tsf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_last_beacon</span>		<span class="o">=</span> <span class="n">rt2500pci_tx_last_beacon</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rfkill_poll</span>		<span class="o">=</span> <span class="n">rt2x00mac_rfkill_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flush</span>			<span class="o">=</span> <span class="n">rt2x00mac_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_antenna</span>		<span class="o">=</span> <span class="n">rt2x00mac_set_antenna</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_antenna</span>		<span class="o">=</span> <span class="n">rt2x00mac_get_antenna</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ringparam</span>		<span class="o">=</span> <span class="n">rt2x00mac_get_ringparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_frames_pending</span>	<span class="o">=</span> <span class="n">rt2x00mac_tx_frames_pending</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rt2x00lib_ops</span> <span class="n">rt2500pci_rt2x00_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq_handler</span>		<span class="o">=</span> <span class="n">rt2500pci_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">txstatus_tasklet</span>	<span class="o">=</span> <span class="n">rt2500pci_txstatus_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tbtt_tasklet</span>		<span class="o">=</span> <span class="n">rt2500pci_tbtt_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rxdone_tasklet</span>		<span class="o">=</span> <span class="n">rt2500pci_rxdone_tasklet</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe_hw</span>		<span class="o">=</span> <span class="n">rt2500pci_probe_hw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">initialize</span>		<span class="o">=</span> <span class="n">rt2x00pci_initialize</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uninitialize</span>		<span class="o">=</span> <span class="n">rt2x00pci_uninitialize</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_entry_state</span>	<span class="o">=</span> <span class="n">rt2500pci_get_entry_state</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clear_entry</span>		<span class="o">=</span> <span class="n">rt2500pci_clear_entry</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_device_state</span>	<span class="o">=</span> <span class="n">rt2500pci_set_device_state</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rfkill_poll</span>		<span class="o">=</span> <span class="n">rt2500pci_rfkill_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">link_stats</span>		<span class="o">=</span> <span class="n">rt2500pci_link_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset_tuner</span>		<span class="o">=</span> <span class="n">rt2500pci_reset_tuner</span><span class="p">,</span>
	<span class="p">.</span><span class="n">link_tuner</span>		<span class="o">=</span> <span class="n">rt2500pci_link_tuner</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_queue</span>		<span class="o">=</span> <span class="n">rt2500pci_start_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick_queue</span>		<span class="o">=</span> <span class="n">rt2500pci_kick_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_queue</span>		<span class="o">=</span> <span class="n">rt2500pci_stop_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flush_queue</span>		<span class="o">=</span> <span class="n">rt2x00pci_flush_queue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_tx_desc</span>		<span class="o">=</span> <span class="n">rt2500pci_write_tx_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_beacon</span>		<span class="o">=</span> <span class="n">rt2500pci_write_beacon</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_rxdone</span>		<span class="o">=</span> <span class="n">rt2500pci_fill_rxdone</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_filter</span>		<span class="o">=</span> <span class="n">rt2500pci_config_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_intf</span>		<span class="o">=</span> <span class="n">rt2500pci_config_intf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_erp</span>		<span class="o">=</span> <span class="n">rt2500pci_config_erp</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_ant</span>		<span class="o">=</span> <span class="n">rt2500pci_config_ant</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config</span>			<span class="o">=</span> <span class="n">rt2500pci_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt2500pci_queue_rx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="n">DATA_FRAME_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">RXD_DESC_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt2500pci_queue_tx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="n">DATA_FRAME_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">TXD_DESC_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt2500pci_queue_bcn</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="n">MGMT_FRAME_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">TXD_DESC_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">data_queue_desc</span> <span class="n">rt2500pci_queue_atim</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">entry_num</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_size</span>		<span class="o">=</span> <span class="n">DATA_FRAME_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">desc_size</span>		<span class="o">=</span> <span class="n">TXD_DESC_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">queue_entry_priv_pci</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rt2x00_ops</span> <span class="n">rt2500pci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">KBUILD_MODNAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_sta_intf</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_ap_intf</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">eeprom_size</span>		<span class="o">=</span> <span class="n">EEPROM_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rf_size</span>		<span class="o">=</span> <span class="n">RF_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_queues</span>		<span class="o">=</span> <span class="n">NUM_TX_QUEUES</span><span class="p">,</span>
	<span class="p">.</span><span class="n">extra_tx_headroom</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rx</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_queue_rx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_queue_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bcn</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_queue_bcn</span><span class="p">,</span>
	<span class="p">.</span><span class="n">atim</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_queue_atim</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lib</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_rt2x00_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_mac80211_ops</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_RT2X00_LIB_DEBUGFS</span>
	<span class="p">.</span><span class="n">debugfs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">rt2500pci_rt2x00debug</span><span class="p">,</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_RT2X00_LIB_DEBUGFS */</span><span class="cp"></span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * RT2500pci module information.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">rt2500pci_device_table</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="mh">0x1814</span><span class="p">,</span> <span class="mh">0x0201</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="n">DRV_PROJECT</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Ralink RT2500 PCI &amp; PCMCIA Wireless LAN driver.&quot;</span><span class="p">);</span>
<span class="n">MODULE_SUPPORTED_DEVICE</span><span class="p">(</span><span class="s">&quot;Ralink RT2560 PCI &amp; PCMCIA chipset based cards&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">rt2500pci_device_table</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rt2500pci_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span><span class="p">,</span>
			   <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">rt2x00pci_probe</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rt2500pci_ops</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">rt2500pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">KBUILD_MODNAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">rt2500pci_device_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">rt2500pci_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">rt2x00pci_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">rt2x00pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">rt2x00pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_pci_driver</span><span class="p">(</span><span class="n">rt2500pci_driver</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
