// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package cache_wrapper_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 4;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    struct packed {
      logic [15:0] q;
    } setting;
    struct packed {
      logic        q;
    } rst;
    struct packed {
      logic        q;
    } en;
  } cache_wrapper_reg2hw_ctrl_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        re;
    } empty;
    struct packed {
      logic        q;
      logic        re;
    } full;
  } cache_wrapper_reg2hw_status_reg_t;

  typedef struct packed {
    logic [7:0]  q;
    logic        re;
  } cache_wrapper_reg2hw_rdata_reg_t;

  typedef struct packed {
    logic [7:0]  q;
    logic        qe;
  } cache_wrapper_reg2hw_wdata_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
    } full;
    struct packed {
      logic        d;
    } empty;
  } cache_wrapper_hw2reg_status_reg_t;

  typedef struct packed {
    logic [7:0]  d;
  } cache_wrapper_hw2reg_rdata_reg_t;

  // Register -> HW type
  typedef struct packed {
    cache_wrapper_reg2hw_ctrl_reg_t ctrl; // [39:22]
    cache_wrapper_reg2hw_status_reg_t status; // [21:18]
    cache_wrapper_reg2hw_rdata_reg_t rdata; // [17:9]
    cache_wrapper_reg2hw_wdata_reg_t wdata; // [8:0]
  } cache_wrapper_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    cache_wrapper_hw2reg_status_reg_t status; // [9:8]
    cache_wrapper_hw2reg_rdata_reg_t rdata; // [7:0]
  } cache_wrapper_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] CACHE_WRAPPER_CTRL_OFFSET = 4'h 0;
  parameter logic [BlockAw-1:0] CACHE_WRAPPER_STATUS_OFFSET = 4'h 4;
  parameter logic [BlockAw-1:0] CACHE_WRAPPER_RDATA_OFFSET = 4'h 8;
  parameter logic [BlockAw-1:0] CACHE_WRAPPER_WDATA_OFFSET = 4'h c;

  // Reset values for hwext registers and their fields
  parameter logic [1:0] CACHE_WRAPPER_STATUS_RESVAL = 2'h 0;
  parameter logic [7:0] CACHE_WRAPPER_RDATA_RESVAL = 8'h 0;

  // Register index
  typedef enum int {
    CACHE_WRAPPER_CTRL,
    CACHE_WRAPPER_STATUS,
    CACHE_WRAPPER_RDATA,
    CACHE_WRAPPER_WDATA
  } cache_wrapper_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] CACHE_WRAPPER_PERMIT [4] = '{
    4'b 1111, // index[0] CACHE_WRAPPER_CTRL
    4'b 0001, // index[1] CACHE_WRAPPER_STATUS
    4'b 0001, // index[2] CACHE_WRAPPER_RDATA
    4'b 0001  // index[3] CACHE_WRAPPER_WDATA
  };

endpackage
