{
  "module_name": "clk-mt8188-vpp1.c",
  "hash_id": "0a32769906603050b705ae5599d764210ad815b35d3ebc6051979f3918429ca3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-vpp1.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs vpp1_0_cg_regs = {\n\t.set_ofs = 0x104,\n\t.clr_ofs = 0x108,\n\t.sta_ofs = 0x100,\n};\n\nstatic const struct mtk_gate_regs vpp1_1_cg_regs = {\n\t.set_ofs = 0x114,\n\t.clr_ofs = 0x118,\n\t.sta_ofs = 0x110,\n};\n\n#define GATE_VPP1_0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vpp1_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_VPP1_1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vpp1_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate vpp1_clks[] = {\n\t \n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_OVL, \"vpp1_svpp1_mdp_ovl\", \"top_vpp\", 0),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_TCC, \"vpp1_svpp1_mdp_tcc\", \"top_vpp\", 1),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_WROT, \"vpp1_svpp1_mdp_wrot\", \"top_vpp\", 2),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_VPP_PAD, \"vpp1_svpp1_vpp_pad\", \"top_vpp\", 3),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_MDP_WROT, \"vpp1_svpp2_mdp_wrot\", \"top_vpp\", 4),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_VPP_PAD, \"vpp1_svpp2_vpp_pad\", \"top_vpp\", 5),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_MDP_WROT, \"vpp1_svpp3_mdp_wrot\", \"top_vpp\", 6),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_VPP_PAD, \"vpp1_svpp3_vpp_pad\", \"top_vpp\", 7),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_RDMA, \"vpp1_svpp1_mdp_rdma\", \"top_vpp\", 8),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_FG, \"vpp1_svpp1_mdp_fg\", \"top_vpp\", 9),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_MDP_RDMA, \"vpp1_svpp2_mdp_rdma\", \"top_vpp\", 10),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_MDP_FG, \"vpp1_svpp2_mdp_fg\", \"top_vpp\", 11),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_MDP_RDMA, \"vpp1_svpp3_mdp_rdma\", \"top_vpp\", 12),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_MDP_FG, \"vpp1_svpp3_mdp_fg\", \"top_vpp\", 13),\n\tGATE_VPP1_0(CLK_VPP1_VPP_SPLIT, \"vpp1_vpp_split\", \"top_vpp\", 14),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_VDO0_DL_RELAY, \"vpp1_svpp2_vdo0_dl_relay\", \"top_vpp\", 15),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_RSZ, \"vpp1_svpp1_mdp_rsz\", \"top_vpp\", 16),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_TDSHP, \"vpp1_svpp1_mdp_tdshp\", \"top_vpp\", 17),\n\tGATE_VPP1_0(CLK_VPP1_SVPP1_MDP_COLOR, \"vpp1_svpp1_mdp_color\", \"top_vpp\", 18),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_VDO1_DL_RELAY, \"vpp1_svpp3_vdo1_dl_relay\", \"top_vpp\", 19),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_MDP_RSZ, \"vpp1_svpp2_mdp_rsz\", \"top_vpp\", 20),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_VPP_MERGE, \"vpp1_svpp2_vpp_merge\", \"top_vpp\", 21),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_MDP_TDSHP, \"vpp1_svpp2_mdp_tdshp\", \"top_vpp\", 22),\n\tGATE_VPP1_0(CLK_VPP1_SVPP2_MDP_COLOR, \"vpp1_svpp2_mdp_color\", \"top_vpp\", 23),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_MDP_RSZ, \"vpp1_svpp3_mdp_rsz\", \"top_vpp\", 24),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_VPP_MERGE, \"vpp1_svpp3_vpp_merge\", \"top_vpp\", 25),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_MDP_TDSHP, \"vpp1_svpp3_mdp_tdshp\", \"top_vpp\", 26),\n\tGATE_VPP1_0(CLK_VPP1_SVPP3_MDP_COLOR, \"vpp1_svpp3_mdp_color\", \"top_vpp\", 27),\n\tGATE_VPP1_0(CLK_VPP1_GALS5, \"vpp1_gals5\", \"top_vpp\", 28),\n\tGATE_VPP1_0(CLK_VPP1_GALS6, \"vpp1_gals6\", \"top_vpp\", 29),\n\tGATE_VPP1_0(CLK_VPP1_LARB5, \"vpp1_larb5\", \"top_vpp\", 30),\n\tGATE_VPP1_0(CLK_VPP1_LARB6, \"vpp1_larb6\", \"top_vpp\", 31),\n\t \n\tGATE_VPP1_1(CLK_VPP1_SVPP1_MDP_HDR, \"vpp1_svpp1_mdp_hdr\", \"top_vpp\", 0),\n\tGATE_VPP1_1(CLK_VPP1_SVPP1_MDP_AAL, \"vpp1_svpp1_mdp_aal\", \"top_vpp\", 1),\n\tGATE_VPP1_1(CLK_VPP1_SVPP2_MDP_HDR, \"vpp1_svpp2_mdp_hdr\", \"top_vpp\", 2),\n\tGATE_VPP1_1(CLK_VPP1_SVPP2_MDP_AAL, \"vpp1_svpp2_mdp_aal\", \"top_vpp\", 3),\n\tGATE_VPP1_1(CLK_VPP1_SVPP3_MDP_HDR, \"vpp1_svpp3_mdp_hdr\", \"top_vpp\", 4),\n\tGATE_VPP1_1(CLK_VPP1_SVPP3_MDP_AAL, \"vpp1_svpp3_mdp_aal\", \"top_vpp\", 5),\n\tGATE_VPP1_1(CLK_VPP1_DISP_MUTEX, \"vpp1_disp_mutex\", \"top_vpp\", 7),\n\tGATE_VPP1_1(CLK_VPP1_SVPP2_VDO1_DL_RELAY, \"vpp1_svpp2_vdo1_dl_relay\", \"top_vpp\", 8),\n\tGATE_VPP1_1(CLK_VPP1_SVPP3_VDO0_DL_RELAY, \"vpp1_svpp3_vdo0_dl_relay\", \"top_vpp\", 9),\n\tGATE_VPP1_1(CLK_VPP1_VPP0_DL_ASYNC, \"vpp1_vpp0_dl_async\", \"top_vpp\", 10),\n\tGATE_VPP1_1(CLK_VPP1_VPP0_DL1_RELAY, \"vpp1_vpp0_dl1_relay\", \"top_vpp\", 11),\n\tGATE_VPP1_1(CLK_VPP1_LARB5_FAKE_ENG, \"vpp1_larb5_fake_eng\", \"top_vpp\", 12),\n\tGATE_VPP1_1(CLK_VPP1_LARB6_FAKE_ENG, \"vpp1_larb6_fake_eng\", \"top_vpp\", 13),\n\tGATE_VPP1_1(CLK_VPP1_HDMI_META, \"vpp1_hdmi_meta\", \"top_vpp\", 16),\n\tGATE_VPP1_1(CLK_VPP1_VPP_SPLIT_HDMI, \"vpp1_vpp_split_hdmi\", \"top_vpp\", 17),\n\tGATE_VPP1_1(CLK_VPP1_DGI_IN, \"vpp1_dgi_in\", \"top_vpp\", 18),\n\tGATE_VPP1_1(CLK_VPP1_DGI_OUT, \"vpp1_dgi_out\", \"top_vpp\", 19),\n\tGATE_VPP1_1(CLK_VPP1_VPP_SPLIT_DGI, \"vpp1_vpp_split_dgi\", \"top_vpp\", 20),\n\tGATE_VPP1_1(CLK_VPP1_DL_CON_OCC, \"vpp1_dl_con_occ\", \"top_vpp\", 21),\n\tGATE_VPP1_1(CLK_VPP1_VPP_SPLIT_26M, \"vpp1_vpp_split_26m\", \"top_vpp\", 26),\n};\n\nstatic const struct mtk_clk_desc vpp1_desc = {\n\t.clks = vpp1_clks,\n\t.num_clks = ARRAY_SIZE(vpp1_clks),\n};\n\nstatic const struct platform_device_id clk_mt8188_vpp1_id_table[] = {\n\t{ .name = \"clk-mt8188-vpp1\", .driver_data = (kernel_ulong_t)&vpp1_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8188_vpp1_id_table);\n\nstatic struct platform_driver clk_mt8188_vpp1_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-vpp1\",\n\t},\n\t.id_table = clk_mt8188_vpp1_id_table,\n};\nmodule_platform_driver(clk_mt8188_vpp1_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}