ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB87:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  36:Core/Src/main.c **** #define TIME_GAME 60
  37:Core/Src/main.c **** #define BUFFER_SIZE 10
  38:Core/Src/main.c **** #define PI 3
  39:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  40:Core/Src/main.c **** #define SEED 1234
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** // Define pour le MP3 - a utilise avec la fonction void play_track(uint8_t track_nb);
  43:Core/Src/main.c **** // Corresponds à la position de la bande sons dans la mémoire de l'interface haut parleur
  44:Core/Src/main.c **** #define BIP 1
  45:Core/Src/main.c **** #define SOUND_START_BOMB 2
  46:Core/Src/main.c **** #define BOMB_DEFUSED 3
  47:Core/Src/main.c **** #define BOMB_EXPLODED 4
  48:Core/Src/main.c **** #define SOUND_PUSH_BUTTON 5
  49:Core/Src/main.c **** #define BOMB_HAS_BEEN_PLANTED 6
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  65:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  66:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  67:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  68:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** UART_HandleTypeDef huart4;
  71:Core/Src/main.c **** UART_HandleTypeDef huart2;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE BEGIN PV */
  74:Core/Src/main.c **** // region[rgba(1, 70, 70, 0.3)]
  75:Core/Src/main.c **** uint16_t adcData[2];
  76:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0, 0, 0, 0};
  77:Core/Src/main.c **** uint32_t seed;
  78:Core/Src/main.c **** bool seedInitialized = false;
  79:Core/Src/main.c **** uint8_t second;
  80:Core/Src/main.c **** uint8_t time_in_second = TIME_GAME;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 37


  81:Core/Src/main.c **** uint8_t flag_bipbip = 0;
  82:Core/Src/main.c **** uint8_t freqence_bipbip = 0;
  83:Core/Src/main.c **** uint8_t buttonOrderPlant[4] = {1, 2, 3, 4};
  84:Core/Src/main.c **** uint8_t buttonPlantCurrentIndex = 0;
  85:Core/Src/main.c **** bool bombPlanted = false;
  86:Core/Src/main.c **** uint8_t buttonNotAllPushed = 1;
  87:Core/Src/main.c **** uint8_t buttonOrderDefuse[4];
  88:Core/Src/main.c **** uint8_t buttonCurrentIndex = 0;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** volatile bool adcOk = false;
  91:Core/Src/main.c **** volatile bool buttonOk = false;
  92:Core/Src/main.c **** typedef enum
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   ETAT_INITIALISATION,
  95:Core/Src/main.c ****   ETAT_JEU,
  96:Core/Src/main.c ****   ETAT_VICTOIRE,
  97:Core/Src/main.c ****   ETAT_DEFAITE
  98:Core/Src/main.c **** } EtatJeu;
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** EtatJeu etat = ETAT_INITIALISATION;
 101:Core/Src/main.c **** // endregion
 102:Core/Src/main.c **** /* USER CODE END PV */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 105:Core/Src/main.c **** void SystemClock_Config(void);
 106:Core/Src/main.c **** static void MX_GPIO_Init(void);
 107:Core/Src/main.c **** static void MX_DMA_Init(void);
 108:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 109:Core/Src/main.c **** static void MX_ADC_Init(void);
 110:Core/Src/main.c **** static void MX_SPI1_Init(void);
 111:Core/Src/main.c **** static void MX_TIM10_Init(void);
 112:Core/Src/main.c **** static void MX_UART4_Init(void);
 113:Core/Src/main.c **** static void MX_TIM2_Init(void);
 114:Core/Src/main.c **** static void MX_TIM9_Init(void);
 115:Core/Src/main.c **** static void MX_TIM11_Init(void);
 116:Core/Src/main.c **** static void MX_TIM3_Init(void);
 117:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 118:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);
 119:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data);
 120:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
 121:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
 122:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
 123:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
 124:Core/Src/main.c **** void play();
 125:Core/Src/main.c **** void play_track(uint8_t track_nb);
 126:Core/Src/main.c **** void randomButtonSequence();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /* USER CODE END PFP */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 131:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /* USER CODE END 0 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****  * @brief  The application entry point.
 137:Core/Src/main.c ****  * @retval int
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 38


 138:Core/Src/main.c ****  */
 139:Core/Src/main.c **** int main(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END 1 */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 148:Core/Src/main.c ****   HAL_Init();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* USER CODE END Init */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* Configure the system clock */
 155:Core/Src/main.c ****   SystemClock_Config();
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE END SysInit */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* Initialize all configured peripherals */
 162:Core/Src/main.c ****   MX_GPIO_Init();
 163:Core/Src/main.c ****   MX_DMA_Init();
 164:Core/Src/main.c ****   MX_USART2_UART_Init();
 165:Core/Src/main.c ****   MX_ADC_Init();
 166:Core/Src/main.c ****   MX_SPI1_Init();
 167:Core/Src/main.c ****   MX_TIM10_Init();
 168:Core/Src/main.c ****   MX_UART4_Init();
 169:Core/Src/main.c ****   MX_TIM2_Init();
 170:Core/Src/main.c ****   MX_TIM9_Init();
 171:Core/Src/main.c ****   MX_TIM11_Init();
 172:Core/Src/main.c ****   MX_TIM3_Init();
 173:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 174:Core/Src/main.c ****   printf("Starting\r\n");
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim10); // Timer décompteur
 177:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 178:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 179:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 180:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   BCD_Init(0);
 183:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 184:Core/Src/main.c ****   /* USER CODE END 2 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* Infinite loop */
 187:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 188:Core/Src/main.c ****   // region[rgba(52, 73, 94, 0.1)]
 189:Core/Src/main.c ****   while (1)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     switch (etat)
 192:Core/Src/main.c ****     {
 193:Core/Src/main.c ****       // Initialisation
 194:Core/Src/main.c ****     case ETAT_INITIALISATION:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 39


 195:Core/Src/main.c ****     {
 196:Core/Src/main.c ****       printf("ETAT_INITIALISATION\r\n");
 197:Core/Src/main.c ****       if (bombPlanted == true)
 198:Core/Src/main.c ****       {
 199:Core/Src/main.c ****         play_track(BOMB_HAS_BEEN_PLANTED);
 200:Core/Src/main.c ****         HAL_Delay(1500);          // Délai pour jouer le son de la bombe plantée
 201:Core/Src/main.c ****         BCD_Init(time_in_second); // Clignotement de l'afficheur et préparation à l'affichage
 202:Core/Src/main.c ****         randomButtonSequence();   // Générer une nouvelle séquence si nécessaire
 203:Core/Src/main.c ****         etat = ETAT_JEU;
 204:Core/Src/main.c ****       }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****       break;
 207:Core/Src/main.c ****     }
 208:Core/Src/main.c ****       // Jeu
 209:Core/Src/main.c ****     case ETAT_JEU:
 210:Core/Src/main.c ****     {
 211:Core/Src/main.c ****       if (etat == ETAT_JEU)
 212:Core/Src/main.c ****       {
 213:Core/Src/main.c ****         printf("ETAT_JEU\r\n");
 214:Core/Src/main.c ****         if (time_in_second == 0)
 215:Core/Src/main.c ****         {
 216:Core/Src/main.c ****           etat = ETAT_DEFAITE;
 217:Core/Src/main.c ****         }
 218:Core/Src/main.c ****         if (buttonOk && adcOk)
 219:Core/Src/main.c ****         {
 220:Core/Src/main.c ****           etat = ETAT_VICTOIRE;
 221:Core/Src/main.c ****         }
 222:Core/Src/main.c ****         // Gestion bip bip
 223:Core/Src/main.c ****         if (time_in_second > 15)
 224:Core/Src/main.c ****         {
 225:Core/Src/main.c ****           freqence_bipbip = 200;
 226:Core/Src/main.c ****         }
 227:Core/Src/main.c ****         if (15 >= time_in_second)
 228:Core/Src/main.c ****         {
 229:Core/Src/main.c ****           freqence_bipbip = 100;
 230:Core/Src/main.c ****         }
 231:Core/Src/main.c ****         if (10 >= time_in_second)
 232:Core/Src/main.c ****         {
 233:Core/Src/main.c ****           freqence_bipbip = 50;
 234:Core/Src/main.c ****         }
 235:Core/Src/main.c ****         if (5 > time_in_second)
 236:Core/Src/main.c ****         {
 237:Core/Src/main.c ****           freqence_bipbip = 30;
 238:Core/Src/main.c ****         }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****         if (flag_bipbip > freqence_bipbip)
 241:Core/Src/main.c ****         {
 242:Core/Src/main.c ****           play_track(BIP);
 243:Core/Src/main.c ****           flag_bipbip = 0;
 244:Core/Src/main.c ****         }
 245:Core/Src/main.c ****       }
 246:Core/Src/main.c ****       break;
 247:Core/Src/main.c ****     }
 248:Core/Src/main.c ****     // Victoire
 249:Core/Src/main.c ****     case ETAT_VICTOIRE:
 250:Core/Src/main.c ****     {
 251:Core/Src/main.c ****       if (etat == ETAT_VICTOIRE)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 40


 252:Core/Src/main.c ****       {
 253:Core/Src/main.c ****         printf("ETAT_VICTOIRE\r\n");
 254:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 255:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 256:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 257:Core/Src/main.c ****       }
 258:Core/Src/main.c ****       break;
 259:Core/Src/main.c ****     }
 260:Core/Src/main.c ****     // Défaite
 261:Core/Src/main.c ****     case ETAT_DEFAITE:
 262:Core/Src/main.c ****     {
 263:Core/Src/main.c ****       if (etat == ETAT_DEFAITE)
 264:Core/Src/main.c ****       {
 265:Core/Src/main.c ****         printf("ETAT_DEFAITE\r\n");
 266:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 267:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 268:Core/Src/main.c ****       }
 269:Core/Src/main.c ****     }
 270:Core/Src/main.c ****     default:
 271:Core/Src/main.c ****       break;
 272:Core/Src/main.c ****     }
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   // endregion
 275:Core/Src/main.c ****   /* USER CODE END WHILE */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN 3 */
 278:Core/Src/main.c ****   /* USER CODE END 3 */
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****  * @brief System Clock Configuration
 283:Core/Src/main.c ****  * @retval None
 284:Core/Src/main.c ****  */
 285:Core/Src/main.c **** void SystemClock_Config(void)
 286:Core/Src/main.c **** {
 287:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 291:Core/Src/main.c ****    */
 292:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 295:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 296:Core/Src/main.c ****    */
 297:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 299:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 304:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 41


 309:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 310:Core/Src/main.c ****    */
 311:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 312:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 313:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 315:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c **** }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** /**
 324:Core/Src/main.c ****  * @brief ADC Initialization Function
 325:Core/Src/main.c ****  * @param None
 326:Core/Src/main.c ****  * @retval None
 327:Core/Src/main.c ****  */
 328:Core/Src/main.c **** static void MX_ADC_Init(void)
 329:Core/Src/main.c **** {
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 342:Core/Src/main.c ****    */
 343:Core/Src/main.c ****   hadc.Instance = ADC1;
 344:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 345:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 346:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 347:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 348:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 350:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 351:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 352:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 353:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 354:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 356:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 357:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 358:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 364:Core/Src/main.c ****    */
 365:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 42


 366:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 367:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 368:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 374:Core/Src/main.c ****    */
 375:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 376:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 377:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 384:Core/Src/main.c **** }
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** /**
 387:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 388:Core/Src/main.c ****  * @param None
 389:Core/Src/main.c ****  * @retval None
 390:Core/Src/main.c ****  */
 391:Core/Src/main.c **** static void MX_SPI1_Init(void)
 392:Core/Src/main.c **** {
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 401:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 402:Core/Src/main.c ****   hspi1.Instance = SPI1;
 403:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 404:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 405:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 406:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 407:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 408:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 409:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 410:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 411:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 412:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 413:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 414:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     Error_Handler();
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 421:Core/Src/main.c **** }
 422:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 43


 423:Core/Src/main.c **** /**
 424:Core/Src/main.c ****  * @brief TIM2 Initialization Function
 425:Core/Src/main.c ****  * @param None
 426:Core/Src/main.c ****  * @retval None
 427:Core/Src/main.c ****  */
 428:Core/Src/main.c **** static void MX_TIM2_Init(void)
 429:Core/Src/main.c **** {
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 436:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 441:Core/Src/main.c ****   htim2.Instance = TIM2;
 442:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 443:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 444:Core/Src/main.c ****   htim2.Init.Period = 49;
 445:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 446:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 457:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 465:Core/Src/main.c **** }
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** /**
 468:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 469:Core/Src/main.c ****  * @param None
 470:Core/Src/main.c ****  * @retval None
 471:Core/Src/main.c ****  */
 472:Core/Src/main.c **** static void MX_TIM3_Init(void)
 473:Core/Src/main.c **** {
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 44


 480:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 485:Core/Src/main.c ****   htim3.Instance = TIM3;
 486:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 487:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 488:Core/Src/main.c ****   htim3.Init.Period = 15999;
 489:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 490:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 491:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 492:Core/Src/main.c ****   {
 493:Core/Src/main.c ****     Error_Handler();
 494:Core/Src/main.c ****   }
 495:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 496:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 497:Core/Src/main.c ****   {
 498:Core/Src/main.c ****     Error_Handler();
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 501:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 502:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 503:Core/Src/main.c ****   {
 504:Core/Src/main.c ****     Error_Handler();
 505:Core/Src/main.c ****   }
 506:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 509:Core/Src/main.c **** }
 510:Core/Src/main.c **** 
 511:Core/Src/main.c **** /**
 512:Core/Src/main.c ****  * @brief TIM9 Initialization Function
 513:Core/Src/main.c ****  * @param None
 514:Core/Src/main.c ****  * @retval None
 515:Core/Src/main.c ****  */
 516:Core/Src/main.c **** static void MX_TIM9_Init(void)
 517:Core/Src/main.c **** {
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 524:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 529:Core/Src/main.c ****   htim9.Instance = TIM9;
 530:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 531:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 532:Core/Src/main.c ****   htim9.Init.Period = 65535;
 533:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 534:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 535:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 536:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 45


 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 540:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 541:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 542:Core/Src/main.c ****   {
 543:Core/Src/main.c ****     Error_Handler();
 544:Core/Src/main.c ****   }
 545:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 546:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 547:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 548:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 549:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 550:Core/Src/main.c ****   {
 551:Core/Src/main.c ****     Error_Handler();
 552:Core/Src/main.c ****   }
 553:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 556:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 557:Core/Src/main.c **** }
 558:Core/Src/main.c **** 
 559:Core/Src/main.c **** /**
 560:Core/Src/main.c ****  * @brief TIM10 Initialization Function
 561:Core/Src/main.c ****  * @param None
 562:Core/Src/main.c ****  * @retval None
 563:Core/Src/main.c ****  */
 564:Core/Src/main.c **** static void MX_TIM10_Init(void)
 565:Core/Src/main.c **** {
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 576:Core/Src/main.c ****   htim10.Instance = TIM10;
 577:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 578:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 579:Core/Src/main.c ****   htim10.Init.Period = 31999;
 580:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 581:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 582:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 583:Core/Src/main.c ****   {
 584:Core/Src/main.c ****     Error_Handler();
 585:Core/Src/main.c ****   }
 586:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 587:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****     Error_Handler();
 590:Core/Src/main.c ****   }
 591:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 46


 594:Core/Src/main.c **** }
 595:Core/Src/main.c **** 
 596:Core/Src/main.c **** /**
 597:Core/Src/main.c ****  * @brief TIM11 Initialization Function
 598:Core/Src/main.c ****  * @param None
 599:Core/Src/main.c ****  * @retval None
 600:Core/Src/main.c ****  */
 601:Core/Src/main.c **** static void MX_TIM11_Init(void)
 602:Core/Src/main.c **** {
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 613:Core/Src/main.c ****   htim11.Instance = TIM11;
 614:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 615:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 616:Core/Src/main.c ****   htim11.Init.Period = 65535;
 617:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 618:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 619:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 620:Core/Src/main.c ****   {
 621:Core/Src/main.c ****     Error_Handler();
 622:Core/Src/main.c ****   }
 623:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 624:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 625:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 626:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 627:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 628:Core/Src/main.c ****   {
 629:Core/Src/main.c ****     Error_Handler();
 630:Core/Src/main.c ****   }
 631:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 634:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 635:Core/Src/main.c **** }
 636:Core/Src/main.c **** 
 637:Core/Src/main.c **** /**
 638:Core/Src/main.c ****  * @brief UART4 Initialization Function
 639:Core/Src/main.c ****  * @param None
 640:Core/Src/main.c ****  * @retval None
 641:Core/Src/main.c ****  */
 642:Core/Src/main.c **** static void MX_UART4_Init(void)
 643:Core/Src/main.c **** {
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 650:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 47


 651:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 652:Core/Src/main.c ****   huart4.Instance = UART4;
 653:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 654:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 655:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 656:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 657:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 658:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 659:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 660:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 667:Core/Src/main.c **** }
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /**
 670:Core/Src/main.c ****  * @brief USART2 Initialization Function
 671:Core/Src/main.c ****  * @param None
 672:Core/Src/main.c ****  * @retval None
 673:Core/Src/main.c ****  */
 674:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 675:Core/Src/main.c **** {
 676:Core/Src/main.c **** 
 677:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 682:Core/Src/main.c **** 
 683:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 684:Core/Src/main.c ****   huart2.Instance = USART2;
 685:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 686:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 687:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 688:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 689:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 690:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 691:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 692:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 693:Core/Src/main.c ****   {
 694:Core/Src/main.c ****     Error_Handler();
 695:Core/Src/main.c ****   }
 696:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 697:Core/Src/main.c **** 
 698:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 699:Core/Src/main.c **** }
 700:Core/Src/main.c **** 
 701:Core/Src/main.c **** /**
 702:Core/Src/main.c ****  * Enable DMA controller clock
 703:Core/Src/main.c ****  */
 704:Core/Src/main.c **** static void MX_DMA_Init(void)
 705:Core/Src/main.c **** {
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   /* DMA controller clock enable */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 48


 708:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 709:Core/Src/main.c **** 
 710:Core/Src/main.c ****   /* DMA interrupt init */
 711:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 712:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 713:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 714:Core/Src/main.c **** }
 715:Core/Src/main.c **** 
 716:Core/Src/main.c **** /**
 717:Core/Src/main.c ****  * @brief GPIO Initialization Function
 718:Core/Src/main.c ****  * @param None
 719:Core/Src/main.c ****  * @retval None
 720:Core/Src/main.c ****  */
 721:Core/Src/main.c **** static void MX_GPIO_Init(void)
 722:Core/Src/main.c **** {
  84              		.loc 1 722 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 24
  91              		.cfi_offset 4, -24
  92              		.cfi_offset 5, -20
  93              		.cfi_offset 6, -16
  94              		.cfi_offset 7, -12
  95              		.cfi_offset 8, -8
  96              		.cfi_offset 14, -4
  97 0004 8AB0     		sub	sp, sp, #40
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 64
 723:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 723 3 view .LVU16
 101              		.loc 1 723 20 is_stmt 0 view .LVU17
 102 0006 0024     		movs	r4, #0
 103 0008 0594     		str	r4, [sp, #20]
 104 000a 0694     		str	r4, [sp, #24]
 105 000c 0794     		str	r4, [sp, #28]
 106 000e 0894     		str	r4, [sp, #32]
 107 0010 0994     		str	r4, [sp, #36]
 724:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 725:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 728:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 108              		.loc 1 728 3 is_stmt 1 view .LVU18
 109              	.LBB4:
 110              		.loc 1 728 3 view .LVU19
 111              		.loc 1 728 3 view .LVU20
 112 0012 374B     		ldr	r3, .L7
 113 0014 DA69     		ldr	r2, [r3, #28]
 114 0016 42F00402 		orr	r2, r2, #4
 115 001a DA61     		str	r2, [r3, #28]
 116              		.loc 1 728 3 view .LVU21
 117 001c DA69     		ldr	r2, [r3, #28]
 118 001e 02F00402 		and	r2, r2, #4
 119 0022 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 49


 120              		.loc 1 728 3 view .LVU22
 121 0024 019A     		ldr	r2, [sp, #4]
 122              	.LBE4:
 123              		.loc 1 728 3 view .LVU23
 729:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 124              		.loc 1 729 3 view .LVU24
 125              	.LBB5:
 126              		.loc 1 729 3 view .LVU25
 127              		.loc 1 729 3 view .LVU26
 128 0026 DA69     		ldr	r2, [r3, #28]
 129 0028 42F02002 		orr	r2, r2, #32
 130 002c DA61     		str	r2, [r3, #28]
 131              		.loc 1 729 3 view .LVU27
 132 002e DA69     		ldr	r2, [r3, #28]
 133 0030 02F02002 		and	r2, r2, #32
 134 0034 0292     		str	r2, [sp, #8]
 135              		.loc 1 729 3 view .LVU28
 136 0036 029A     		ldr	r2, [sp, #8]
 137              	.LBE5:
 138              		.loc 1 729 3 view .LVU29
 730:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 730 3 view .LVU30
 140              	.LBB6:
 141              		.loc 1 730 3 view .LVU31
 142              		.loc 1 730 3 view .LVU32
 143 0038 DA69     		ldr	r2, [r3, #28]
 144 003a 42F00102 		orr	r2, r2, #1
 145 003e DA61     		str	r2, [r3, #28]
 146              		.loc 1 730 3 view .LVU33
 147 0040 DA69     		ldr	r2, [r3, #28]
 148 0042 02F00102 		and	r2, r2, #1
 149 0046 0392     		str	r2, [sp, #12]
 150              		.loc 1 730 3 view .LVU34
 151 0048 039A     		ldr	r2, [sp, #12]
 152              	.LBE6:
 153              		.loc 1 730 3 view .LVU35
 731:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 154              		.loc 1 731 3 view .LVU36
 155              	.LBB7:
 156              		.loc 1 731 3 view .LVU37
 157              		.loc 1 731 3 view .LVU38
 158 004a DA69     		ldr	r2, [r3, #28]
 159 004c 42F00202 		orr	r2, r2, #2
 160 0050 DA61     		str	r2, [r3, #28]
 161              		.loc 1 731 3 view .LVU39
 162 0052 DB69     		ldr	r3, [r3, #28]
 163 0054 03F00203 		and	r3, r3, #2
 164 0058 0493     		str	r3, [sp, #16]
 165              		.loc 1 731 3 view .LVU40
 166 005a 049B     		ldr	r3, [sp, #16]
 167              	.LBE7:
 168              		.loc 1 731 3 view .LVU41
 732:Core/Src/main.c **** 
 733:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 734:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 169              		.loc 1 734 3 view .LVU42
 170 005c DFF89480 		ldr	r8, .L7+4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 50


 171 0060 2246     		mov	r2, r4
 172 0062 4FF40051 		mov	r1, #8192
 173 0066 4046     		mov	r0, r8
 174 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL1:
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 737:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 176              		.loc 1 737 3 view .LVU43
 177 006c 224D     		ldr	r5, .L7+8
 178 006e 2246     		mov	r2, r4
 179 0070 4FF48071 		mov	r1, #256
 180 0074 2846     		mov	r0, r5
 181 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL2:
 738:Core/Src/main.c **** 
 739:Core/Src/main.c ****   /*Configure GPIO pins : BTN_4_Pin BTN_3_Pin */
 740:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_4_Pin | BTN_3_Pin;
 183              		.loc 1 740 3 view .LVU44
 184              		.loc 1 740 23 is_stmt 0 view .LVU45
 185 007a 6023     		movs	r3, #96
 186 007c 0593     		str	r3, [sp, #20]
 741:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 187              		.loc 1 741 3 is_stmt 1 view .LVU46
 188              		.loc 1 741 24 is_stmt 0 view .LVU47
 189 007e 4FF48816 		mov	r6, #1114112
 190 0082 0696     		str	r6, [sp, #24]
 742:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 742 3 is_stmt 1 view .LVU48
 192              		.loc 1 742 24 is_stmt 0 view .LVU49
 193 0084 0794     		str	r4, [sp, #28]
 743:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194              		.loc 1 743 3 is_stmt 1 view .LVU50
 195 0086 05A9     		add	r1, sp, #20
 196 0088 1C48     		ldr	r0, .L7+12
 197 008a FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL3:
 744:Core/Src/main.c **** 
 745:Core/Src/main.c ****   /*Configure GPIO pin : LED_5_Pin */
 746:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_5_Pin;
 199              		.loc 1 746 3 view .LVU51
 200              		.loc 1 746 23 is_stmt 0 view .LVU52
 201 008e 4FF40053 		mov	r3, #8192
 202 0092 0593     		str	r3, [sp, #20]
 747:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 747 3 is_stmt 1 view .LVU53
 204              		.loc 1 747 24 is_stmt 0 view .LVU54
 205 0094 0127     		movs	r7, #1
 206 0096 0697     		str	r7, [sp, #24]
 748:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 748 3 is_stmt 1 view .LVU55
 208              		.loc 1 748 24 is_stmt 0 view .LVU56
 209 0098 0794     		str	r4, [sp, #28]
 749:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 749 3 is_stmt 1 view .LVU57
 211              		.loc 1 749 25 is_stmt 0 view .LVU58
 212 009a 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 51


 750:Core/Src/main.c ****   HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 213              		.loc 1 750 3 is_stmt 1 view .LVU59
 214 009c 05A9     		add	r1, sp, #20
 215 009e 4046     		mov	r0, r8
 216 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL4:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 753:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 218              		.loc 1 753 3 view .LVU60
 219              		.loc 1 753 23 is_stmt 0 view .LVU61
 220 00a4 4FF48073 		mov	r3, #256
 221 00a8 0593     		str	r3, [sp, #20]
 754:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 222              		.loc 1 754 3 is_stmt 1 view .LVU62
 223              		.loc 1 754 24 is_stmt 0 view .LVU63
 224 00aa 0697     		str	r7, [sp, #24]
 755:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 755 3 is_stmt 1 view .LVU64
 226              		.loc 1 755 24 is_stmt 0 view .LVU65
 227 00ac 0794     		str	r4, [sp, #28]
 756:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 756 3 is_stmt 1 view .LVU66
 229              		.loc 1 756 25 is_stmt 0 view .LVU67
 230 00ae 0894     		str	r4, [sp, #32]
 757:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 757 3 is_stmt 1 view .LVU68
 232 00b0 05A9     		add	r1, sp, #20
 233 00b2 2846     		mov	r0, r5
 234 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL5:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 760:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin | BTN_2_Pin;
 236              		.loc 1 760 3 view .LVU69
 237              		.loc 1 760 23 is_stmt 0 view .LVU70
 238 00b8 4FF4C053 		mov	r3, #6144
 239 00bc 0593     		str	r3, [sp, #20]
 761:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 240              		.loc 1 761 3 is_stmt 1 view .LVU71
 241              		.loc 1 761 24 is_stmt 0 view .LVU72
 242 00be 0696     		str	r6, [sp, #24]
 762:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 762 3 is_stmt 1 view .LVU73
 244              		.loc 1 762 24 is_stmt 0 view .LVU74
 245 00c0 0794     		str	r4, [sp, #28]
 763:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 763 3 is_stmt 1 view .LVU75
 247 00c2 05A9     		add	r1, sp, #20
 248 00c4 2846     		mov	r0, r5
 249 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL6:
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* EXTI interrupt init*/
 766:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 251              		.loc 1 766 3 view .LVU76
 252 00ca 2246     		mov	r2, r4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 52


 253 00cc 2146     		mov	r1, r4
 254 00ce 1720     		movs	r0, #23
 255 00d0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 256              	.LVL7:
 767:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 257              		.loc 1 767 3 view .LVU77
 258 00d4 1720     		movs	r0, #23
 259 00d6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 260              	.LVL8:
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 261              		.loc 1 769 3 view .LVU78
 262 00da 2246     		mov	r2, r4
 263 00dc 2146     		mov	r1, r4
 264 00de 2820     		movs	r0, #40
 265 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 266              	.LVL9:
 770:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 267              		.loc 1 770 3 view .LVU79
 268 00e4 2820     		movs	r0, #40
 269 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 270              	.LVL10:
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 773:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 774:Core/Src/main.c **** }
 271              		.loc 1 774 1 is_stmt 0 view .LVU80
 272 00ea 0AB0     		add	sp, sp, #40
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 24
 275              		@ sp needed
 276 00ec BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 277              	.L8:
 278              		.align	2
 279              	.L7:
 280 00f0 00380240 		.word	1073887232
 281 00f4 00040240 		.word	1073873920
 282 00f8 00000240 		.word	1073872896
 283 00fc 00080240 		.word	1073874944
 284              		.cfi_endproc
 285              	.LFE87:
 287              		.section	.text.MX_DMA_Init,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	MX_DMA_Init:
 294              	.LFB86:
 705:Core/Src/main.c **** 
 295              		.loc 1 705 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 00B5     		push	{lr}
 300              	.LCFI3:
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 14, -4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 53


 303 0002 83B0     		sub	sp, sp, #12
 304              	.LCFI4:
 305              		.cfi_def_cfa_offset 16
 708:Core/Src/main.c **** 
 306              		.loc 1 708 3 view .LVU82
 307              	.LBB8:
 708:Core/Src/main.c **** 
 308              		.loc 1 708 3 view .LVU83
 708:Core/Src/main.c **** 
 309              		.loc 1 708 3 view .LVU84
 310 0004 0A4B     		ldr	r3, .L11
 311 0006 DA69     		ldr	r2, [r3, #28]
 312 0008 42F08072 		orr	r2, r2, #16777216
 313 000c DA61     		str	r2, [r3, #28]
 708:Core/Src/main.c **** 
 314              		.loc 1 708 3 view .LVU85
 315 000e DB69     		ldr	r3, [r3, #28]
 316 0010 03F08073 		and	r3, r3, #16777216
 317 0014 0193     		str	r3, [sp, #4]
 708:Core/Src/main.c **** 
 318              		.loc 1 708 3 view .LVU86
 319 0016 019B     		ldr	r3, [sp, #4]
 320              	.LBE8:
 708:Core/Src/main.c **** 
 321              		.loc 1 708 3 view .LVU87
 712:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 322              		.loc 1 712 3 view .LVU88
 323 0018 0022     		movs	r2, #0
 324 001a 1146     		mov	r1, r2
 325 001c 0B20     		movs	r0, #11
 326 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 327              	.LVL11:
 713:Core/Src/main.c **** }
 328              		.loc 1 713 3 view .LVU89
 329 0022 0B20     		movs	r0, #11
 330 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 331              	.LVL12:
 714:Core/Src/main.c **** 
 332              		.loc 1 714 1 is_stmt 0 view .LVU90
 333 0028 03B0     		add	sp, sp, #12
 334              	.LCFI5:
 335              		.cfi_def_cfa_offset 4
 336              		@ sp needed
 337 002a 5DF804FB 		ldr	pc, [sp], #4
 338              	.L12:
 339 002e 00BF     		.align	2
 340              	.L11:
 341 0030 00380240 		.word	1073887232
 342              		.cfi_endproc
 343              	.LFE86:
 345              		.section	.text.__io_putchar,"ax",%progbits
 346              		.align	1
 347              		.global	__io_putchar
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	__io_putchar:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 54


 353              	.LVL13:
 354              	.LFB88:
 775:Core/Src/main.c **** 
 776:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 777:Core/Src/main.c **** int __io_putchar(int ch)
 778:Core/Src/main.c **** {
 355              		.loc 1 778 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 778 1 is_stmt 0 view .LVU92
 360 0000 10B5     		push	{r4, lr}
 361              	.LCFI6:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 4, -8
 364              		.cfi_offset 14, -4
 365 0002 0446     		mov	r4, r0
 779:Core/Src/main.c ****   ITM_SendChar(ch);
 366              		.loc 1 779 3 is_stmt 1 view .LVU93
 367 0004 FFF7FEFF 		bl	ITM_SendChar
 368              	.LVL14:
 780:Core/Src/main.c ****   return ch;
 369              		.loc 1 780 3 view .LVU94
 781:Core/Src/main.c **** }
 370              		.loc 1 781 1 is_stmt 0 view .LVU95
 371 0008 2046     		mov	r0, r4
 372 000a 10BD     		pop	{r4, pc}
 373              		.loc 1 781 1 view .LVU96
 374              		.cfi_endproc
 375              	.LFE88:
 377              		.section	.text.randomGLC,"ax",%progbits
 378              		.align	1
 379              		.global	randomGLC
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	randomGLC:
 385              	.LFB89:
 782:Core/Src/main.c **** // Fonction random
 783:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 784:Core/Src/main.c **** void randomGLC()
 785:Core/Src/main.c **** {
 386              		.loc 1 785 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 786:Core/Src/main.c ****   const uint32_t a = 1664525;
 391              		.loc 1 786 3 view .LVU98
 392              	.LVL15:
 787:Core/Src/main.c ****   const uint32_t c = 1013904223;
 393              		.loc 1 787 3 view .LVU99
 788:Core/Src/main.c ****   const uint32_t m = 0xFFFF; // 2^32
 394              		.loc 1 788 3 view .LVU100
 789:Core/Src/main.c **** 
 790:Core/Src/main.c ****   seed = (a * (seed) + c) % m;
 395              		.loc 1 790 3 view .LVU101
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 55


 396              		.loc 1 790 13 is_stmt 0 view .LVU102
 397 0000 0749     		ldr	r1, .L16
 398 0002 0B68     		ldr	r3, [r1]
 399              		.loc 1 790 22 view .LVU103
 400 0004 0748     		ldr	r0, .L16+4
 401 0006 084A     		ldr	r2, .L16+8
 402 0008 00FB0322 		mla	r2, r0, r3, r2
 403              		.loc 1 790 27 view .LVU104
 404 000c 074B     		ldr	r3, .L16+12
 405 000e A3FB0203 		umull	r0, r3, r3, r2
 406 0012 DB0B     		lsrs	r3, r3, #15
 407 0014 C3EB0343 		rsb	r3, r3, r3, lsl #16
 408 0018 D31A     		subs	r3, r2, r3
 409              		.loc 1 790 8 view .LVU105
 410 001a 0B60     		str	r3, [r1]
 791:Core/Src/main.c **** }
 411              		.loc 1 791 1 view .LVU106
 412 001c 7047     		bx	lr
 413              	.L17:
 414 001e 00BF     		.align	2
 415              	.L16:
 416 0020 00000000 		.word	seed
 417 0024 0D661900 		.word	1664525
 418 0028 5FF36E3C 		.word	1013904223
 419 002c 01800080 		.word	-2147450879
 420              		.cfi_endproc
 421              	.LFE89:
 423              		.section	.text.randomButtonSequence,"ax",%progbits
 424              		.align	1
 425              		.global	randomButtonSequence
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 430              	randomButtonSequence:
 431              	.LFB90:
 792:Core/Src/main.c **** 
 793:Core/Src/main.c **** void randomButtonSequence()
 794:Core/Src/main.c **** {
 432              		.loc 1 794 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 8
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436 0000 10B5     		push	{r4, lr}
 437              	.LCFI7:
 438              		.cfi_def_cfa_offset 8
 439              		.cfi_offset 4, -8
 440              		.cfi_offset 14, -4
 441 0002 82B0     		sub	sp, sp, #8
 442              	.LCFI8:
 443              		.cfi_def_cfa_offset 16
 795:Core/Src/main.c ****   // Initialisez le tableau avec une séquence
 796:Core/Src/main.c ****   uint8_t numbers[] = {1, 2, 3, 4};
 444              		.loc 1 796 3 view .LVU108
 445              		.loc 1 796 11 is_stmt 0 view .LVU109
 446 0004 164B     		ldr	r3, .L24
 447 0006 0193     		str	r3, [sp, #4]
 797:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 56


 798:Core/Src/main.c ****   // Mélangez le tableau
 799:Core/Src/main.c ****   for (uint8_t i = 1; i < 4; i++)
 448              		.loc 1 799 3 is_stmt 1 view .LVU110
 449              	.LBB9:
 450              		.loc 1 799 8 view .LVU111
 451              	.LVL16:
 452              		.loc 1 799 16 is_stmt 0 view .LVU112
 453 0008 0124     		movs	r4, #1
 454              		.loc 1 799 3 view .LVU113
 455 000a 17E0     		b	.L19
 456              	.LVL17:
 457              	.L20:
 458              	.LBB10:
 800:Core/Src/main.c ****   {
 801:Core/Src/main.c ****     randomGLC(); // Mettez à jour la seed
 459              		.loc 1 801 5 is_stmt 1 view .LVU114
 460 000c FFF7FEFF 		bl	randomGLC
 461              	.LVL18:
 802:Core/Src/main.c ****     int j = (seed % (i + 1));
 462              		.loc 1 802 5 view .LVU115
 463              		.loc 1 802 24 is_stmt 0 view .LVU116
 464 0010 621C     		adds	r2, r4, #1
 465              		.loc 1 802 19 view .LVU117
 466 0012 144B     		ldr	r3, .L24+4
 467 0014 1B68     		ldr	r3, [r3]
 468 0016 B3FBF2F1 		udiv	r1, r3, r2
 469 001a 02FB1133 		mls	r3, r2, r1, r3
 470              	.LVL19:
 803:Core/Src/main.c ****     uint8_t temp = numbers[i];
 471              		.loc 1 803 5 is_stmt 1 view .LVU118
 472              		.loc 1 803 13 is_stmt 0 view .LVU119
 473 001e 04F10801 		add	r1, r4, #8
 474 0022 0DEB0104 		add	r4, sp, r1
 475              	.LVL20:
 476              		.loc 1 803 13 view .LVU120
 477 0026 14F8041C 		ldrb	r1, [r4, #-4]	@ zero_extendqisi2
 478              	.LVL21:
 804:Core/Src/main.c ****     numbers[i] = numbers[j];
 479              		.loc 1 804 5 is_stmt 1 view .LVU121
 480              		.loc 1 804 25 is_stmt 0 view .LVU122
 481 002a 0833     		adds	r3, r3, #8
 482              	.LVL22:
 483              		.loc 1 804 25 view .LVU123
 484 002c 6B44     		add	r3, sp, r3
 485              	.LVL23:
 486              		.loc 1 804 25 view .LVU124
 487 002e 13F8040C 		ldrb	r0, [r3, #-4]	@ zero_extendqisi2
 488              		.loc 1 804 16 view .LVU125
 489 0032 04F8040C 		strb	r0, [r4, #-4]
 805:Core/Src/main.c ****     numbers[j] = temp;
 490              		.loc 1 805 5 is_stmt 1 view .LVU126
 491              		.loc 1 805 16 is_stmt 0 view .LVU127
 492 0036 03F8041C 		strb	r1, [r3, #-4]
 493              	.LBE10:
 799:Core/Src/main.c ****   {
 494              		.loc 1 799 31 is_stmt 1 discriminator 3 view .LVU128
 495 003a D4B2     		uxtb	r4, r2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 57


 496              	.LVL24:
 497              	.L19:
 799:Core/Src/main.c ****   {
 498              		.loc 1 799 25 discriminator 1 view .LVU129
 499 003c 032C     		cmp	r4, #3
 500 003e E5D9     		bls	.L20
 501              	.LBE9:
 502              	.LBB11:
 806:Core/Src/main.c ****   }
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   // Copiez les valeurs mélangées dans buttonOrderDefuse
 809:Core/Src/main.c ****   for (uint8_t i = 0; i < 4; i++)
 503              		.loc 1 809 16 is_stmt 0 view .LVU130
 504 0040 0023     		movs	r3, #0
 505 0042 08E0     		b	.L21
 506              	.LVL25:
 507              	.L22:
 810:Core/Src/main.c ****   {
 811:Core/Src/main.c ****     buttonOrderDefuse[i] = numbers[i];
 508              		.loc 1 811 5 is_stmt 1 view .LVU131
 509              		.loc 1 811 35 is_stmt 0 view .LVU132
 510 0044 03F10802 		add	r2, r3, #8
 511 0048 6A44     		add	r2, sp, r2
 512 004a 12F8041C 		ldrb	r1, [r2, #-4]	@ zero_extendqisi2
 513              		.loc 1 811 26 view .LVU133
 514 004e 064A     		ldr	r2, .L24+8
 515 0050 D154     		strb	r1, [r2, r3]
 809:Core/Src/main.c ****   {
 516              		.loc 1 809 31 is_stmt 1 discriminator 3 view .LVU134
 517 0052 0133     		adds	r3, r3, #1
 518              	.LVL26:
 809:Core/Src/main.c ****   {
 519              		.loc 1 809 31 is_stmt 0 discriminator 3 view .LVU135
 520 0054 DBB2     		uxtb	r3, r3
 521              	.LVL27:
 522              	.L21:
 809:Core/Src/main.c ****   {
 523              		.loc 1 809 25 is_stmt 1 discriminator 1 view .LVU136
 524 0056 032B     		cmp	r3, #3
 525 0058 F4D9     		bls	.L22
 526              	.LBE11:
 812:Core/Src/main.c ****   }
 813:Core/Src/main.c **** }
 527              		.loc 1 813 1 is_stmt 0 view .LVU137
 528 005a 02B0     		add	sp, sp, #8
 529              	.LCFI9:
 530              		.cfi_def_cfa_offset 8
 531              		@ sp needed
 532 005c 10BD     		pop	{r4, pc}
 533              	.LVL28:
 534              	.L25:
 535              		.loc 1 813 1 view .LVU138
 536 005e 00BF     		.align	2
 537              	.L24:
 538 0060 01020304 		.word	67305985
 539 0064 00000000 		.word	seed
 540 0068 00000000 		.word	buttonOrderDefuse
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 58


 541              		.cfi_endproc
 542              	.LFE90:
 544              		.section	.text.ledUpdate,"ax",%progbits
 545              		.align	1
 546              		.global	ledUpdate
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	ledUpdate:
 552              	.LVL29:
 553              	.LFB91:
 814:Core/Src/main.c **** // endregion
 815:Core/Src/main.c **** 
 816:Core/Src/main.c **** // Gestion de l'ADC
 817:Core/Src/main.c **** // region[rgba(0, 180, 0, 0.1)]
 818:Core/Src/main.c **** void ledUpdate(uint16_t Data, TIM_HandleTypeDef *Timer, uint32_t Channel)
 819:Core/Src/main.c **** {
 554              		.loc 1 819 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 820:Core/Src/main.c ****   uint16_t pwmValue = Data * 0xFFFF / 0xFFF;
 559              		.loc 1 820 3 view .LVU140
 560              		.loc 1 820 28 is_stmt 0 view .LVU141
 561 0000 C0EB0040 		rsb	r0, r0, r0, lsl #16
 562              	.LVL30:
 563              		.loc 1 820 37 view .LVU142
 564 0004 0D4B     		ldr	r3, .L33
 565 0006 83FB00C3 		smull	ip, r3, r3, r0
 566 000a 0344     		add	r3, r3, r0
 567 000c C017     		asrs	r0, r0, #31
 568 000e C0EBE320 		rsb	r0, r0, r3, asr #11
 569              	.LVL31:
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 570              		.loc 1 821 3 is_stmt 1 view .LVU143
 571 0012 1AB9     		cbnz	r2, .L27
 572              		.loc 1 821 3 is_stmt 0 discriminator 1 view .LVU144
 573 0014 0B68     		ldr	r3, [r1]
 574 0016 80B2     		uxth	r0, r0
 575              		.loc 1 821 3 discriminator 1 view .LVU145
 576 0018 5863     		str	r0, [r3, #52]
 577 001a 7047     		bx	lr
 578              	.L27:
 579              		.loc 1 821 3 discriminator 2 view .LVU146
 580 001c 042A     		cmp	r2, #4
 581 001e 05D0     		beq	.L31
 582              		.loc 1 821 3 discriminator 4 view .LVU147
 583 0020 082A     		cmp	r2, #8
 584 0022 07D0     		beq	.L32
 585              		.loc 1 821 3 discriminator 7 view .LVU148
 586 0024 0B68     		ldr	r3, [r1]
 587 0026 80B2     		uxth	r0, r0
 588              		.loc 1 821 3 discriminator 7 view .LVU149
 589 0028 1864     		str	r0, [r3, #64]
 822:Core/Src/main.c **** }
 590              		.loc 1 822 1 view .LVU150
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 59


 591 002a 7047     		bx	lr
 592              	.L31:
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 593              		.loc 1 821 3 discriminator 3 view .LVU151
 594 002c 0B68     		ldr	r3, [r1]
 595 002e 80B2     		uxth	r0, r0
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 596              		.loc 1 821 3 discriminator 3 view .LVU152
 597 0030 9863     		str	r0, [r3, #56]
 598 0032 7047     		bx	lr
 599              	.L32:
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 600              		.loc 1 821 3 discriminator 6 view .LVU153
 601 0034 0B68     		ldr	r3, [r1]
 602 0036 80B2     		uxth	r0, r0
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 603              		.loc 1 821 3 discriminator 6 view .LVU154
 604 0038 D863     		str	r0, [r3, #60]
 605 003a 7047     		bx	lr
 606              	.L34:
 607              		.align	2
 608              	.L33:
 609 003c 81000880 		.word	-2146959231
 610              		.cfi_endproc
 611              	.LFE91:
 613              		.section	.rodata.HAL_ADC_ConvCpltCallback.str1.4,"aMS",%progbits,1
 614              		.align	2
 615              	.LC0:
 616 0000 6164634F 		.ascii	"adcOk\015\000"
 616      6B0D00
 617              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 618              		.align	1
 619              		.global	HAL_ADC_ConvCpltCallback
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	HAL_ADC_ConvCpltCallback:
 625              	.LVL32:
 626              	.LFB92:
 823:Core/Src/main.c **** 
 824:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 825:Core/Src/main.c **** {
 627              		.loc 1 825 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		.loc 1 825 1 is_stmt 0 view .LVU156
 632 0000 08B5     		push	{r3, lr}
 633              	.LCFI10:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
 826:Core/Src/main.c ****   if (adcData[0] > 0xF500 && adcData[1] > 0xF500)
 637              		.loc 1 826 3 is_stmt 1 view .LVU157
 638              		.loc 1 826 14 is_stmt 0 view .LVU158
 639 0002 094B     		ldr	r3, .L39
 640 0004 1B88     		ldrh	r3, [r3]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 60


 641              		.loc 1 826 6 view .LVU159
 642 0006 B3F5754F 		cmp	r3, #62720
 643 000a 04D9     		bls	.L35
 644              		.loc 1 826 37 discriminator 1 view .LVU160
 645 000c 064B     		ldr	r3, .L39
 646 000e 5B88     		ldrh	r3, [r3, #2]
 647              		.loc 1 826 27 discriminator 1 view .LVU161
 648 0010 B3F5754F 		cmp	r3, #62720
 649 0014 00D8     		bhi	.L38
 650              	.LVL33:
 651              	.L35:
 827:Core/Src/main.c ****   {
 828:Core/Src/main.c ****     adcOk = true;
 829:Core/Src/main.c ****     printf("adcOk\r\n");
 830:Core/Src/main.c ****   }
 831:Core/Src/main.c **** }
 652              		.loc 1 831 1 view .LVU162
 653 0016 08BD     		pop	{r3, pc}
 654              	.LVL34:
 655              	.L38:
 828:Core/Src/main.c ****     printf("adcOk\r\n");
 656              		.loc 1 828 5 is_stmt 1 view .LVU163
 828:Core/Src/main.c ****     printf("adcOk\r\n");
 657              		.loc 1 828 11 is_stmt 0 view .LVU164
 658 0018 044B     		ldr	r3, .L39+4
 659 001a 0122     		movs	r2, #1
 660 001c 1A70     		strb	r2, [r3]
 829:Core/Src/main.c ****   }
 661              		.loc 1 829 5 is_stmt 1 view .LVU165
 662 001e 0448     		ldr	r0, .L39+8
 663              	.LVL35:
 829:Core/Src/main.c ****   }
 664              		.loc 1 829 5 is_stmt 0 view .LVU166
 665 0020 FFF7FEFF 		bl	puts
 666              	.LVL36:
 667              		.loc 1 831 1 view .LVU167
 668 0024 F7E7     		b	.L35
 669              	.L40:
 670 0026 00BF     		.align	2
 671              	.L39:
 672 0028 00000000 		.word	adcData
 673 002c 00000000 		.word	adcOk
 674 0030 00000000 		.word	.LC0
 675              		.cfi_endproc
 676              	.LFE92:
 678              		.section	.text.checkUserInput,"ax",%progbits
 679              		.align	1
 680              		.global	checkUserInput
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	checkUserInput:
 686              	.LVL37:
 687              	.LFB93:
 832:Core/Src/main.c **** // endregion
 833:Core/Src/main.c **** 
 834:Core/Src/main.c **** // Gestion des boutons
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 61


 835:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
 836:Core/Src/main.c **** 
 837:Core/Src/main.c **** void checkUserInput(uint8_t userInput)
 838:Core/Src/main.c **** {
 688              		.loc 1 838 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		.loc 1 838 1 is_stmt 0 view .LVU169
 693 0000 10B5     		push	{r4, lr}
 694              	.LCFI11:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 839:Core/Src/main.c ****   if (userInput == buttonOrderDefuse[buttonCurrentIndex])
 698              		.loc 1 839 3 is_stmt 1 view .LVU170
 699              		.loc 1 839 37 is_stmt 0 view .LVU171
 700 0002 0F4B     		ldr	r3, .L46
 701 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 702 0006 0F4A     		ldr	r2, .L46+4
 703 0008 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 704              		.loc 1 839 6 view .LVU172
 705 000a 8242     		cmp	r2, r0
 706 000c 08D0     		beq	.L45
 840:Core/Src/main.c ****   {
 841:Core/Src/main.c ****     buttonCurrentIndex++;
 842:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 843:Core/Src/main.c **** 
 844:Core/Src/main.c ****     if (buttonCurrentIndex == 4)
 845:Core/Src/main.c ****     {
 846:Core/Src/main.c ****       buttonOk = true;
 847:Core/Src/main.c ****     }
 848:Core/Src/main.c ****   }
 849:Core/Src/main.c ****   else
 850:Core/Src/main.c ****   {
 851:Core/Src/main.c ****     buttonCurrentIndex = 0;
 707              		.loc 1 851 5 is_stmt 1 view .LVU173
 708              		.loc 1 851 24 is_stmt 0 view .LVU174
 709 000e 0022     		movs	r2, #0
 710 0010 0B4B     		ldr	r3, .L46
 711 0012 1A70     		strb	r2, [r3]
 852:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 712              		.loc 1 852 5 is_stmt 1 view .LVU175
 713 0014 4FF40051 		mov	r1, #8192
 714 0018 0B48     		ldr	r0, .L46+8
 715              	.LVL38:
 716              		.loc 1 852 5 is_stmt 0 view .LVU176
 717 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 718              	.LVL39:
 719              	.L41:
 853:Core/Src/main.c ****   }
 854:Core/Src/main.c **** }
 720              		.loc 1 854 1 view .LVU177
 721 001e 10BD     		pop	{r4, pc}
 722              	.LVL40:
 723              	.L45:
 841:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 62


 724              		.loc 1 841 5 is_stmt 1 view .LVU178
 841:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 725              		.loc 1 841 23 is_stmt 0 view .LVU179
 726 0020 074C     		ldr	r4, .L46
 727 0022 0133     		adds	r3, r3, #1
 728 0024 2370     		strb	r3, [r4]
 842:Core/Src/main.c **** 
 729              		.loc 1 842 5 is_stmt 1 view .LVU180
 730 0026 0122     		movs	r2, #1
 731 0028 4FF40051 		mov	r1, #8192
 732 002c 0648     		ldr	r0, .L46+8
 733              	.LVL41:
 842:Core/Src/main.c **** 
 734              		.loc 1 842 5 is_stmt 0 view .LVU181
 735 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 736              	.LVL42:
 844:Core/Src/main.c ****     {
 737              		.loc 1 844 5 is_stmt 1 view .LVU182
 844:Core/Src/main.c ****     {
 738              		.loc 1 844 28 is_stmt 0 view .LVU183
 739 0032 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 844:Core/Src/main.c ****     {
 740              		.loc 1 844 8 view .LVU184
 741 0034 042B     		cmp	r3, #4
 742 0036 F2D1     		bne	.L41
 846:Core/Src/main.c ****     }
 743              		.loc 1 846 7 is_stmt 1 view .LVU185
 846:Core/Src/main.c ****     }
 744              		.loc 1 846 16 is_stmt 0 view .LVU186
 745 0038 044B     		ldr	r3, .L46+12
 746 003a 0122     		movs	r2, #1
 747 003c 1A70     		strb	r2, [r3]
 748 003e EEE7     		b	.L41
 749              	.L47:
 750              		.align	2
 751              	.L46:
 752 0040 00000000 		.word	buttonCurrentIndex
 753 0044 00000000 		.word	buttonOrderDefuse
 754 0048 00040240 		.word	1073873920
 755 004c 00000000 		.word	buttonOk
 756              		.cfi_endproc
 757              	.LFE93:
 759              		.section	.text.checkButtonOrderPlant,"ax",%progbits
 760              		.align	1
 761              		.global	checkButtonOrderPlant
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	checkButtonOrderPlant:
 767              	.LVL43:
 768              	.LFB94:
 855:Core/Src/main.c **** 
 856:Core/Src/main.c **** void checkButtonOrderPlant(uint8_t pressedButton)
 857:Core/Src/main.c **** {
 769              		.loc 1 857 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 63


 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		@ link register save eliminated.
 858:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 774              		.loc 1 858 3 view .LVU188
 775              		.loc 1 858 40 is_stmt 0 view .LVU189
 776 0000 0B4B     		ldr	r3, .L52
 777 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 778 0004 0B4A     		ldr	r2, .L52+4
 779 0006 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 780              		.loc 1 858 6 view .LVU190
 781 0008 8242     		cmp	r2, r0
 782 000a 03D0     		beq	.L51
 859:Core/Src/main.c ****   {
 860:Core/Src/main.c ****     buttonPlantCurrentIndex++;
 861:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 862:Core/Src/main.c ****     {
 863:Core/Src/main.c ****       bombPlanted = true;          // Flag indiquant que la bombe a été plantée
 864:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 865:Core/Src/main.c ****     }
 866:Core/Src/main.c ****   }
 867:Core/Src/main.c ****   else
 868:Core/Src/main.c ****   {
 869:Core/Src/main.c ****     buttonPlantCurrentIndex = 0;
 783              		.loc 1 869 5 is_stmt 1 view .LVU191
 784              		.loc 1 869 29 is_stmt 0 view .LVU192
 785 000c 084B     		ldr	r3, .L52
 786 000e 0022     		movs	r2, #0
 787 0010 1A70     		strb	r2, [r3]
 788              	.L48:
 870:Core/Src/main.c ****   }
 871:Core/Src/main.c **** }
 789              		.loc 1 871 1 view .LVU193
 790 0012 7047     		bx	lr
 791              	.L51:
 860:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 792              		.loc 1 860 5 is_stmt 1 view .LVU194
 860:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 793              		.loc 1 860 28 is_stmt 0 view .LVU195
 794 0014 0133     		adds	r3, r3, #1
 795 0016 DBB2     		uxtb	r3, r3
 796 0018 054A     		ldr	r2, .L52
 797 001a 1370     		strb	r3, [r2]
 861:Core/Src/main.c ****     {
 798              		.loc 1 861 5 is_stmt 1 view .LVU196
 861:Core/Src/main.c ****     {
 799              		.loc 1 861 8 is_stmt 0 view .LVU197
 800 001c 042B     		cmp	r3, #4
 801 001e F8D1     		bne	.L48
 863:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 802              		.loc 1 863 7 is_stmt 1 view .LVU198
 863:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 803              		.loc 1 863 19 is_stmt 0 view .LVU199
 804 0020 054B     		ldr	r3, .L52+8
 805 0022 0122     		movs	r2, #1
 806 0024 1A70     		strb	r2, [r3]
 864:Core/Src/main.c ****     }
 807              		.loc 1 864 7 is_stmt 1 view .LVU200
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 64


 864:Core/Src/main.c ****     }
 808              		.loc 1 864 31 is_stmt 0 view .LVU201
 809 0026 024B     		ldr	r3, .L52
 810 0028 0022     		movs	r2, #0
 811 002a 1A70     		strb	r2, [r3]
 812 002c 7047     		bx	lr
 813              	.L53:
 814 002e 00BF     		.align	2
 815              	.L52:
 816 0030 00000000 		.word	buttonPlantCurrentIndex
 817 0034 00000000 		.word	buttonOrderPlant
 818 0038 00000000 		.word	bombPlanted
 819              		.cfi_endproc
 820              	.LFE94:
 822              		.section	.text.BCD_SendCommand,"ax",%progbits
 823              		.align	1
 824              		.global	BCD_SendCommand
 825              		.syntax unified
 826              		.thumb
 827              		.thumb_func
 829              	BCD_SendCommand:
 830              	.LVL44:
 831              	.LFB96:
 872:Core/Src/main.c **** 
 873:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 874:Core/Src/main.c **** {
 875:Core/Src/main.c ****   play_track(SOUND_PUSH_BUTTON);
 876:Core/Src/main.c ****   switch (GPIO_Pin)
 877:Core/Src/main.c ****   {
 878:Core/Src/main.c ****   case BTN_1_Pin:
 879:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE))
 880:Core/Src/main.c ****     {
 881:Core/Src/main.c ****       printf("btn 1\r\n");
 882:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 883:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 884:Core/Src/main.c ****       {
 885:Core/Src/main.c ****         checkButtonOrderPlant(1);
 886:Core/Src/main.c ****       }
 887:Core/Src/main.c ****       else
 888:Core/Src/main.c ****       {
 889:Core/Src/main.c ****         checkUserInput(1);
 890:Core/Src/main.c ****       }
 891:Core/Src/main.c ****     }
 892:Core/Src/main.c ****     break;
 893:Core/Src/main.c ****   case BTN_2_Pin:
 894:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE))
 895:Core/Src/main.c ****     {
 896:Core/Src/main.c ****       printf("btn 2\r\n");
 897:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 898:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 899:Core/Src/main.c ****       {
 900:Core/Src/main.c ****         checkButtonOrderPlant(2);
 901:Core/Src/main.c ****       }
 902:Core/Src/main.c ****       else
 903:Core/Src/main.c ****       {
 904:Core/Src/main.c ****         checkUserInput(2);
 905:Core/Src/main.c ****       }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 65


 906:Core/Src/main.c ****     }
 907:Core/Src/main.c ****     break;
 908:Core/Src/main.c ****   case BTN_3_Pin:
 909:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE))
 910:Core/Src/main.c ****     {
 911:Core/Src/main.c ****       printf("btn 3\r\n");
 912:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 913:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 914:Core/Src/main.c ****       {
 915:Core/Src/main.c ****         checkButtonOrderPlant(3);
 916:Core/Src/main.c ****       }
 917:Core/Src/main.c ****       else
 918:Core/Src/main.c ****       {
 919:Core/Src/main.c ****         checkUserInput(3);
 920:Core/Src/main.c ****       }
 921:Core/Src/main.c ****     }
 922:Core/Src/main.c ****     break;
 923:Core/Src/main.c ****   case BTN_4_Pin:
 924:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE))
 925:Core/Src/main.c ****     {
 926:Core/Src/main.c ****       printf("btn 4\r\n");
 927:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 928:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 929:Core/Src/main.c ****       {
 930:Core/Src/main.c ****         checkButtonOrderPlant(4);
 931:Core/Src/main.c ****       }
 932:Core/Src/main.c ****       else
 933:Core/Src/main.c ****       {
 934:Core/Src/main.c ****         checkUserInput(4);
 935:Core/Src/main.c ****       }
 936:Core/Src/main.c ****     }
 937:Core/Src/main.c ****     break;
 938:Core/Src/main.c ****   default:
 939:Core/Src/main.c ****     break;
 940:Core/Src/main.c ****   }
 941:Core/Src/main.c **** }
 942:Core/Src/main.c **** // endregion
 943:Core/Src/main.c **** 
 944:Core/Src/main.c **** // Fonction BCD
 945:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
 946:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data)
 947:Core/Src/main.c **** {
 832              		.loc 1 947 1 is_stmt 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 8
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836              		.loc 1 947 1 is_stmt 0 view .LVU203
 837 0000 10B5     		push	{r4, lr}
 838              	.LCFI12:
 839              		.cfi_def_cfa_offset 8
 840              		.cfi_offset 4, -8
 841              		.cfi_offset 14, -4
 842 0002 82B0     		sub	sp, sp, #8
 843              	.LCFI13:
 844              		.cfi_def_cfa_offset 16
 948:Core/Src/main.c ****   uint8_t mot[2];
 845              		.loc 1 948 3 is_stmt 1 view .LVU204
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 66


 949:Core/Src/main.c ****   mot[0] = addr;
 846              		.loc 1 949 3 view .LVU205
 847              		.loc 1 949 10 is_stmt 0 view .LVU206
 848 0004 8DF80400 		strb	r0, [sp, #4]
 950:Core/Src/main.c ****   mot[1] = data;
 849              		.loc 1 950 3 is_stmt 1 view .LVU207
 850              		.loc 1 950 10 is_stmt 0 view .LVU208
 851 0008 8DF80510 		strb	r1, [sp, #5]
 951:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 852              		.loc 1 951 3 is_stmt 1 view .LVU209
 853 000c 0A4C     		ldr	r4, .L56
 854 000e 0022     		movs	r2, #0
 855 0010 4FF48071 		mov	r1, #256
 856              	.LVL45:
 857              		.loc 1 951 3 is_stmt 0 view .LVU210
 858 0014 2046     		mov	r0, r4
 859              	.LVL46:
 860              		.loc 1 951 3 view .LVU211
 861 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 862              	.LVL47:
 952:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 863              		.loc 1 952 3 is_stmt 1 view .LVU212
 864 001a 4FF47A73 		mov	r3, #1000
 865 001e 0222     		movs	r2, #2
 866 0020 01A9     		add	r1, sp, #4
 867 0022 0648     		ldr	r0, .L56+4
 868 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 869              	.LVL48:
 953:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 870              		.loc 1 953 3 view .LVU213
 871 0028 0122     		movs	r2, #1
 872 002a 4FF48071 		mov	r1, #256
 873 002e 2046     		mov	r0, r4
 874 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 875              	.LVL49:
 954:Core/Src/main.c **** }
 876              		.loc 1 954 1 is_stmt 0 view .LVU214
 877 0034 02B0     		add	sp, sp, #8
 878              	.LCFI14:
 879              		.cfi_def_cfa_offset 8
 880              		@ sp needed
 881 0036 10BD     		pop	{r4, pc}
 882              	.L57:
 883              		.align	2
 884              	.L56:
 885 0038 00000240 		.word	1073872896
 886 003c 00000000 		.word	hspi1
 887              		.cfi_endproc
 888              	.LFE96:
 890              		.section	.text.BCD_Init,"ax",%progbits
 891              		.align	1
 892              		.global	BCD_Init
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 897              	BCD_Init:
 898              	.LVL50:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 67


 899              	.LFB97:
 955:Core/Src/main.c **** 
 956:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second)
 957:Core/Src/main.c **** {
 900              		.loc 1 957 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 0
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		.loc 1 957 1 is_stmt 0 view .LVU216
 905 0000 70B5     		push	{r4, r5, r6, lr}
 906              	.LCFI15:
 907              		.cfi_def_cfa_offset 16
 908              		.cfi_offset 4, -16
 909              		.cfi_offset 5, -12
 910              		.cfi_offset 6, -8
 911              		.cfi_offset 14, -4
 912 0002 0546     		mov	r5, r0
 958:Core/Src/main.c **** 
 959:Core/Src/main.c ****   BCD_SendCommand(0x0C, 0x01); // shutdown pour reset/economie energie
 913              		.loc 1 959 3 is_stmt 1 view .LVU217
 914 0004 0121     		movs	r1, #1
 915 0006 0C20     		movs	r0, #12
 916              	.LVL51:
 917              		.loc 1 959 3 is_stmt 0 view .LVU218
 918 0008 FFF7FEFF 		bl	BCD_SendCommand
 919              	.LVL52:
 960:Core/Src/main.c ****   BCD_SendCommand(0x09, 0x0F); // decode permet utiliser tab predefinie au lieu seg/seg
 920              		.loc 1 960 3 is_stmt 1 view .LVU219
 921 000c 0F21     		movs	r1, #15
 922 000e 0920     		movs	r0, #9
 923 0010 FFF7FEFF 		bl	BCD_SendCommand
 924              	.LVL53:
 961:Core/Src/main.c ****   BCD_SendCommand(0x0B, 0x03); // scanlimit
 925              		.loc 1 961 3 view .LVU220
 926 0014 0321     		movs	r1, #3
 927 0016 0B20     		movs	r0, #11
 928 0018 FFF7FEFF 		bl	BCD_SendCommand
 929              	.LVL54:
 962:Core/Src/main.c ****   BCD_SendCommand(0x0A, 0x01); // intensity regle intensite
 930              		.loc 1 962 3 view .LVU221
 931 001c 0121     		movs	r1, #1
 932 001e 0A20     		movs	r0, #10
 933 0020 FFF7FEFF 		bl	BCD_SendCommand
 934              	.LVL55:
 963:Core/Src/main.c **** 
 964:Core/Src/main.c ****   for (int i = 0; i < 3; i++)
 935              		.loc 1 964 3 view .LVU222
 936              	.LBB12:
 937              		.loc 1 964 8 view .LVU223
 938              		.loc 1 964 12 is_stmt 0 view .LVU224
 939 0024 0024     		movs	r4, #0
 940              		.loc 1 964 3 view .LVU225
 941 0026 0EE0     		b	.L59
 942              	.LVL56:
 943              	.L60:
 965:Core/Src/main.c ****   {
 966:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0xFF);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 68


 944              		.loc 1 966 5 is_stmt 1 view .LVU226
 945 0028 FF21     		movs	r1, #255
 946 002a 0846     		mov	r0, r1
 947 002c FFF7FEFF 		bl	BCD_SendCommand
 948              	.LVL57:
 967:Core/Src/main.c ****     HAL_Delay(50);
 949              		.loc 1 967 5 view .LVU227
 950 0030 3220     		movs	r0, #50
 951 0032 FFF7FEFF 		bl	HAL_Delay
 952              	.LVL58:
 968:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0x00);
 953              		.loc 1 968 5 view .LVU228
 954 0036 0021     		movs	r1, #0
 955 0038 FF20     		movs	r0, #255
 956 003a FFF7FEFF 		bl	BCD_SendCommand
 957              	.LVL59:
 969:Core/Src/main.c ****     HAL_Delay(50);
 958              		.loc 1 969 5 view .LVU229
 959 003e 3220     		movs	r0, #50
 960 0040 FFF7FEFF 		bl	HAL_Delay
 961              	.LVL60:
 964:Core/Src/main.c ****   {
 962              		.loc 1 964 27 discriminator 3 view .LVU230
 963 0044 0134     		adds	r4, r4, #1
 964              	.LVL61:
 965              	.L59:
 964:Core/Src/main.c ****   {
 966              		.loc 1 964 21 discriminator 1 view .LVU231
 967 0046 022C     		cmp	r4, #2
 968 0048 EEDD     		ble	.L60
 969              	.LBE12:
 970:Core/Src/main.c ****   }
 971:Core/Src/main.c **** 
 972:Core/Src/main.c ****   // Modif
 973:Core/Src/main.c **** 
 974:Core/Src/main.c ****   uint8_t seconds = 0;
 970              		.loc 1 974 3 view .LVU232
 971              	.LVL62:
 975:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 972              		.loc 1 975 3 view .LVU233
 976:Core/Src/main.c ****   uint8_t minutes = 0;
 973              		.loc 1 976 3 view .LVU234
 977:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 974              		.loc 1 977 3 view .LVU235
 978:Core/Src/main.c **** 
 979:Core/Src/main.c ****   minutes = time_in_second / 60;
 975              		.loc 1 979 3 view .LVU236
 976              		.loc 1 979 11 is_stmt 0 view .LVU237
 977 004a 1B4E     		ldr	r6, .L66
 978 004c A6FB0536 		umull	r3, r6, r6, r5
 979 0050 7309     		lsrs	r3, r6, #5
 980 0052 C6F34716 		ubfx	r6, r6, #5, #8
 981              	.LVL63:
 980:Core/Src/main.c ****   seconds = time_in_second % 60;
 982              		.loc 1 980 3 is_stmt 1 view .LVU238
 983              		.loc 1 980 11 is_stmt 0 view .LVU239
 984 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 69


 985 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 986              	.LVL64:
 987              		.loc 1 980 11 view .LVU240
 988 005e E4B2     		uxtb	r4, r4
 989              	.LVL65:
 981:Core/Src/main.c **** 
 982:Core/Src/main.c ****   if (minutes >= 10)
 990              		.loc 1 982 3 is_stmt 1 view .LVU241
 991              		.loc 1 982 6 is_stmt 0 view .LVU242
 992 0060 092E     		cmp	r6, #9
 993 0062 25D9     		bls	.L63
 983:Core/Src/main.c ****   {
 984:Core/Src/main.c ****     diz_minutes = minutes / 10;
 994              		.loc 1 984 5 is_stmt 1 view .LVU243
 995              		.loc 1 984 17 is_stmt 0 view .LVU244
 996 0064 1549     		ldr	r1, .L66+4
 997 0066 A1FB0631 		umull	r3, r1, r1, r6
 998 006a CB08     		lsrs	r3, r1, #3
 999 006c 1946     		mov	r1, r3
 1000              	.LVL66:
 985:Core/Src/main.c ****     minutes = minutes % 10;
 1001              		.loc 1 985 5 is_stmt 1 view .LVU245
 1002              		.loc 1 985 13 is_stmt 0 view .LVU246
 1003 006e 03EB8303 		add	r3, r3, r3, lsl #2
 1004              	.LVL67:
 1005              		.loc 1 985 13 view .LVU247
 1006 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 1007 0076 DEB2     		uxtb	r6, r3
 1008              	.LVL68:
 1009              	.L61:
 986:Core/Src/main.c ****   }
 987:Core/Src/main.c ****   if (seconds >= 10)
 1010              		.loc 1 987 3 is_stmt 1 view .LVU248
 1011              		.loc 1 987 6 is_stmt 0 view .LVU249
 1012 0078 092C     		cmp	r4, #9
 1013 007a 1BD9     		bls	.L64
 988:Core/Src/main.c ****   {
 989:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1014              		.loc 1 989 5 is_stmt 1 view .LVU250
 1015              		.loc 1 989 17 is_stmt 0 view .LVU251
 1016 007c 0F4D     		ldr	r5, .L66+4
 1017              	.LVL69:
 1018              		.loc 1 989 17 view .LVU252
 1019 007e A5FB0435 		umull	r3, r5, r5, r4
 1020 0082 EB08     		lsrs	r3, r5, #3
 1021 0084 1D46     		mov	r5, r3
 1022              	.LVL70:
 990:Core/Src/main.c ****     seconds = seconds % 10;
 1023              		.loc 1 990 5 is_stmt 1 view .LVU253
 1024              		.loc 1 990 13 is_stmt 0 view .LVU254
 1025 0086 03EB8303 		add	r3, r3, r3, lsl #2
 1026              	.LVL71:
 1027              		.loc 1 990 13 view .LVU255
 1028 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 1029 008e DCB2     		uxtb	r4, r3
 1030              	.LVL72:
 1031              	.L62:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 70


 991:Core/Src/main.c ****   }
 992:Core/Src/main.c **** 
 993:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1032              		.loc 1 993 3 is_stmt 1 view .LVU256
 1033 0090 0120     		movs	r0, #1
 1034 0092 FFF7FEFF 		bl	BCD_SendCommand
 1035              	.LVL73:
 994:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1036              		.loc 1 994 3 view .LVU257
 1037 0096 3146     		mov	r1, r6
 1038 0098 0220     		movs	r0, #2
 1039 009a FFF7FEFF 		bl	BCD_SendCommand
 1040              	.LVL74:
 995:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1041              		.loc 1 995 3 view .LVU258
 1042 009e 2946     		mov	r1, r5
 1043 00a0 0320     		movs	r0, #3
 1044 00a2 FFF7FEFF 		bl	BCD_SendCommand
 1045              	.LVL75:
 996:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1046              		.loc 1 996 3 view .LVU259
 1047 00a6 2146     		mov	r1, r4
 1048 00a8 0420     		movs	r0, #4
 1049 00aa FFF7FEFF 		bl	BCD_SendCommand
 1050              	.LVL76:
 997:Core/Src/main.c **** }
 1051              		.loc 1 997 1 is_stmt 0 view .LVU260
 1052 00ae 70BD     		pop	{r4, r5, r6, pc}
 1053              	.LVL77:
 1054              	.L63:
 977:Core/Src/main.c **** 
 1055              		.loc 1 977 11 view .LVU261
 1056 00b0 0021     		movs	r1, #0
 1057 00b2 E1E7     		b	.L61
 1058              	.LVL78:
 1059              	.L64:
 975:Core/Src/main.c ****   uint8_t minutes = 0;
 1060              		.loc 1 975 11 view .LVU262
 1061 00b4 0025     		movs	r5, #0
 1062 00b6 EBE7     		b	.L62
 1063              	.L67:
 1064              		.align	2
 1065              	.L66:
 1066 00b8 89888888 		.word	-2004318071
 1067 00bc CDCCCCCC 		.word	-858993459
 1068              		.cfi_endproc
 1069              	.LFE97:
 1071              		.section	.text.BCD_updateClock,"ax",%progbits
 1072              		.align	1
 1073              		.global	BCD_updateClock
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1078              	BCD_updateClock:
 1079              	.LVL79:
 1080              	.LFB98:
 998:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 71


 999:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second)
1000:Core/Src/main.c **** {
 1081              		.loc 1 1000 1 is_stmt 1 view -0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
1001:Core/Src/main.c **** 
1002:Core/Src/main.c ****   if (time_in_second == 0)
 1085              		.loc 1 1002 3 view .LVU264
 1086              		.loc 1 1002 6 is_stmt 0 view .LVU265
 1087 0000 0028     		cmp	r0, #0
 1088 0002 3AD0     		beq	.L72
1000:Core/Src/main.c **** 
 1089              		.loc 1 1000 1 view .LVU266
 1090 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1091              	.LCFI16:
 1092              		.cfi_def_cfa_offset 24
 1093              		.cfi_offset 3, -24
 1094              		.cfi_offset 4, -20
 1095              		.cfi_offset 5, -16
 1096              		.cfi_offset 6, -12
 1097              		.cfi_offset 7, -8
 1098              		.cfi_offset 14, -4
1003:Core/Src/main.c ****   {
1004:Core/Src/main.c ****     return 0;
1005:Core/Src/main.c ****   }
1006:Core/Src/main.c **** 
1007:Core/Src/main.c ****   time_in_second--;
 1099              		.loc 1 1007 3 is_stmt 1 view .LVU267
 1100              		.loc 1 1007 17 is_stmt 0 view .LVU268
 1101 0006 441E     		subs	r4, r0, #1
 1102 0008 A4B2     		uxth	r4, r4
 1103              	.LVL80:
1008:Core/Src/main.c **** 
1009:Core/Src/main.c ****   uint8_t seconds = 0;
 1104              		.loc 1 1009 3 is_stmt 1 view .LVU269
1010:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 1105              		.loc 1 1010 3 view .LVU270
1011:Core/Src/main.c ****   uint8_t minutes = 0;
 1106              		.loc 1 1011 3 view .LVU271
1012:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 1107              		.loc 1 1012 3 view .LVU272
1013:Core/Src/main.c **** 
1014:Core/Src/main.c ****   minutes = time_in_second / 60;
 1108              		.loc 1 1014 3 view .LVU273
 1109              		.loc 1 1014 11 is_stmt 0 view .LVU274
 1110 000a 1D4E     		ldr	r6, .L79
 1111 000c A6FB0436 		umull	r3, r6, r6, r4
 1112 0010 7509     		lsrs	r5, r6, #5
 1113 0012 C6F34716 		ubfx	r6, r6, #5, #8
 1114              	.LVL81:
1015:Core/Src/main.c ****   seconds = time_in_second % 60;
 1115              		.loc 1 1015 3 is_stmt 1 view .LVU275
 1116              		.loc 1 1015 11 is_stmt 0 view .LVU276
 1117 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
 1118 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 1119 001e EDB2     		uxtb	r5, r5
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 72


 1120              	.LVL82:
1016:Core/Src/main.c **** 
1017:Core/Src/main.c ****   if (seconds >= 10)
 1121              		.loc 1 1017 3 is_stmt 1 view .LVU277
 1122              		.loc 1 1017 6 is_stmt 0 view .LVU278
 1123 0020 092D     		cmp	r5, #9
 1124 0022 0AD9     		bls	.L73
1018:Core/Src/main.c ****   {
1019:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1125              		.loc 1 1019 5 is_stmt 1 view .LVU279
 1126              		.loc 1 1019 17 is_stmt 0 view .LVU280
 1127 0024 174F     		ldr	r7, .L79+4
 1128 0026 A7FB0537 		umull	r3, r7, r7, r5
 1129 002a FB08     		lsrs	r3, r7, #3
 1130 002c 1F46     		mov	r7, r3
 1131              	.LVL83:
1020:Core/Src/main.c ****     seconds = seconds % 10;
 1132              		.loc 1 1020 5 is_stmt 1 view .LVU281
 1133              		.loc 1 1020 13 is_stmt 0 view .LVU282
 1134 002e 03EB8303 		add	r3, r3, r3, lsl #2
 1135              	.LVL84:
 1136              		.loc 1 1020 13 view .LVU283
 1137 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 1138 0036 DDB2     		uxtb	r5, r3
 1139              	.LVL85:
 1140              		.loc 1 1020 13 view .LVU284
 1141 0038 00E0     		b	.L70
 1142              	.LVL86:
 1143              	.L73:
1010:Core/Src/main.c ****   uint8_t minutes = 0;
 1144              		.loc 1 1010 11 view .LVU285
 1145 003a 0027     		movs	r7, #0
 1146              	.LVL87:
 1147              	.L70:
1021:Core/Src/main.c ****   }
1022:Core/Src/main.c ****   if (minutes >= 10)
 1148              		.loc 1 1022 3 is_stmt 1 view .LVU286
 1149              		.loc 1 1022 6 is_stmt 0 view .LVU287
 1150 003c 092E     		cmp	r6, #9
 1151 003e 0AD9     		bls	.L74
1023:Core/Src/main.c ****   {
1024:Core/Src/main.c ****     diz_minutes = minutes / 10;
 1152              		.loc 1 1024 5 is_stmt 1 view .LVU288
 1153              		.loc 1 1024 17 is_stmt 0 view .LVU289
 1154 0040 1049     		ldr	r1, .L79+4
 1155 0042 A1FB0631 		umull	r3, r1, r1, r6
 1156 0046 CB08     		lsrs	r3, r1, #3
 1157 0048 1946     		mov	r1, r3
 1158              	.LVL88:
1025:Core/Src/main.c ****     minutes = minutes % 10;
 1159              		.loc 1 1025 5 is_stmt 1 view .LVU290
 1160              		.loc 1 1025 13 is_stmt 0 view .LVU291
 1161 004a 03EB8303 		add	r3, r3, r3, lsl #2
 1162              	.LVL89:
 1163              		.loc 1 1025 13 view .LVU292
 1164 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 1165 0052 DEB2     		uxtb	r6, r3
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 73


 1166              	.LVL90:
 1167              		.loc 1 1025 13 view .LVU293
 1168 0054 00E0     		b	.L71
 1169              	.LVL91:
 1170              	.L74:
1012:Core/Src/main.c **** 
 1171              		.loc 1 1012 11 view .LVU294
 1172 0056 0021     		movs	r1, #0
 1173              	.LVL92:
 1174              	.L71:
1026:Core/Src/main.c ****   }
1027:Core/Src/main.c **** 
1028:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1175              		.loc 1 1028 3 is_stmt 1 view .LVU295
 1176 0058 0120     		movs	r0, #1
 1177 005a FFF7FEFF 		bl	BCD_SendCommand
 1178              	.LVL93:
1029:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1179              		.loc 1 1029 3 view .LVU296
 1180 005e 3146     		mov	r1, r6
 1181 0060 0220     		movs	r0, #2
 1182 0062 FFF7FEFF 		bl	BCD_SendCommand
 1183              	.LVL94:
1030:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1184              		.loc 1 1030 3 view .LVU297
 1185 0066 3946     		mov	r1, r7
 1186 0068 0320     		movs	r0, #3
 1187 006a FFF7FEFF 		bl	BCD_SendCommand
 1188              	.LVL95:
1031:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1189              		.loc 1 1031 3 view .LVU298
 1190 006e 2946     		mov	r1, r5
 1191 0070 0420     		movs	r0, #4
 1192 0072 FFF7FEFF 		bl	BCD_SendCommand
 1193              	.LVL96:
1032:Core/Src/main.c **** 
1033:Core/Src/main.c ****   return time_in_second;
 1194              		.loc 1 1033 3 view .LVU299
 1195              		.loc 1 1033 10 is_stmt 0 view .LVU300
 1196 0076 2046     		mov	r0, r4
1034:Core/Src/main.c **** }
 1197              		.loc 1 1034 1 view .LVU301
 1198 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1199              	.LVL97:
 1200              	.L72:
 1201              	.LCFI17:
 1202              		.cfi_def_cfa_offset 0
 1203              		.cfi_restore 3
 1204              		.cfi_restore 4
 1205              		.cfi_restore 5
 1206              		.cfi_restore 6
 1207              		.cfi_restore 7
 1208              		.cfi_restore 14
1004:Core/Src/main.c ****   }
 1209              		.loc 1 1004 12 view .LVU302
 1210 007a 0020     		movs	r0, #0
 1211              	.LVL98:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 74


 1212              		.loc 1 1034 1 view .LVU303
 1213 007c 7047     		bx	lr
 1214              	.L80:
 1215 007e 00BF     		.align	2
 1216              	.L79:
 1217 0080 89888888 		.word	-2004318071
 1218 0084 CDCCCCCC 		.word	-858993459
 1219              		.cfi_endproc
 1220              	.LFE98:
 1222              		.section	.text.play,"ax",%progbits
 1223              		.align	1
 1224              		.global	play
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1229              	play:
 1230              	.LFB99:
1035:Core/Src/main.c **** // endregion
1036:Core/Src/main.c **** 
1037:Core/Src/main.c **** void play(void)
1038:Core/Src/main.c **** {
 1231              		.loc 1 1038 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 8
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235 0000 00B5     		push	{lr}
 1236              	.LCFI18:
 1237              		.cfi_def_cfa_offset 4
 1238              		.cfi_offset 14, -4
 1239 0002 83B0     		sub	sp, sp, #12
 1240              	.LCFI19:
 1241              		.cfi_def_cfa_offset 16
1039:Core/Src/main.c ****   uint8_t array[4] = {0xAA, 0x02, 0x00, 0xAC};
 1242              		.loc 1 1039 3 view .LVU305
 1243              		.loc 1 1039 11 is_stmt 0 view .LVU306
 1244 0004 064B     		ldr	r3, .L83
 1245 0006 0193     		str	r3, [sp, #4]
1040:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1246              		.loc 1 1040 3 is_stmt 1 view .LVU307
 1247 0008 4FF47A73 		mov	r3, #1000
 1248 000c 0422     		movs	r2, #4
 1249 000e 0DEB0201 		add	r1, sp, r2
 1250 0012 0448     		ldr	r0, .L83+4
 1251 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1252              	.LVL99:
1041:Core/Src/main.c **** }
 1253              		.loc 1 1041 1 is_stmt 0 view .LVU308
 1254 0018 03B0     		add	sp, sp, #12
 1255              	.LCFI20:
 1256              		.cfi_def_cfa_offset 4
 1257              		@ sp needed
 1258 001a 5DF804FB 		ldr	pc, [sp], #4
 1259              	.L84:
 1260 001e 00BF     		.align	2
 1261              	.L83:
 1262 0020 AA0200AC 		.word	-1409285462
 1263 0024 00000000 		.word	huart4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 75


 1264              		.cfi_endproc
 1265              	.LFE99:
 1267              		.section	.text.play_track,"ax",%progbits
 1268              		.align	1
 1269              		.global	play_track
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1274              	play_track:
 1275              	.LVL100:
 1276              	.LFB100:
1042:Core/Src/main.c **** 
1043:Core/Src/main.c **** void play_track(uint8_t track_nb)
1044:Core/Src/main.c **** {
 1277              		.loc 1 1044 1 is_stmt 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 8
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281              		.loc 1 1044 1 is_stmt 0 view .LVU310
 1282 0000 00B5     		push	{lr}
 1283              	.LCFI21:
 1284              		.cfi_def_cfa_offset 4
 1285              		.cfi_offset 14, -4
 1286 0002 83B0     		sub	sp, sp, #12
 1287              	.LCFI22:
 1288              		.cfi_def_cfa_offset 16
1045:Core/Src/main.c ****   uint8_t array[6] = {0xAA, 0x07, 0x02, 0x00, track_nb, 0xB3 + track_nb};
 1289              		.loc 1 1045 3 is_stmt 1 view .LVU311
 1290              		.loc 1 1045 11 is_stmt 0 view .LVU312
 1291 0004 AA23     		movs	r3, #170
 1292 0006 8DF80030 		strb	r3, [sp]
 1293 000a 0723     		movs	r3, #7
 1294 000c 8DF80130 		strb	r3, [sp, #1]
 1295 0010 0223     		movs	r3, #2
 1296 0012 8DF80230 		strb	r3, [sp, #2]
 1297 0016 0023     		movs	r3, #0
 1298 0018 8DF80330 		strb	r3, [sp, #3]
 1299 001c 8DF80400 		strb	r0, [sp, #4]
 1300              		.loc 1 1045 62 view .LVU313
 1301 0020 4D38     		subs	r0, r0, #77
 1302              	.LVL101:
 1303              		.loc 1 1045 11 view .LVU314
 1304 0022 8DF80500 		strb	r0, [sp, #5]
1046:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1305              		.loc 1 1046 3 is_stmt 1 view .LVU315
 1306 0026 4FF47A73 		mov	r3, #1000
 1307 002a 0622     		movs	r2, #6
 1308 002c 6946     		mov	r1, sp
 1309 002e 0348     		ldr	r0, .L87
 1310 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1311              	.LVL102:
1047:Core/Src/main.c **** }
 1312              		.loc 1 1047 1 is_stmt 0 view .LVU316
 1313 0034 03B0     		add	sp, sp, #12
 1314              	.LCFI23:
 1315              		.cfi_def_cfa_offset 4
 1316              		@ sp needed
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 76


 1317 0036 5DF804FB 		ldr	pc, [sp], #4
 1318              	.L88:
 1319 003a 00BF     		.align	2
 1320              	.L87:
 1321 003c 00000000 		.word	huart4
 1322              		.cfi_endproc
 1323              	.LFE100:
 1325              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 1326              		.align	2
 1327              	.LC1:
 1328 0000 62746E20 		.ascii	"btn 1\015\000"
 1328      310D00
 1329 0007 00       		.align	2
 1330              	.LC2:
 1331 0008 62746E20 		.ascii	"btn 2\015\000"
 1331      320D00
 1332 000f 00       		.align	2
 1333              	.LC3:
 1334 0010 62746E20 		.ascii	"btn 3\015\000"
 1334      330D00
 1335 0017 00       		.align	2
 1336              	.LC4:
 1337 0018 62746E20 		.ascii	"btn 4\015\000"
 1337      340D00
 1338              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1339              		.align	1
 1340              		.global	HAL_GPIO_EXTI_Callback
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1345              	HAL_GPIO_EXTI_Callback:
 1346              	.LVL103:
 1347              	.LFB95:
 874:Core/Src/main.c ****   play_track(SOUND_PUSH_BUTTON);
 1348              		.loc 1 874 1 is_stmt 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 0
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 874:Core/Src/main.c ****   play_track(SOUND_PUSH_BUTTON);
 1352              		.loc 1 874 1 is_stmt 0 view .LVU318
 1353 0000 10B5     		push	{r4, lr}
 1354              	.LCFI24:
 1355              		.cfi_def_cfa_offset 8
 1356              		.cfi_offset 4, -8
 1357              		.cfi_offset 14, -4
 1358 0002 0446     		mov	r4, r0
 875:Core/Src/main.c ****   switch (GPIO_Pin)
 1359              		.loc 1 875 3 is_stmt 1 view .LVU319
 1360 0004 0520     		movs	r0, #5
 1361              	.LVL104:
 875:Core/Src/main.c ****   switch (GPIO_Pin)
 1362              		.loc 1 875 3 is_stmt 0 view .LVU320
 1363 0006 FFF7FEFF 		bl	play_track
 1364              	.LVL105:
 876:Core/Src/main.c ****   {
 1365              		.loc 1 876 3 is_stmt 1 view .LVU321
 1366 000a B4F5006F 		cmp	r4, #2048
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 77


 1367 000e 34D0     		beq	.L90
 1368 0010 1AD8     		bhi	.L91
 1369 0012 202C     		cmp	r4, #32
 1370 0014 54D0     		beq	.L92
 1371 0016 402C     		cmp	r4, #64
 1372 0018 37D1     		bne	.L89
 909:Core/Src/main.c ****     {
 1373              		.loc 1 909 5 view .LVU322
 909:Core/Src/main.c ****     {
 1374              		.loc 1 909 9 is_stmt 0 view .LVU323
 1375 001a FFF7FEFF 		bl	HAL_GetTick
 1376              	.LVL106:
 909:Core/Src/main.c ****     {
 1377              		.loc 1 909 39 discriminator 1 view .LVU324
 1378 001e 354B     		ldr	r3, .L102
 1379 0020 9B68     		ldr	r3, [r3, #8]
 909:Core/Src/main.c ****     {
 1380              		.loc 1 909 43 discriminator 1 view .LVU325
 1381 0022 03F59673 		add	r3, r3, #300
 909:Core/Src/main.c ****     {
 1382              		.loc 1 909 8 discriminator 1 view .LVU326
 1383 0026 9842     		cmp	r0, r3
 1384 0028 2FD9     		bls	.L89
 911:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 1385              		.loc 1 911 7 is_stmt 1 view .LVU327
 1386 002a 3348     		ldr	r0, .L102+4
 1387 002c FFF7FEFF 		bl	puts
 1388              	.LVL107:
 912:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1389              		.loc 1 912 7 view .LVU328
 912:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1390              		.loc 1 912 26 is_stmt 0 view .LVU329
 1391 0030 FFF7FEFF 		bl	HAL_GetTick
 1392              	.LVL108:
 912:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1393              		.loc 1 912 24 discriminator 1 view .LVU330
 1394 0034 2F4B     		ldr	r3, .L102
 1395 0036 9860     		str	r0, [r3, #8]
 913:Core/Src/main.c ****       {
 1396              		.loc 1 913 7 is_stmt 1 view .LVU331
 913:Core/Src/main.c ****       {
 1397              		.loc 1 913 16 is_stmt 0 view .LVU332
 1398 0038 304B     		ldr	r3, .L102+8
 1399 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 913:Core/Src/main.c ****       {
 1400              		.loc 1 913 10 view .LVU333
 1401 003c 002B     		cmp	r3, #0
 1402 003e 3BD1     		bne	.L98
 915:Core/Src/main.c ****       }
 1403              		.loc 1 915 9 is_stmt 1 view .LVU334
 1404 0040 0320     		movs	r0, #3
 1405 0042 FFF7FEFF 		bl	checkButtonOrderPlant
 1406              	.LVL109:
 1407 0046 20E0     		b	.L89
 1408              	.L91:
 876:Core/Src/main.c ****   {
 1409              		.loc 1 876 3 is_stmt 0 view .LVU335
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 78


 1410 0048 B4F5805F 		cmp	r4, #4096
 1411 004c 1DD1     		bne	.L89
 894:Core/Src/main.c ****     {
 1412              		.loc 1 894 5 is_stmt 1 view .LVU336
 894:Core/Src/main.c ****     {
 1413              		.loc 1 894 9 is_stmt 0 view .LVU337
 1414 004e FFF7FEFF 		bl	HAL_GetTick
 1415              	.LVL110:
 894:Core/Src/main.c ****     {
 1416              		.loc 1 894 39 discriminator 1 view .LVU338
 1417 0052 284B     		ldr	r3, .L102
 1418 0054 5B68     		ldr	r3, [r3, #4]
 894:Core/Src/main.c ****     {
 1419              		.loc 1 894 43 discriminator 1 view .LVU339
 1420 0056 03F59673 		add	r3, r3, #300
 894:Core/Src/main.c ****     {
 1421              		.loc 1 894 8 discriminator 1 view .LVU340
 1422 005a 9842     		cmp	r0, r3
 1423 005c 15D9     		bls	.L89
 896:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 1424              		.loc 1 896 7 is_stmt 1 view .LVU341
 1425 005e 2848     		ldr	r0, .L102+12
 1426 0060 FFF7FEFF 		bl	puts
 1427              	.LVL111:
 897:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1428              		.loc 1 897 7 view .LVU342
 897:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1429              		.loc 1 897 26 is_stmt 0 view .LVU343
 1430 0064 FFF7FEFF 		bl	HAL_GetTick
 1431              	.LVL112:
 897:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1432              		.loc 1 897 24 discriminator 1 view .LVU344
 1433 0068 224B     		ldr	r3, .L102
 1434 006a 5860     		str	r0, [r3, #4]
 898:Core/Src/main.c ****       {
 1435              		.loc 1 898 7 is_stmt 1 view .LVU345
 898:Core/Src/main.c ****       {
 1436              		.loc 1 898 16 is_stmt 0 view .LVU346
 1437 006c 234B     		ldr	r3, .L102+8
 1438 006e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 898:Core/Src/main.c ****       {
 1439              		.loc 1 898 10 view .LVU347
 1440 0070 F3B9     		cbnz	r3, .L97
 900:Core/Src/main.c ****       }
 1441              		.loc 1 900 9 is_stmt 1 view .LVU348
 1442 0072 0220     		movs	r0, #2
 1443 0074 FFF7FEFF 		bl	checkButtonOrderPlant
 1444              	.LVL113:
 1445 0078 07E0     		b	.L89
 1446              	.L90:
 879:Core/Src/main.c ****     {
 1447              		.loc 1 879 5 view .LVU349
 879:Core/Src/main.c ****     {
 1448              		.loc 1 879 9 is_stmt 0 view .LVU350
 1449 007a FFF7FEFF 		bl	HAL_GetTick
 1450              	.LVL114:
 879:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 79


 1451              		.loc 1 879 39 discriminator 1 view .LVU351
 1452 007e 1D4B     		ldr	r3, .L102
 1453 0080 1B68     		ldr	r3, [r3]
 879:Core/Src/main.c ****     {
 1454              		.loc 1 879 43 discriminator 1 view .LVU352
 1455 0082 03F59673 		add	r3, r3, #300
 879:Core/Src/main.c ****     {
 1456              		.loc 1 879 8 discriminator 1 view .LVU353
 1457 0086 9842     		cmp	r0, r3
 1458 0088 00D8     		bhi	.L101
 1459              	.L89:
 941:Core/Src/main.c **** // endregion
 1460              		.loc 1 941 1 view .LVU354
 1461 008a 10BD     		pop	{r4, pc}
 1462              	.LVL115:
 1463              	.L101:
 881:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 1464              		.loc 1 881 7 is_stmt 1 view .LVU355
 1465 008c 1D48     		ldr	r0, .L102+16
 1466 008e FFF7FEFF 		bl	puts
 1467              	.LVL116:
 882:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1468              		.loc 1 882 7 view .LVU356
 882:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1469              		.loc 1 882 26 is_stmt 0 view .LVU357
 1470 0092 FFF7FEFF 		bl	HAL_GetTick
 1471              	.LVL117:
 882:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1472              		.loc 1 882 24 discriminator 1 view .LVU358
 1473 0096 174B     		ldr	r3, .L102
 1474 0098 1860     		str	r0, [r3]
 883:Core/Src/main.c ****       {
 1475              		.loc 1 883 7 is_stmt 1 view .LVU359
 883:Core/Src/main.c ****       {
 1476              		.loc 1 883 16 is_stmt 0 view .LVU360
 1477 009a 184B     		ldr	r3, .L102+8
 1478 009c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 883:Core/Src/main.c ****       {
 1479              		.loc 1 883 10 view .LVU361
 1480 009e 1BB9     		cbnz	r3, .L96
 885:Core/Src/main.c ****       }
 1481              		.loc 1 885 9 is_stmt 1 view .LVU362
 1482 00a0 0120     		movs	r0, #1
 1483 00a2 FFF7FEFF 		bl	checkButtonOrderPlant
 1484              	.LVL118:
 1485 00a6 F0E7     		b	.L89
 1486              	.L96:
 889:Core/Src/main.c ****       }
 1487              		.loc 1 889 9 view .LVU363
 1488 00a8 0120     		movs	r0, #1
 1489 00aa FFF7FEFF 		bl	checkUserInput
 1490              	.LVL119:
 1491 00ae ECE7     		b	.L89
 1492              	.L97:
 904:Core/Src/main.c ****       }
 1493              		.loc 1 904 9 view .LVU364
 1494 00b0 0220     		movs	r0, #2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 80


 1495 00b2 FFF7FEFF 		bl	checkUserInput
 1496              	.LVL120:
 1497 00b6 E8E7     		b	.L89
 1498              	.L98:
 919:Core/Src/main.c ****       }
 1499              		.loc 1 919 9 view .LVU365
 1500 00b8 0320     		movs	r0, #3
 1501 00ba FFF7FEFF 		bl	checkUserInput
 1502              	.LVL121:
 1503 00be E4E7     		b	.L89
 1504              	.L92:
 924:Core/Src/main.c ****     {
 1505              		.loc 1 924 5 view .LVU366
 924:Core/Src/main.c ****     {
 1506              		.loc 1 924 9 is_stmt 0 view .LVU367
 1507 00c0 FFF7FEFF 		bl	HAL_GetTick
 1508              	.LVL122:
 924:Core/Src/main.c ****     {
 1509              		.loc 1 924 39 discriminator 1 view .LVU368
 1510 00c4 0B4B     		ldr	r3, .L102
 1511 00c6 DB68     		ldr	r3, [r3, #12]
 924:Core/Src/main.c ****     {
 1512              		.loc 1 924 43 discriminator 1 view .LVU369
 1513 00c8 03F59673 		add	r3, r3, #300
 924:Core/Src/main.c ****     {
 1514              		.loc 1 924 8 discriminator 1 view .LVU370
 1515 00cc 9842     		cmp	r0, r3
 1516 00ce DCD9     		bls	.L89
 926:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 1517              		.loc 1 926 7 is_stmt 1 view .LVU371
 1518 00d0 0D48     		ldr	r0, .L102+20
 1519 00d2 FFF7FEFF 		bl	puts
 1520              	.LVL123:
 927:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1521              		.loc 1 927 7 view .LVU372
 927:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1522              		.loc 1 927 26 is_stmt 0 view .LVU373
 1523 00d6 FFF7FEFF 		bl	HAL_GetTick
 1524              	.LVL124:
 927:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1525              		.loc 1 927 24 discriminator 1 view .LVU374
 1526 00da 064B     		ldr	r3, .L102
 1527 00dc D860     		str	r0, [r3, #12]
 928:Core/Src/main.c ****       {
 1528              		.loc 1 928 7 is_stmt 1 view .LVU375
 928:Core/Src/main.c ****       {
 1529              		.loc 1 928 16 is_stmt 0 view .LVU376
 1530 00de 074B     		ldr	r3, .L102+8
 1531 00e0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 928:Core/Src/main.c ****       {
 1532              		.loc 1 928 10 view .LVU377
 1533 00e2 1BB9     		cbnz	r3, .L99
 930:Core/Src/main.c ****       }
 1534              		.loc 1 930 9 is_stmt 1 view .LVU378
 1535 00e4 0420     		movs	r0, #4
 1536 00e6 FFF7FEFF 		bl	checkButtonOrderPlant
 1537              	.LVL125:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 81


 1538 00ea CEE7     		b	.L89
 1539              	.L99:
 934:Core/Src/main.c ****       }
 1540              		.loc 1 934 9 view .LVU379
 1541 00ec 0420     		movs	r0, #4
 1542 00ee FFF7FEFF 		bl	checkUserInput
 1543              	.LVL126:
 941:Core/Src/main.c **** // endregion
 1544              		.loc 1 941 1 is_stmt 0 view .LVU380
 1545 00f2 CAE7     		b	.L89
 1546              	.L103:
 1547              		.align	2
 1548              	.L102:
 1549 00f4 00000000 		.word	buttonElapsed
 1550 00f8 10000000 		.word	.LC3
 1551 00fc 00000000 		.word	etat
 1552 0100 08000000 		.word	.LC2
 1553 0104 00000000 		.word	.LC1
 1554 0108 18000000 		.word	.LC4
 1555              		.cfi_endproc
 1556              	.LFE95:
 1558              		.section	.text.secondToClockDisplay,"ax",%progbits
 1559              		.align	1
 1560              		.global	secondToClockDisplay
 1561              		.syntax unified
 1562              		.thumb
 1563              		.thumb_func
 1565              	secondToClockDisplay:
 1566              	.LVL127:
 1567              	.LFB101:
1048:Core/Src/main.c **** 
1049:Core/Src/main.c **** // Gestion du temps
1050:Core/Src/main.c **** //  region[rgba(180, 100, 0, 0.1)]
1051:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second)
1052:Core/Src/main.c **** {
 1568              		.loc 1 1052 1 is_stmt 1 view -0
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 0
 1571              		@ frame_needed = 0, uses_anonymous_args = 0
 1572              		@ link register save eliminated.
1053:Core/Src/main.c **** }
 1573              		.loc 1 1053 1 view .LVU382
 1574 0000 7047     		bx	lr
 1575              		.cfi_endproc
 1576              	.LFE101:
 1578              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1579              		.align	1
 1580              		.global	HAL_TIM_PeriodElapsedCallback
 1581              		.syntax unified
 1582              		.thumb
 1583              		.thumb_func
 1585              	HAL_TIM_PeriodElapsedCallback:
 1586              	.LVL128:
 1587              	.LFB102:
1054:Core/Src/main.c **** 
1055:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1056:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 82


 1588              		.loc 1 1056 1 view -0
 1589              		.cfi_startproc
 1590              		@ args = 0, pretend = 0, frame = 0
 1591              		@ frame_needed = 0, uses_anonymous_args = 0
 1592              		.loc 1 1056 1 is_stmt 0 view .LVU384
 1593 0000 38B5     		push	{r3, r4, r5, lr}
 1594              	.LCFI25:
 1595              		.cfi_def_cfa_offset 16
 1596              		.cfi_offset 3, -16
 1597              		.cfi_offset 4, -12
 1598              		.cfi_offset 5, -8
 1599              		.cfi_offset 14, -4
 1600 0002 0446     		mov	r4, r0
1057:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1601              		.loc 1 1057 3 is_stmt 1 view .LVU385
 1602              		.loc 1 1057 11 is_stmt 0 view .LVU386
 1603 0004 0368     		ldr	r3, [r0]
 1604              		.loc 1 1057 6 view .LVU387
 1605 0006 B3F1804F 		cmp	r3, #1073741824
 1606 000a 04D0     		beq	.L109
 1607              	.LVL129:
 1608              	.L106:
1058:Core/Src/main.c ****   { // Timer de 5ms
1059:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 2);
1060:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
1061:Core/Src/main.c **** 
1062:Core/Src/main.c ****     ledUpdate(adcData[0], &htim9, TIM_CHANNEL_2);
1063:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
1064:Core/Src/main.c **** 
1065:Core/Src/main.c ****     randomGLC();
1066:Core/Src/main.c ****     flag_bipbip++;
1067:Core/Src/main.c ****   }
1068:Core/Src/main.c **** 
1069:Core/Src/main.c ****   if (htim->Instance == TIM10)
 1609              		.loc 1 1069 3 is_stmt 1 view .LVU388
 1610              		.loc 1 1069 11 is_stmt 0 view .LVU389
 1611 000c 2268     		ldr	r2, [r4]
 1612              		.loc 1 1069 6 view .LVU390
 1613 000e 104B     		ldr	r3, .L111
 1614 0010 9A42     		cmp	r2, r3
 1615 0012 17D0     		beq	.L110
 1616              	.LVL130:
 1617              	.L105:
1070:Core/Src/main.c ****   { // Timer d'1s
1071:Core/Src/main.c ****     time_in_second = BCD_updateClock(time_in_second);
1072:Core/Src/main.c ****   }
1073:Core/Src/main.c **** 
1074:Core/Src/main.c ****   if (htim->Instance == TIM3)
1075:Core/Src/main.c ****   {
1076:Core/Src/main.c ****   }
1077:Core/Src/main.c **** }
 1618              		.loc 1 1077 1 view .LVU391
 1619 0014 38BD     		pop	{r3, r4, r5, pc}
 1620              	.LVL131:
 1621              	.L109:
1059:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1622              		.loc 1 1059 5 is_stmt 1 view .LVU392
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 83


 1623 0016 0F4D     		ldr	r5, .L111+4
 1624 0018 0222     		movs	r2, #2
 1625 001a 2946     		mov	r1, r5
 1626 001c 0E48     		ldr	r0, .L111+8
 1627              	.LVL132:
1059:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1628              		.loc 1 1059 5 is_stmt 0 view .LVU393
 1629 001e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1630              	.LVL133:
1062:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1631              		.loc 1 1062 5 is_stmt 1 view .LVU394
 1632 0022 0422     		movs	r2, #4
 1633 0024 0D49     		ldr	r1, .L111+12
 1634 0026 2888     		ldrh	r0, [r5]
 1635 0028 FFF7FEFF 		bl	ledUpdate
 1636              	.LVL134:
1063:Core/Src/main.c **** 
 1637              		.loc 1 1063 5 view .LVU395
 1638 002c 0022     		movs	r2, #0
 1639 002e 0C49     		ldr	r1, .L111+16
 1640 0030 6888     		ldrh	r0, [r5, #2]
 1641 0032 FFF7FEFF 		bl	ledUpdate
 1642              	.LVL135:
1065:Core/Src/main.c ****     flag_bipbip++;
 1643              		.loc 1 1065 5 view .LVU396
 1644 0036 FFF7FEFF 		bl	randomGLC
 1645              	.LVL136:
1066:Core/Src/main.c ****   }
 1646              		.loc 1 1066 5 view .LVU397
1066:Core/Src/main.c ****   }
 1647              		.loc 1 1066 16 is_stmt 0 view .LVU398
 1648 003a 0A4A     		ldr	r2, .L111+20
 1649 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1650 003e 0133     		adds	r3, r3, #1
 1651 0040 1370     		strb	r3, [r2]
 1652 0042 E3E7     		b	.L106
 1653              	.L110:
1071:Core/Src/main.c ****   }
 1654              		.loc 1 1071 5 is_stmt 1 view .LVU399
1071:Core/Src/main.c ****   }
 1655              		.loc 1 1071 22 is_stmt 0 view .LVU400
 1656 0044 084C     		ldr	r4, .L111+24
 1657              	.LVL137:
1071:Core/Src/main.c ****   }
 1658              		.loc 1 1071 22 view .LVU401
 1659 0046 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1660 0048 FFF7FEFF 		bl	BCD_updateClock
 1661              	.LVL138:
1071:Core/Src/main.c ****   }
 1662              		.loc 1 1071 20 discriminator 1 view .LVU402
 1663 004c 2070     		strb	r0, [r4]
1074:Core/Src/main.c ****   {
 1664              		.loc 1 1074 3 is_stmt 1 view .LVU403
1076:Core/Src/main.c **** }
 1665              		.loc 1 1076 3 view .LVU404
 1666              		.loc 1 1077 1 is_stmt 0 view .LVU405
 1667 004e E1E7     		b	.L105
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 84


 1668              	.L112:
 1669              		.align	2
 1670              	.L111:
 1671 0050 000C0140 		.word	1073810432
 1672 0054 00000000 		.word	adcData
 1673 0058 00000000 		.word	hadc
 1674 005c 00000000 		.word	htim9
 1675 0060 00000000 		.word	htim11
 1676 0064 00000000 		.word	flag_bipbip
 1677 0068 00000000 		.word	time_in_second
 1678              		.cfi_endproc
 1679              	.LFE102:
 1681              		.section	.text.Error_Handler,"ax",%progbits
 1682              		.align	1
 1683              		.global	Error_Handler
 1684              		.syntax unified
 1685              		.thumb
 1686              		.thumb_func
 1688              	Error_Handler:
 1689              	.LFB103:
1078:Core/Src/main.c **** 
1079:Core/Src/main.c **** // endregion
1080:Core/Src/main.c **** /* USER CODE END 4 */
1081:Core/Src/main.c **** 
1082:Core/Src/main.c **** /**
1083:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
1084:Core/Src/main.c ****  * @retval None
1085:Core/Src/main.c ****  */
1086:Core/Src/main.c **** void Error_Handler(void)
1087:Core/Src/main.c **** {
 1690              		.loc 1 1087 1 is_stmt 1 view -0
 1691              		.cfi_startproc
 1692              		@ Volatile: function does not return.
 1693              		@ args = 0, pretend = 0, frame = 0
 1694              		@ frame_needed = 0, uses_anonymous_args = 0
 1695              		@ link register save eliminated.
1088:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1089:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1090:Core/Src/main.c ****   __disable_irq();
 1696              		.loc 1 1090 3 view .LVU407
 1697              	.LBB13:
 1698              	.LBI13:
 1699              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 85


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 86


  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 87


 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1700              		.loc 3 140 27 view .LVU408
 1701              	.LBB14:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1702              		.loc 3 142 3 view .LVU409
 1703              		.syntax unified
 1704              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1705 0000 72B6     		cpsid i
 1706              	@ 0 "" 2
 1707              		.thumb
 1708              		.syntax unified
 1709              	.L114:
 1710              	.LBE14:
 1711              	.LBE13:
1091:Core/Src/main.c ****   while (1)
 1712              		.loc 1 1091 3 view .LVU410
1092:Core/Src/main.c ****   {
1093:Core/Src/main.c ****   }
 1713              		.loc 1 1093 3 view .LVU411
1091:Core/Src/main.c ****   while (1)
 1714              		.loc 1 1091 9 view .LVU412
 1715 0002 FEE7     		b	.L114
 1716              		.cfi_endproc
 1717              	.LFE103:
 1719              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1720              		.align	1
 1721              		.syntax unified
 1722              		.thumb
 1723              		.thumb_func
 1725              	MX_USART2_UART_Init:
 1726              	.LFB85:
 675:Core/Src/main.c **** 
 1727              		.loc 1 675 1 view -0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 1731 0000 08B5     		push	{r3, lr}
 1732              	.LCFI26:
 1733              		.cfi_def_cfa_offset 8
 1734              		.cfi_offset 3, -8
 1735              		.cfi_offset 14, -4
 684:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1736              		.loc 1 684 3 view .LVU414
 684:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1737              		.loc 1 684 19 is_stmt 0 view .LVU415
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 88


 1738 0002 0A48     		ldr	r0, .L119
 1739 0004 0A4B     		ldr	r3, .L119+4
 1740 0006 0360     		str	r3, [r0]
 685:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1741              		.loc 1 685 3 is_stmt 1 view .LVU416
 685:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1742              		.loc 1 685 24 is_stmt 0 view .LVU417
 1743 0008 4FF4E133 		mov	r3, #115200
 1744 000c 4360     		str	r3, [r0, #4]
 686:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1745              		.loc 1 686 3 is_stmt 1 view .LVU418
 686:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1746              		.loc 1 686 26 is_stmt 0 view .LVU419
 1747 000e 0023     		movs	r3, #0
 1748 0010 8360     		str	r3, [r0, #8]
 687:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1749              		.loc 1 687 3 is_stmt 1 view .LVU420
 687:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1750              		.loc 1 687 24 is_stmt 0 view .LVU421
 1751 0012 C360     		str	r3, [r0, #12]
 688:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1752              		.loc 1 688 3 is_stmt 1 view .LVU422
 688:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1753              		.loc 1 688 22 is_stmt 0 view .LVU423
 1754 0014 0361     		str	r3, [r0, #16]
 689:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1755              		.loc 1 689 3 is_stmt 1 view .LVU424
 689:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1756              		.loc 1 689 20 is_stmt 0 view .LVU425
 1757 0016 0C22     		movs	r2, #12
 1758 0018 4261     		str	r2, [r0, #20]
 690:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1759              		.loc 1 690 3 is_stmt 1 view .LVU426
 690:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1760              		.loc 1 690 25 is_stmt 0 view .LVU427
 1761 001a 8361     		str	r3, [r0, #24]
 691:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1762              		.loc 1 691 3 is_stmt 1 view .LVU428
 691:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1763              		.loc 1 691 28 is_stmt 0 view .LVU429
 1764 001c C361     		str	r3, [r0, #28]
 692:Core/Src/main.c ****   {
 1765              		.loc 1 692 3 is_stmt 1 view .LVU430
 692:Core/Src/main.c ****   {
 1766              		.loc 1 692 7 is_stmt 0 view .LVU431
 1767 001e FFF7FEFF 		bl	HAL_UART_Init
 1768              	.LVL139:
 692:Core/Src/main.c ****   {
 1769              		.loc 1 692 6 discriminator 1 view .LVU432
 1770 0022 00B9     		cbnz	r0, .L118
 699:Core/Src/main.c **** 
 1771              		.loc 1 699 1 view .LVU433
 1772 0024 08BD     		pop	{r3, pc}
 1773              	.L118:
 694:Core/Src/main.c ****   }
 1774              		.loc 1 694 5 is_stmt 1 view .LVU434
 1775 0026 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 89


 1776              	.LVL140:
 1777              	.L120:
 1778 002a 00BF     		.align	2
 1779              	.L119:
 1780 002c 00000000 		.word	huart2
 1781 0030 00440040 		.word	1073759232
 1782              		.cfi_endproc
 1783              	.LFE85:
 1785              		.section	.text.MX_ADC_Init,"ax",%progbits
 1786              		.align	1
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1791              	MX_ADC_Init:
 1792              	.LFB77:
 329:Core/Src/main.c **** 
 1793              		.loc 1 329 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 16
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797 0000 00B5     		push	{lr}
 1798              	.LCFI27:
 1799              		.cfi_def_cfa_offset 4
 1800              		.cfi_offset 14, -4
 1801 0002 85B0     		sub	sp, sp, #20
 1802              	.LCFI28:
 1803              		.cfi_def_cfa_offset 24
 335:Core/Src/main.c **** 
 1804              		.loc 1 335 3 view .LVU436
 335:Core/Src/main.c **** 
 1805              		.loc 1 335 26 is_stmt 0 view .LVU437
 1806 0004 0023     		movs	r3, #0
 1807 0006 0193     		str	r3, [sp, #4]
 1808 0008 0293     		str	r3, [sp, #8]
 1809 000a 0393     		str	r3, [sp, #12]
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1810              		.loc 1 343 3 is_stmt 1 view .LVU438
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1811              		.loc 1 343 17 is_stmt 0 view .LVU439
 1812 000c 1B48     		ldr	r0, .L129
 1813 000e 1C4A     		ldr	r2, .L129+4
 1814 0010 0260     		str	r2, [r0]
 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1815              		.loc 1 344 3 is_stmt 1 view .LVU440
 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1816              		.loc 1 344 28 is_stmt 0 view .LVU441
 1817 0012 4360     		str	r3, [r0, #4]
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1818              		.loc 1 345 3 is_stmt 1 view .LVU442
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1819              		.loc 1 345 24 is_stmt 0 view .LVU443
 1820 0014 8360     		str	r3, [r0, #8]
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1821              		.loc 1 346 3 is_stmt 1 view .LVU444
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1822              		.loc 1 346 23 is_stmt 0 view .LVU445
 1823 0016 C360     		str	r3, [r0, #12]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 90


 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1824              		.loc 1 347 3 is_stmt 1 view .LVU446
 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1825              		.loc 1 347 26 is_stmt 0 view .LVU447
 1826 0018 4FF48072 		mov	r2, #256
 1827 001c 0261     		str	r2, [r0, #16]
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1828              		.loc 1 348 3 is_stmt 1 view .LVU448
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1829              		.loc 1 348 26 is_stmt 0 view .LVU449
 1830 001e 4361     		str	r3, [r0, #20]
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1831              		.loc 1 349 3 is_stmt 1 view .LVU450
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1832              		.loc 1 349 30 is_stmt 0 view .LVU451
 1833 0020 8361     		str	r3, [r0, #24]
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1834              		.loc 1 350 3 is_stmt 1 view .LVU452
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1835              		.loc 1 350 34 is_stmt 0 view .LVU453
 1836 0022 C361     		str	r3, [r0, #28]
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1837              		.loc 1 351 3 is_stmt 1 view .LVU454
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1838              		.loc 1 351 26 is_stmt 0 view .LVU455
 1839 0024 0362     		str	r3, [r0, #32]
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1840              		.loc 1 352 3 is_stmt 1 view .LVU456
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1841              		.loc 1 352 32 is_stmt 0 view .LVU457
 1842 0026 80F82430 		strb	r3, [r0, #36]
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1843              		.loc 1 353 3 is_stmt 1 view .LVU458
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1844              		.loc 1 353 29 is_stmt 0 view .LVU459
 1845 002a 0222     		movs	r2, #2
 1846 002c 8262     		str	r2, [r0, #40]
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1847              		.loc 1 354 3 is_stmt 1 view .LVU460
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1848              		.loc 1 354 35 is_stmt 0 view .LVU461
 1849 002e 80F82C30 		strb	r3, [r0, #44]
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1850              		.loc 1 355 3 is_stmt 1 view .LVU462
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1851              		.loc 1 355 30 is_stmt 0 view .LVU463
 1852 0032 1022     		movs	r2, #16
 1853 0034 4263     		str	r2, [r0, #52]
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1854              		.loc 1 356 3 is_stmt 1 view .LVU464
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1855              		.loc 1 356 34 is_stmt 0 view .LVU465
 1856 0036 8363     		str	r3, [r0, #56]
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1857              		.loc 1 357 3 is_stmt 1 view .LVU466
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1858              		.loc 1 357 35 is_stmt 0 view .LVU467
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 91


 1859 0038 0123     		movs	r3, #1
 1860 003a 80F83C30 		strb	r3, [r0, #60]
 358:Core/Src/main.c ****   {
 1861              		.loc 1 358 3 is_stmt 1 view .LVU468
 358:Core/Src/main.c ****   {
 1862              		.loc 1 358 7 is_stmt 0 view .LVU469
 1863 003e FFF7FEFF 		bl	HAL_ADC_Init
 1864              	.LVL141:
 358:Core/Src/main.c ****   {
 1865              		.loc 1 358 6 discriminator 1 view .LVU470
 1866 0042 A8B9     		cbnz	r0, .L126
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1867              		.loc 1 365 3 is_stmt 1 view .LVU471
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1868              		.loc 1 365 19 is_stmt 0 view .LVU472
 1869 0044 0023     		movs	r3, #0
 1870 0046 0193     		str	r3, [sp, #4]
 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1871              		.loc 1 366 3 is_stmt 1 view .LVU473
 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1872              		.loc 1 366 16 is_stmt 0 view .LVU474
 1873 0048 0122     		movs	r2, #1
 1874 004a 0292     		str	r2, [sp, #8]
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1875              		.loc 1 367 3 is_stmt 1 view .LVU475
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1876              		.loc 1 367 24 is_stmt 0 view .LVU476
 1877 004c 0393     		str	r3, [sp, #12]
 368:Core/Src/main.c ****   {
 1878              		.loc 1 368 3 is_stmt 1 view .LVU477
 368:Core/Src/main.c ****   {
 1879              		.loc 1 368 7 is_stmt 0 view .LVU478
 1880 004e 01A9     		add	r1, sp, #4
 1881 0050 0A48     		ldr	r0, .L129
 1882 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1883              	.LVL142:
 368:Core/Src/main.c ****   {
 1884              		.loc 1 368 6 discriminator 1 view .LVU479
 1885 0056 68B9     		cbnz	r0, .L127
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1886              		.loc 1 375 3 is_stmt 1 view .LVU480
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1887              		.loc 1 375 19 is_stmt 0 view .LVU481
 1888 0058 0123     		movs	r3, #1
 1889 005a 0193     		str	r3, [sp, #4]
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1890              		.loc 1 376 3 is_stmt 1 view .LVU482
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1891              		.loc 1 376 16 is_stmt 0 view .LVU483
 1892 005c 0223     		movs	r3, #2
 1893 005e 0293     		str	r3, [sp, #8]
 377:Core/Src/main.c ****   {
 1894              		.loc 1 377 3 is_stmt 1 view .LVU484
 377:Core/Src/main.c ****   {
 1895              		.loc 1 377 7 is_stmt 0 view .LVU485
 1896 0060 01A9     		add	r1, sp, #4
 1897 0062 0648     		ldr	r0, .L129
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 92


 1898 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1899              	.LVL143:
 377:Core/Src/main.c ****   {
 1900              		.loc 1 377 6 discriminator 1 view .LVU486
 1901 0068 30B9     		cbnz	r0, .L128
 384:Core/Src/main.c **** 
 1902              		.loc 1 384 1 view .LVU487
 1903 006a 05B0     		add	sp, sp, #20
 1904              	.LCFI29:
 1905              		.cfi_remember_state
 1906              		.cfi_def_cfa_offset 4
 1907              		@ sp needed
 1908 006c 5DF804FB 		ldr	pc, [sp], #4
 1909              	.L126:
 1910              	.LCFI30:
 1911              		.cfi_restore_state
 360:Core/Src/main.c ****   }
 1912              		.loc 1 360 5 is_stmt 1 view .LVU488
 1913 0070 FFF7FEFF 		bl	Error_Handler
 1914              	.LVL144:
 1915              	.L127:
 370:Core/Src/main.c ****   }
 1916              		.loc 1 370 5 view .LVU489
 1917 0074 FFF7FEFF 		bl	Error_Handler
 1918              	.LVL145:
 1919              	.L128:
 379:Core/Src/main.c ****   }
 1920              		.loc 1 379 5 view .LVU490
 1921 0078 FFF7FEFF 		bl	Error_Handler
 1922              	.LVL146:
 1923              	.L130:
 1924              		.align	2
 1925              	.L129:
 1926 007c 00000000 		.word	hadc
 1927 0080 00240140 		.word	1073816576
 1928              		.cfi_endproc
 1929              	.LFE77:
 1931              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1932              		.align	1
 1933              		.syntax unified
 1934              		.thumb
 1935              		.thumb_func
 1937              	MX_SPI1_Init:
 1938              	.LFB78:
 392:Core/Src/main.c **** 
 1939              		.loc 1 392 1 view -0
 1940              		.cfi_startproc
 1941              		@ args = 0, pretend = 0, frame = 0
 1942              		@ frame_needed = 0, uses_anonymous_args = 0
 1943 0000 08B5     		push	{r3, lr}
 1944              	.LCFI31:
 1945              		.cfi_def_cfa_offset 8
 1946              		.cfi_offset 3, -8
 1947              		.cfi_offset 14, -4
 402:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1948              		.loc 1 402 3 view .LVU492
 402:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 93


 1949              		.loc 1 402 18 is_stmt 0 view .LVU493
 1950 0002 0E48     		ldr	r0, .L135
 1951 0004 0E4B     		ldr	r3, .L135+4
 1952 0006 0360     		str	r3, [r0]
 403:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1953              		.loc 1 403 3 is_stmt 1 view .LVU494
 403:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1954              		.loc 1 403 19 is_stmt 0 view .LVU495
 1955 0008 4FF48273 		mov	r3, #260
 1956 000c 4360     		str	r3, [r0, #4]
 404:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1957              		.loc 1 404 3 is_stmt 1 view .LVU496
 404:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1958              		.loc 1 404 24 is_stmt 0 view .LVU497
 1959 000e 4FF40043 		mov	r3, #32768
 1960 0012 8360     		str	r3, [r0, #8]
 405:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1961              		.loc 1 405 3 is_stmt 1 view .LVU498
 405:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1962              		.loc 1 405 23 is_stmt 0 view .LVU499
 1963 0014 0023     		movs	r3, #0
 1964 0016 C360     		str	r3, [r0, #12]
 406:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1965              		.loc 1 406 3 is_stmt 1 view .LVU500
 406:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1966              		.loc 1 406 26 is_stmt 0 view .LVU501
 1967 0018 0361     		str	r3, [r0, #16]
 407:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1968              		.loc 1 407 3 is_stmt 1 view .LVU502
 407:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1969              		.loc 1 407 23 is_stmt 0 view .LVU503
 1970 001a 4361     		str	r3, [r0, #20]
 408:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1971              		.loc 1 408 3 is_stmt 1 view .LVU504
 408:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1972              		.loc 1 408 18 is_stmt 0 view .LVU505
 1973 001c 4FF40072 		mov	r2, #512
 1974 0020 8261     		str	r2, [r0, #24]
 409:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1975              		.loc 1 409 3 is_stmt 1 view .LVU506
 409:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1976              		.loc 1 409 32 is_stmt 0 view .LVU507
 1977 0022 C361     		str	r3, [r0, #28]
 410:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1978              		.loc 1 410 3 is_stmt 1 view .LVU508
 410:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1979              		.loc 1 410 23 is_stmt 0 view .LVU509
 1980 0024 0362     		str	r3, [r0, #32]
 411:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1981              		.loc 1 411 3 is_stmt 1 view .LVU510
 411:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1982              		.loc 1 411 21 is_stmt 0 view .LVU511
 1983 0026 4362     		str	r3, [r0, #36]
 412:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1984              		.loc 1 412 3 is_stmt 1 view .LVU512
 412:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1985              		.loc 1 412 29 is_stmt 0 view .LVU513
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 94


 1986 0028 8362     		str	r3, [r0, #40]
 413:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1987              		.loc 1 413 3 is_stmt 1 view .LVU514
 413:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1988              		.loc 1 413 28 is_stmt 0 view .LVU515
 1989 002a 0A23     		movs	r3, #10
 1990 002c C362     		str	r3, [r0, #44]
 414:Core/Src/main.c ****   {
 1991              		.loc 1 414 3 is_stmt 1 view .LVU516
 414:Core/Src/main.c ****   {
 1992              		.loc 1 414 7 is_stmt 0 view .LVU517
 1993 002e FFF7FEFF 		bl	HAL_SPI_Init
 1994              	.LVL147:
 414:Core/Src/main.c ****   {
 1995              		.loc 1 414 6 discriminator 1 view .LVU518
 1996 0032 00B9     		cbnz	r0, .L134
 421:Core/Src/main.c **** 
 1997              		.loc 1 421 1 view .LVU519
 1998 0034 08BD     		pop	{r3, pc}
 1999              	.L134:
 416:Core/Src/main.c ****   }
 2000              		.loc 1 416 5 is_stmt 1 view .LVU520
 2001 0036 FFF7FEFF 		bl	Error_Handler
 2002              	.LVL148:
 2003              	.L136:
 2004 003a 00BF     		.align	2
 2005              	.L135:
 2006 003c 00000000 		.word	hspi1
 2007 0040 00300140 		.word	1073819648
 2008              		.cfi_endproc
 2009              	.LFE78:
 2011              		.section	.text.MX_TIM10_Init,"ax",%progbits
 2012              		.align	1
 2013              		.syntax unified
 2014              		.thumb
 2015              		.thumb_func
 2017              	MX_TIM10_Init:
 2018              	.LFB82:
 565:Core/Src/main.c **** 
 2019              		.loc 1 565 1 view -0
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 16
 2022              		@ frame_needed = 0, uses_anonymous_args = 0
 2023 0000 00B5     		push	{lr}
 2024              	.LCFI32:
 2025              		.cfi_def_cfa_offset 4
 2026              		.cfi_offset 14, -4
 2027 0002 85B0     		sub	sp, sp, #20
 2028              	.LCFI33:
 2029              		.cfi_def_cfa_offset 24
 571:Core/Src/main.c **** 
 2030              		.loc 1 571 3 view .LVU522
 571:Core/Src/main.c **** 
 2031              		.loc 1 571 26 is_stmt 0 view .LVU523
 2032 0004 0023     		movs	r3, #0
 2033 0006 0093     		str	r3, [sp]
 2034 0008 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 95


 2035 000a 0293     		str	r3, [sp, #8]
 2036 000c 0393     		str	r3, [sp, #12]
 576:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2037              		.loc 1 576 3 is_stmt 1 view .LVU524
 576:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2038              		.loc 1 576 19 is_stmt 0 view .LVU525
 2039 000e 0F48     		ldr	r0, .L143
 2040 0010 0F4A     		ldr	r2, .L143+4
 2041 0012 0260     		str	r2, [r0]
 577:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2042              		.loc 1 577 3 is_stmt 1 view .LVU526
 577:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2043              		.loc 1 577 25 is_stmt 0 view .LVU527
 2044 0014 40F2E732 		movw	r2, #999
 2045 0018 4260     		str	r2, [r0, #4]
 578:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2046              		.loc 1 578 3 is_stmt 1 view .LVU528
 578:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2047              		.loc 1 578 27 is_stmt 0 view .LVU529
 2048 001a 8360     		str	r3, [r0, #8]
 579:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2049              		.loc 1 579 3 is_stmt 1 view .LVU530
 579:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2050              		.loc 1 579 22 is_stmt 0 view .LVU531
 2051 001c 47F6FF42 		movw	r2, #31999
 2052 0020 C260     		str	r2, [r0, #12]
 580:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2053              		.loc 1 580 3 is_stmt 1 view .LVU532
 580:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2054              		.loc 1 580 29 is_stmt 0 view .LVU533
 2055 0022 0361     		str	r3, [r0, #16]
 581:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2056              		.loc 1 581 3 is_stmt 1 view .LVU534
 581:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2057              		.loc 1 581 33 is_stmt 0 view .LVU535
 2058 0024 4361     		str	r3, [r0, #20]
 582:Core/Src/main.c ****   {
 2059              		.loc 1 582 3 is_stmt 1 view .LVU536
 582:Core/Src/main.c ****   {
 2060              		.loc 1 582 7 is_stmt 0 view .LVU537
 2061 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2062              	.LVL149:
 582:Core/Src/main.c ****   {
 2063              		.loc 1 582 6 discriminator 1 view .LVU538
 2064 002a 50B9     		cbnz	r0, .L141
 586:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2065              		.loc 1 586 3 is_stmt 1 view .LVU539
 586:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2066              		.loc 1 586 34 is_stmt 0 view .LVU540
 2067 002c 4FF48053 		mov	r3, #4096
 2068 0030 0093     		str	r3, [sp]
 587:Core/Src/main.c ****   {
 2069              		.loc 1 587 3 is_stmt 1 view .LVU541
 587:Core/Src/main.c ****   {
 2070              		.loc 1 587 7 is_stmt 0 view .LVU542
 2071 0032 6946     		mov	r1, sp
 2072 0034 0548     		ldr	r0, .L143
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 96


 2073 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2074              	.LVL150:
 587:Core/Src/main.c ****   {
 2075              		.loc 1 587 6 discriminator 1 view .LVU543
 2076 003a 20B9     		cbnz	r0, .L142
 594:Core/Src/main.c **** 
 2077              		.loc 1 594 1 view .LVU544
 2078 003c 05B0     		add	sp, sp, #20
 2079              	.LCFI34:
 2080              		.cfi_remember_state
 2081              		.cfi_def_cfa_offset 4
 2082              		@ sp needed
 2083 003e 5DF804FB 		ldr	pc, [sp], #4
 2084              	.L141:
 2085              	.LCFI35:
 2086              		.cfi_restore_state
 584:Core/Src/main.c ****   }
 2087              		.loc 1 584 5 is_stmt 1 view .LVU545
 2088 0042 FFF7FEFF 		bl	Error_Handler
 2089              	.LVL151:
 2090              	.L142:
 589:Core/Src/main.c ****   }
 2091              		.loc 1 589 5 view .LVU546
 2092 0046 FFF7FEFF 		bl	Error_Handler
 2093              	.LVL152:
 2094              	.L144:
 2095 004a 00BF     		.align	2
 2096              	.L143:
 2097 004c 00000000 		.word	htim10
 2098 0050 000C0140 		.word	1073810432
 2099              		.cfi_endproc
 2100              	.LFE82:
 2102              		.section	.text.MX_UART4_Init,"ax",%progbits
 2103              		.align	1
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	MX_UART4_Init:
 2109              	.LFB84:
 643:Core/Src/main.c **** 
 2110              		.loc 1 643 1 view -0
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 0, uses_anonymous_args = 0
 2114 0000 08B5     		push	{r3, lr}
 2115              	.LCFI36:
 2116              		.cfi_def_cfa_offset 8
 2117              		.cfi_offset 3, -8
 2118              		.cfi_offset 14, -4
 652:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2119              		.loc 1 652 3 view .LVU548
 652:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2120              		.loc 1 652 19 is_stmt 0 view .LVU549
 2121 0002 0A48     		ldr	r0, .L149
 2122 0004 0A4B     		ldr	r3, .L149+4
 2123 0006 0360     		str	r3, [r0]
 653:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 97


 2124              		.loc 1 653 3 is_stmt 1 view .LVU550
 653:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2125              		.loc 1 653 24 is_stmt 0 view .LVU551
 2126 0008 4FF41653 		mov	r3, #9600
 2127 000c 4360     		str	r3, [r0, #4]
 654:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2128              		.loc 1 654 3 is_stmt 1 view .LVU552
 654:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2129              		.loc 1 654 26 is_stmt 0 view .LVU553
 2130 000e 0023     		movs	r3, #0
 2131 0010 8360     		str	r3, [r0, #8]
 655:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2132              		.loc 1 655 3 is_stmt 1 view .LVU554
 655:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2133              		.loc 1 655 24 is_stmt 0 view .LVU555
 2134 0012 C360     		str	r3, [r0, #12]
 656:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2135              		.loc 1 656 3 is_stmt 1 view .LVU556
 656:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2136              		.loc 1 656 22 is_stmt 0 view .LVU557
 2137 0014 0361     		str	r3, [r0, #16]
 657:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2138              		.loc 1 657 3 is_stmt 1 view .LVU558
 657:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2139              		.loc 1 657 20 is_stmt 0 view .LVU559
 2140 0016 0C22     		movs	r2, #12
 2141 0018 4261     		str	r2, [r0, #20]
 658:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2142              		.loc 1 658 3 is_stmt 1 view .LVU560
 658:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2143              		.loc 1 658 25 is_stmt 0 view .LVU561
 2144 001a 8361     		str	r3, [r0, #24]
 659:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2145              		.loc 1 659 3 is_stmt 1 view .LVU562
 659:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2146              		.loc 1 659 28 is_stmt 0 view .LVU563
 2147 001c C361     		str	r3, [r0, #28]
 660:Core/Src/main.c ****   {
 2148              		.loc 1 660 3 is_stmt 1 view .LVU564
 660:Core/Src/main.c ****   {
 2149              		.loc 1 660 7 is_stmt 0 view .LVU565
 2150 001e FFF7FEFF 		bl	HAL_UART_Init
 2151              	.LVL153:
 660:Core/Src/main.c ****   {
 2152              		.loc 1 660 6 discriminator 1 view .LVU566
 2153 0022 00B9     		cbnz	r0, .L148
 667:Core/Src/main.c **** 
 2154              		.loc 1 667 1 view .LVU567
 2155 0024 08BD     		pop	{r3, pc}
 2156              	.L148:
 662:Core/Src/main.c ****   }
 2157              		.loc 1 662 5 is_stmt 1 view .LVU568
 2158 0026 FFF7FEFF 		bl	Error_Handler
 2159              	.LVL154:
 2160              	.L150:
 2161 002a 00BF     		.align	2
 2162              	.L149:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 98


 2163 002c 00000000 		.word	huart4
 2164 0030 004C0040 		.word	1073761280
 2165              		.cfi_endproc
 2166              	.LFE84:
 2168              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2169              		.align	1
 2170              		.syntax unified
 2171              		.thumb
 2172              		.thumb_func
 2174              	MX_TIM2_Init:
 2175              	.LFB79:
 429:Core/Src/main.c **** 
 2176              		.loc 1 429 1 view -0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 24
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 2180 0000 00B5     		push	{lr}
 2181              	.LCFI37:
 2182              		.cfi_def_cfa_offset 4
 2183              		.cfi_offset 14, -4
 2184 0002 87B0     		sub	sp, sp, #28
 2185              	.LCFI38:
 2186              		.cfi_def_cfa_offset 32
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2187              		.loc 1 435 3 view .LVU570
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2188              		.loc 1 435 26 is_stmt 0 view .LVU571
 2189 0004 0023     		movs	r3, #0
 2190 0006 0293     		str	r3, [sp, #8]
 2191 0008 0393     		str	r3, [sp, #12]
 2192 000a 0493     		str	r3, [sp, #16]
 2193 000c 0593     		str	r3, [sp, #20]
 436:Core/Src/main.c **** 
 2194              		.loc 1 436 3 is_stmt 1 view .LVU572
 436:Core/Src/main.c **** 
 2195              		.loc 1 436 27 is_stmt 0 view .LVU573
 2196 000e 0093     		str	r3, [sp]
 2197 0010 0193     		str	r3, [sp, #4]
 441:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2198              		.loc 1 441 3 is_stmt 1 view .LVU574
 441:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2199              		.loc 1 441 18 is_stmt 0 view .LVU575
 2200 0012 1448     		ldr	r0, .L159
 2201 0014 4FF08042 		mov	r2, #1073741824
 2202 0018 0260     		str	r2, [r0]
 442:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2203              		.loc 1 442 3 is_stmt 1 view .LVU576
 442:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2204              		.loc 1 442 24 is_stmt 0 view .LVU577
 2205 001a 40F67F42 		movw	r2, #3199
 2206 001e 4260     		str	r2, [r0, #4]
 443:Core/Src/main.c ****   htim2.Init.Period = 49;
 2207              		.loc 1 443 3 is_stmt 1 view .LVU578
 443:Core/Src/main.c ****   htim2.Init.Period = 49;
 2208              		.loc 1 443 26 is_stmt 0 view .LVU579
 2209 0020 8360     		str	r3, [r0, #8]
 444:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 99


 2210              		.loc 1 444 3 is_stmt 1 view .LVU580
 444:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2211              		.loc 1 444 21 is_stmt 0 view .LVU581
 2212 0022 3122     		movs	r2, #49
 2213 0024 C260     		str	r2, [r0, #12]
 445:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2214              		.loc 1 445 3 is_stmt 1 view .LVU582
 445:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2215              		.loc 1 445 28 is_stmt 0 view .LVU583
 2216 0026 0361     		str	r3, [r0, #16]
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2217              		.loc 1 446 3 is_stmt 1 view .LVU584
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2218              		.loc 1 446 32 is_stmt 0 view .LVU585
 2219 0028 4361     		str	r3, [r0, #20]
 447:Core/Src/main.c ****   {
 2220              		.loc 1 447 3 is_stmt 1 view .LVU586
 447:Core/Src/main.c ****   {
 2221              		.loc 1 447 7 is_stmt 0 view .LVU587
 2222 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2223              	.LVL155:
 447:Core/Src/main.c ****   {
 2224              		.loc 1 447 6 discriminator 1 view .LVU588
 2225 002e 90B9     		cbnz	r0, .L156
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2226              		.loc 1 451 3 is_stmt 1 view .LVU589
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2227              		.loc 1 451 34 is_stmt 0 view .LVU590
 2228 0030 4FF48053 		mov	r3, #4096
 2229 0034 0293     		str	r3, [sp, #8]
 452:Core/Src/main.c ****   {
 2230              		.loc 1 452 3 is_stmt 1 view .LVU591
 452:Core/Src/main.c ****   {
 2231              		.loc 1 452 7 is_stmt 0 view .LVU592
 2232 0036 02A9     		add	r1, sp, #8
 2233 0038 0A48     		ldr	r0, .L159
 2234 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2235              	.LVL156:
 452:Core/Src/main.c ****   {
 2236              		.loc 1 452 6 discriminator 1 view .LVU593
 2237 003e 60B9     		cbnz	r0, .L157
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2238              		.loc 1 456 3 is_stmt 1 view .LVU594
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2239              		.loc 1 456 37 is_stmt 0 view .LVU595
 2240 0040 0023     		movs	r3, #0
 2241 0042 0093     		str	r3, [sp]
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2242              		.loc 1 457 3 is_stmt 1 view .LVU596
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2243              		.loc 1 457 33 is_stmt 0 view .LVU597
 2244 0044 0193     		str	r3, [sp, #4]
 458:Core/Src/main.c ****   {
 2245              		.loc 1 458 3 is_stmt 1 view .LVU598
 458:Core/Src/main.c ****   {
 2246              		.loc 1 458 7 is_stmt 0 view .LVU599
 2247 0046 6946     		mov	r1, sp
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 100


 2248 0048 0648     		ldr	r0, .L159
 2249 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2250              	.LVL157:
 458:Core/Src/main.c ****   {
 2251              		.loc 1 458 6 discriminator 1 view .LVU600
 2252 004e 30B9     		cbnz	r0, .L158
 465:Core/Src/main.c **** 
 2253              		.loc 1 465 1 view .LVU601
 2254 0050 07B0     		add	sp, sp, #28
 2255              	.LCFI39:
 2256              		.cfi_remember_state
 2257              		.cfi_def_cfa_offset 4
 2258              		@ sp needed
 2259 0052 5DF804FB 		ldr	pc, [sp], #4
 2260              	.L156:
 2261              	.LCFI40:
 2262              		.cfi_restore_state
 449:Core/Src/main.c ****   }
 2263              		.loc 1 449 5 is_stmt 1 view .LVU602
 2264 0056 FFF7FEFF 		bl	Error_Handler
 2265              	.LVL158:
 2266              	.L157:
 454:Core/Src/main.c ****   }
 2267              		.loc 1 454 5 view .LVU603
 2268 005a FFF7FEFF 		bl	Error_Handler
 2269              	.LVL159:
 2270              	.L158:
 460:Core/Src/main.c ****   }
 2271              		.loc 1 460 5 view .LVU604
 2272 005e FFF7FEFF 		bl	Error_Handler
 2273              	.LVL160:
 2274              	.L160:
 2275 0062 00BF     		.align	2
 2276              	.L159:
 2277 0064 00000000 		.word	htim2
 2278              		.cfi_endproc
 2279              	.LFE79:
 2281              		.section	.text.MX_TIM9_Init,"ax",%progbits
 2282              		.align	1
 2283              		.syntax unified
 2284              		.thumb
 2285              		.thumb_func
 2287              	MX_TIM9_Init:
 2288              	.LFB81:
 517:Core/Src/main.c **** 
 2289              		.loc 1 517 1 view -0
 2290              		.cfi_startproc
 2291              		@ args = 0, pretend = 0, frame = 24
 2292              		@ frame_needed = 0, uses_anonymous_args = 0
 2293 0000 00B5     		push	{lr}
 2294              	.LCFI41:
 2295              		.cfi_def_cfa_offset 4
 2296              		.cfi_offset 14, -4
 2297 0002 87B0     		sub	sp, sp, #28
 2298              	.LCFI42:
 2299              		.cfi_def_cfa_offset 32
 523:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 101


 2300              		.loc 1 523 3 view .LVU606
 523:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2301              		.loc 1 523 27 is_stmt 0 view .LVU607
 2302 0004 0023     		movs	r3, #0
 2303 0006 0493     		str	r3, [sp, #16]
 2304 0008 0593     		str	r3, [sp, #20]
 524:Core/Src/main.c **** 
 2305              		.loc 1 524 3 is_stmt 1 view .LVU608
 524:Core/Src/main.c **** 
 2306              		.loc 1 524 22 is_stmt 0 view .LVU609
 2307 000a 0093     		str	r3, [sp]
 2308 000c 0193     		str	r3, [sp, #4]
 2309 000e 0293     		str	r3, [sp, #8]
 2310 0010 0393     		str	r3, [sp, #12]
 529:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2311              		.loc 1 529 3 is_stmt 1 view .LVU610
 529:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2312              		.loc 1 529 18 is_stmt 0 view .LVU611
 2313 0012 1648     		ldr	r0, .L169
 2314 0014 164A     		ldr	r2, .L169+4
 2315 0016 0260     		str	r2, [r0]
 530:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2316              		.loc 1 530 3 is_stmt 1 view .LVU612
 530:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2317              		.loc 1 530 24 is_stmt 0 view .LVU613
 2318 0018 4360     		str	r3, [r0, #4]
 531:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2319              		.loc 1 531 3 is_stmt 1 view .LVU614
 531:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2320              		.loc 1 531 26 is_stmt 0 view .LVU615
 2321 001a 8360     		str	r3, [r0, #8]
 532:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2322              		.loc 1 532 3 is_stmt 1 view .LVU616
 532:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2323              		.loc 1 532 21 is_stmt 0 view .LVU617
 2324 001c 4FF6FF72 		movw	r2, #65535
 2325 0020 C260     		str	r2, [r0, #12]
 533:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2326              		.loc 1 533 3 is_stmt 1 view .LVU618
 533:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2327              		.loc 1 533 28 is_stmt 0 view .LVU619
 2328 0022 0361     		str	r3, [r0, #16]
 534:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2329              		.loc 1 534 3 is_stmt 1 view .LVU620
 534:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2330              		.loc 1 534 32 is_stmt 0 view .LVU621
 2331 0024 4361     		str	r3, [r0, #20]
 535:Core/Src/main.c ****   {
 2332              		.loc 1 535 3 is_stmt 1 view .LVU622
 535:Core/Src/main.c ****   {
 2333              		.loc 1 535 7 is_stmt 0 view .LVU623
 2334 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2335              	.LVL161:
 535:Core/Src/main.c ****   {
 2336              		.loc 1 535 6 discriminator 1 view .LVU624
 2337 002a C8B9     		cbnz	r0, .L166
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 102


 2338              		.loc 1 539 3 is_stmt 1 view .LVU625
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2339              		.loc 1 539 37 is_stmt 0 view .LVU626
 2340 002c 0023     		movs	r3, #0
 2341 002e 0493     		str	r3, [sp, #16]
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2342              		.loc 1 540 3 is_stmt 1 view .LVU627
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2343              		.loc 1 540 33 is_stmt 0 view .LVU628
 2344 0030 0593     		str	r3, [sp, #20]
 541:Core/Src/main.c ****   {
 2345              		.loc 1 541 3 is_stmt 1 view .LVU629
 541:Core/Src/main.c ****   {
 2346              		.loc 1 541 7 is_stmt 0 view .LVU630
 2347 0032 04A9     		add	r1, sp, #16
 2348 0034 0D48     		ldr	r0, .L169
 2349 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2350              	.LVL162:
 541:Core/Src/main.c ****   {
 2351              		.loc 1 541 6 discriminator 1 view .LVU631
 2352 003a 98B9     		cbnz	r0, .L167
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2353              		.loc 1 545 3 is_stmt 1 view .LVU632
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2354              		.loc 1 545 20 is_stmt 0 view .LVU633
 2355 003c 6023     		movs	r3, #96
 2356 003e 0093     		str	r3, [sp]
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2357              		.loc 1 546 3 is_stmt 1 view .LVU634
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2358              		.loc 1 546 19 is_stmt 0 view .LVU635
 2359 0040 0023     		movs	r3, #0
 2360 0042 0193     		str	r3, [sp, #4]
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2361              		.loc 1 547 3 is_stmt 1 view .LVU636
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2362              		.loc 1 547 24 is_stmt 0 view .LVU637
 2363 0044 0293     		str	r3, [sp, #8]
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2364              		.loc 1 548 3 is_stmt 1 view .LVU638
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2365              		.loc 1 548 24 is_stmt 0 view .LVU639
 2366 0046 0393     		str	r3, [sp, #12]
 549:Core/Src/main.c ****   {
 2367              		.loc 1 549 3 is_stmt 1 view .LVU640
 549:Core/Src/main.c ****   {
 2368              		.loc 1 549 7 is_stmt 0 view .LVU641
 2369 0048 0422     		movs	r2, #4
 2370 004a 6946     		mov	r1, sp
 2371 004c 0748     		ldr	r0, .L169
 2372 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2373              	.LVL163:
 549:Core/Src/main.c ****   {
 2374              		.loc 1 549 6 discriminator 1 view .LVU642
 2375 0052 48B9     		cbnz	r0, .L168
 556:Core/Src/main.c **** }
 2376              		.loc 1 556 3 is_stmt 1 view .LVU643
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 103


 2377 0054 0548     		ldr	r0, .L169
 2378 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2379              	.LVL164:
 557:Core/Src/main.c **** 
 2380              		.loc 1 557 1 is_stmt 0 view .LVU644
 2381 005a 07B0     		add	sp, sp, #28
 2382              	.LCFI43:
 2383              		.cfi_remember_state
 2384              		.cfi_def_cfa_offset 4
 2385              		@ sp needed
 2386 005c 5DF804FB 		ldr	pc, [sp], #4
 2387              	.L166:
 2388              	.LCFI44:
 2389              		.cfi_restore_state
 537:Core/Src/main.c ****   }
 2390              		.loc 1 537 5 is_stmt 1 view .LVU645
 2391 0060 FFF7FEFF 		bl	Error_Handler
 2392              	.LVL165:
 2393              	.L167:
 543:Core/Src/main.c ****   }
 2394              		.loc 1 543 5 view .LVU646
 2395 0064 FFF7FEFF 		bl	Error_Handler
 2396              	.LVL166:
 2397              	.L168:
 551:Core/Src/main.c ****   }
 2398              		.loc 1 551 5 view .LVU647
 2399 0068 FFF7FEFF 		bl	Error_Handler
 2400              	.LVL167:
 2401              	.L170:
 2402              		.align	2
 2403              	.L169:
 2404 006c 00000000 		.word	htim9
 2405 0070 00080140 		.word	1073809408
 2406              		.cfi_endproc
 2407              	.LFE81:
 2409              		.section	.text.MX_TIM11_Init,"ax",%progbits
 2410              		.align	1
 2411              		.syntax unified
 2412              		.thumb
 2413              		.thumb_func
 2415              	MX_TIM11_Init:
 2416              	.LFB83:
 602:Core/Src/main.c **** 
 2417              		.loc 1 602 1 view -0
 2418              		.cfi_startproc
 2419              		@ args = 0, pretend = 0, frame = 16
 2420              		@ frame_needed = 0, uses_anonymous_args = 0
 2421 0000 00B5     		push	{lr}
 2422              	.LCFI45:
 2423              		.cfi_def_cfa_offset 4
 2424              		.cfi_offset 14, -4
 2425 0002 85B0     		sub	sp, sp, #20
 2426              	.LCFI46:
 2427              		.cfi_def_cfa_offset 24
 608:Core/Src/main.c **** 
 2428              		.loc 1 608 3 view .LVU649
 608:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 104


 2429              		.loc 1 608 22 is_stmt 0 view .LVU650
 2430 0004 0023     		movs	r3, #0
 2431 0006 0093     		str	r3, [sp]
 2432 0008 0193     		str	r3, [sp, #4]
 2433 000a 0293     		str	r3, [sp, #8]
 2434 000c 0393     		str	r3, [sp, #12]
 613:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2435              		.loc 1 613 3 is_stmt 1 view .LVU651
 613:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2436              		.loc 1 613 19 is_stmt 0 view .LVU652
 2437 000e 1148     		ldr	r0, .L177
 2438 0010 114A     		ldr	r2, .L177+4
 2439 0012 0260     		str	r2, [r0]
 614:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2440              		.loc 1 614 3 is_stmt 1 view .LVU653
 614:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2441              		.loc 1 614 25 is_stmt 0 view .LVU654
 2442 0014 4360     		str	r3, [r0, #4]
 615:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2443              		.loc 1 615 3 is_stmt 1 view .LVU655
 615:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2444              		.loc 1 615 27 is_stmt 0 view .LVU656
 2445 0016 8360     		str	r3, [r0, #8]
 616:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2446              		.loc 1 616 3 is_stmt 1 view .LVU657
 616:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2447              		.loc 1 616 22 is_stmt 0 view .LVU658
 2448 0018 4FF6FF72 		movw	r2, #65535
 2449 001c C260     		str	r2, [r0, #12]
 617:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2450              		.loc 1 617 3 is_stmt 1 view .LVU659
 617:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2451              		.loc 1 617 29 is_stmt 0 view .LVU660
 2452 001e 0361     		str	r3, [r0, #16]
 618:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2453              		.loc 1 618 3 is_stmt 1 view .LVU661
 618:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2454              		.loc 1 618 33 is_stmt 0 view .LVU662
 2455 0020 4361     		str	r3, [r0, #20]
 619:Core/Src/main.c ****   {
 2456              		.loc 1 619 3 is_stmt 1 view .LVU663
 619:Core/Src/main.c ****   {
 2457              		.loc 1 619 7 is_stmt 0 view .LVU664
 2458 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2459              	.LVL168:
 619:Core/Src/main.c ****   {
 2460              		.loc 1 619 6 discriminator 1 view .LVU665
 2461 0026 80B9     		cbnz	r0, .L175
 623:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2462              		.loc 1 623 3 is_stmt 1 view .LVU666
 623:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2463              		.loc 1 623 20 is_stmt 0 view .LVU667
 2464 0028 6023     		movs	r3, #96
 2465 002a 0093     		str	r3, [sp]
 624:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2466              		.loc 1 624 3 is_stmt 1 view .LVU668
 624:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 105


 2467              		.loc 1 624 19 is_stmt 0 view .LVU669
 2468 002c 0022     		movs	r2, #0
 2469 002e 0192     		str	r2, [sp, #4]
 625:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2470              		.loc 1 625 3 is_stmt 1 view .LVU670
 625:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2471              		.loc 1 625 24 is_stmt 0 view .LVU671
 2472 0030 0292     		str	r2, [sp, #8]
 626:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2473              		.loc 1 626 3 is_stmt 1 view .LVU672
 626:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2474              		.loc 1 626 24 is_stmt 0 view .LVU673
 2475 0032 0392     		str	r2, [sp, #12]
 627:Core/Src/main.c ****   {
 2476              		.loc 1 627 3 is_stmt 1 view .LVU674
 627:Core/Src/main.c ****   {
 2477              		.loc 1 627 7 is_stmt 0 view .LVU675
 2478 0034 6946     		mov	r1, sp
 2479 0036 0748     		ldr	r0, .L177
 2480 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2481              	.LVL169:
 627:Core/Src/main.c ****   {
 2482              		.loc 1 627 6 discriminator 1 view .LVU676
 2483 003c 38B9     		cbnz	r0, .L176
 634:Core/Src/main.c **** }
 2484              		.loc 1 634 3 is_stmt 1 view .LVU677
 2485 003e 0548     		ldr	r0, .L177
 2486 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2487              	.LVL170:
 635:Core/Src/main.c **** 
 2488              		.loc 1 635 1 is_stmt 0 view .LVU678
 2489 0044 05B0     		add	sp, sp, #20
 2490              	.LCFI47:
 2491              		.cfi_remember_state
 2492              		.cfi_def_cfa_offset 4
 2493              		@ sp needed
 2494 0046 5DF804FB 		ldr	pc, [sp], #4
 2495              	.L175:
 2496              	.LCFI48:
 2497              		.cfi_restore_state
 621:Core/Src/main.c ****   }
 2498              		.loc 1 621 5 is_stmt 1 view .LVU679
 2499 004a FFF7FEFF 		bl	Error_Handler
 2500              	.LVL171:
 2501              	.L176:
 629:Core/Src/main.c ****   }
 2502              		.loc 1 629 5 view .LVU680
 2503 004e FFF7FEFF 		bl	Error_Handler
 2504              	.LVL172:
 2505              	.L178:
 2506 0052 00BF     		.align	2
 2507              	.L177:
 2508 0054 00000000 		.word	htim11
 2509 0058 00100140 		.word	1073811456
 2510              		.cfi_endproc
 2511              	.LFE83:
 2513              		.section	.text.MX_TIM3_Init,"ax",%progbits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 106


 2514              		.align	1
 2515              		.syntax unified
 2516              		.thumb
 2517              		.thumb_func
 2519              	MX_TIM3_Init:
 2520              	.LFB80:
 473:Core/Src/main.c **** 
 2521              		.loc 1 473 1 view -0
 2522              		.cfi_startproc
 2523              		@ args = 0, pretend = 0, frame = 24
 2524              		@ frame_needed = 0, uses_anonymous_args = 0
 2525 0000 00B5     		push	{lr}
 2526              	.LCFI49:
 2527              		.cfi_def_cfa_offset 4
 2528              		.cfi_offset 14, -4
 2529 0002 87B0     		sub	sp, sp, #28
 2530              	.LCFI50:
 2531              		.cfi_def_cfa_offset 32
 479:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2532              		.loc 1 479 3 view .LVU682
 479:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2533              		.loc 1 479 26 is_stmt 0 view .LVU683
 2534 0004 0023     		movs	r3, #0
 2535 0006 0293     		str	r3, [sp, #8]
 2536 0008 0393     		str	r3, [sp, #12]
 2537 000a 0493     		str	r3, [sp, #16]
 2538 000c 0593     		str	r3, [sp, #20]
 480:Core/Src/main.c **** 
 2539              		.loc 1 480 3 is_stmt 1 view .LVU684
 480:Core/Src/main.c **** 
 2540              		.loc 1 480 27 is_stmt 0 view .LVU685
 2541 000e 0093     		str	r3, [sp]
 2542 0010 0193     		str	r3, [sp, #4]
 485:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2543              		.loc 1 485 3 is_stmt 1 view .LVU686
 485:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2544              		.loc 1 485 18 is_stmt 0 view .LVU687
 2545 0012 1448     		ldr	r0, .L187
 2546 0014 144A     		ldr	r2, .L187+4
 2547 0016 0260     		str	r2, [r0]
 486:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2548              		.loc 1 486 3 is_stmt 1 view .LVU688
 486:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2549              		.loc 1 486 24 is_stmt 0 view .LVU689
 2550 0018 40F2F312 		movw	r2, #499
 2551 001c 4260     		str	r2, [r0, #4]
 487:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2552              		.loc 1 487 3 is_stmt 1 view .LVU690
 487:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2553              		.loc 1 487 26 is_stmt 0 view .LVU691
 2554 001e 8360     		str	r3, [r0, #8]
 488:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2555              		.loc 1 488 3 is_stmt 1 view .LVU692
 488:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2556              		.loc 1 488 21 is_stmt 0 view .LVU693
 2557 0020 43F67F62 		movw	r2, #15999
 2558 0024 C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 107


 489:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2559              		.loc 1 489 3 is_stmt 1 view .LVU694
 489:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2560              		.loc 1 489 28 is_stmt 0 view .LVU695
 2561 0026 0361     		str	r3, [r0, #16]
 490:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2562              		.loc 1 490 3 is_stmt 1 view .LVU696
 490:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2563              		.loc 1 490 32 is_stmt 0 view .LVU697
 2564 0028 4361     		str	r3, [r0, #20]
 491:Core/Src/main.c ****   {
 2565              		.loc 1 491 3 is_stmt 1 view .LVU698
 491:Core/Src/main.c ****   {
 2566              		.loc 1 491 7 is_stmt 0 view .LVU699
 2567 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2568              	.LVL173:
 491:Core/Src/main.c ****   {
 2569              		.loc 1 491 6 discriminator 1 view .LVU700
 2570 002e 90B9     		cbnz	r0, .L184
 495:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2571              		.loc 1 495 3 is_stmt 1 view .LVU701
 495:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2572              		.loc 1 495 34 is_stmt 0 view .LVU702
 2573 0030 4FF48053 		mov	r3, #4096
 2574 0034 0293     		str	r3, [sp, #8]
 496:Core/Src/main.c ****   {
 2575              		.loc 1 496 3 is_stmt 1 view .LVU703
 496:Core/Src/main.c ****   {
 2576              		.loc 1 496 7 is_stmt 0 view .LVU704
 2577 0036 02A9     		add	r1, sp, #8
 2578 0038 0A48     		ldr	r0, .L187
 2579 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2580              	.LVL174:
 496:Core/Src/main.c ****   {
 2581              		.loc 1 496 6 discriminator 1 view .LVU705
 2582 003e 60B9     		cbnz	r0, .L185
 500:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2583              		.loc 1 500 3 is_stmt 1 view .LVU706
 500:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2584              		.loc 1 500 37 is_stmt 0 view .LVU707
 2585 0040 0023     		movs	r3, #0
 2586 0042 0093     		str	r3, [sp]
 501:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2587              		.loc 1 501 3 is_stmt 1 view .LVU708
 501:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2588              		.loc 1 501 33 is_stmt 0 view .LVU709
 2589 0044 0193     		str	r3, [sp, #4]
 502:Core/Src/main.c ****   {
 2590              		.loc 1 502 3 is_stmt 1 view .LVU710
 502:Core/Src/main.c ****   {
 2591              		.loc 1 502 7 is_stmt 0 view .LVU711
 2592 0046 6946     		mov	r1, sp
 2593 0048 0648     		ldr	r0, .L187
 2594 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2595              	.LVL175:
 502:Core/Src/main.c ****   {
 2596              		.loc 1 502 6 discriminator 1 view .LVU712
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 108


 2597 004e 30B9     		cbnz	r0, .L186
 509:Core/Src/main.c **** 
 2598              		.loc 1 509 1 view .LVU713
 2599 0050 07B0     		add	sp, sp, #28
 2600              	.LCFI51:
 2601              		.cfi_remember_state
 2602              		.cfi_def_cfa_offset 4
 2603              		@ sp needed
 2604 0052 5DF804FB 		ldr	pc, [sp], #4
 2605              	.L184:
 2606              	.LCFI52:
 2607              		.cfi_restore_state
 493:Core/Src/main.c ****   }
 2608              		.loc 1 493 5 is_stmt 1 view .LVU714
 2609 0056 FFF7FEFF 		bl	Error_Handler
 2610              	.LVL176:
 2611              	.L185:
 498:Core/Src/main.c ****   }
 2612              		.loc 1 498 5 view .LVU715
 2613 005a FFF7FEFF 		bl	Error_Handler
 2614              	.LVL177:
 2615              	.L186:
 504:Core/Src/main.c ****   }
 2616              		.loc 1 504 5 view .LVU716
 2617 005e FFF7FEFF 		bl	Error_Handler
 2618              	.LVL178:
 2619              	.L188:
 2620 0062 00BF     		.align	2
 2621              	.L187:
 2622 0064 00000000 		.word	htim3
 2623 0068 00040040 		.word	1073742848
 2624              		.cfi_endproc
 2625              	.LFE80:
 2627              		.section	.text.SystemClock_Config,"ax",%progbits
 2628              		.align	1
 2629              		.global	SystemClock_Config
 2630              		.syntax unified
 2631              		.thumb
 2632              		.thumb_func
 2634              	SystemClock_Config:
 2635              	.LFB76:
 286:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2636              		.loc 1 286 1 view -0
 2637              		.cfi_startproc
 2638              		@ args = 0, pretend = 0, frame = 72
 2639              		@ frame_needed = 0, uses_anonymous_args = 0
 2640 0000 00B5     		push	{lr}
 2641              	.LCFI53:
 2642              		.cfi_def_cfa_offset 4
 2643              		.cfi_offset 14, -4
 2644 0002 93B0     		sub	sp, sp, #76
 2645              	.LCFI54:
 2646              		.cfi_def_cfa_offset 80
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2647              		.loc 1 287 3 view .LVU718
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2648              		.loc 1 287 22 is_stmt 0 view .LVU719
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 109


 2649 0004 3422     		movs	r2, #52
 2650 0006 0021     		movs	r1, #0
 2651 0008 05A8     		add	r0, sp, #20
 2652 000a FFF7FEFF 		bl	memset
 2653              	.LVL179:
 288:Core/Src/main.c **** 
 2654              		.loc 1 288 3 is_stmt 1 view .LVU720
 288:Core/Src/main.c **** 
 2655              		.loc 1 288 22 is_stmt 0 view .LVU721
 2656 000e 0023     		movs	r3, #0
 2657 0010 0093     		str	r3, [sp]
 2658 0012 0193     		str	r3, [sp, #4]
 2659 0014 0293     		str	r3, [sp, #8]
 2660 0016 0393     		str	r3, [sp, #12]
 2661 0018 0493     		str	r3, [sp, #16]
 292:Core/Src/main.c **** 
 2662              		.loc 1 292 3 is_stmt 1 view .LVU722
 2663 001a 1649     		ldr	r1, .L195
 2664 001c 0A68     		ldr	r2, [r1]
 2665 001e 22F4C052 		bic	r2, r2, #6144
 2666 0022 42F40062 		orr	r2, r2, #2048
 2667 0026 0A60     		str	r2, [r1]
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2668              		.loc 1 297 3 view .LVU723
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2669              		.loc 1 297 36 is_stmt 0 view .LVU724
 2670 0028 0222     		movs	r2, #2
 2671 002a 0592     		str	r2, [sp, #20]
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2672              		.loc 1 298 3 is_stmt 1 view .LVU725
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2673              		.loc 1 298 30 is_stmt 0 view .LVU726
 2674 002c 0121     		movs	r1, #1
 2675 002e 0891     		str	r1, [sp, #32]
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2676              		.loc 1 299 3 is_stmt 1 view .LVU727
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2677              		.loc 1 299 41 is_stmt 0 view .LVU728
 2678 0030 1021     		movs	r1, #16
 2679 0032 0991     		str	r1, [sp, #36]
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2680              		.loc 1 300 3 is_stmt 1 view .LVU729
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2681              		.loc 1 300 34 is_stmt 0 view .LVU730
 2682 0034 0E92     		str	r2, [sp, #56]
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2683              		.loc 1 301 3 is_stmt 1 view .LVU731
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2684              		.loc 1 301 35 is_stmt 0 view .LVU732
 2685 0036 0F93     		str	r3, [sp, #60]
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2686              		.loc 1 302 3 is_stmt 1 view .LVU733
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2687              		.loc 1 302 32 is_stmt 0 view .LVU734
 2688 0038 4FF40023 		mov	r3, #524288
 2689 003c 1093     		str	r3, [sp, #64]
 303:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 110


 2690              		.loc 1 303 3 is_stmt 1 view .LVU735
 303:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2691              		.loc 1 303 32 is_stmt 0 view .LVU736
 2692 003e 4FF40003 		mov	r3, #8388608
 2693 0042 1193     		str	r3, [sp, #68]
 304:Core/Src/main.c ****   {
 2694              		.loc 1 304 3 is_stmt 1 view .LVU737
 304:Core/Src/main.c ****   {
 2695              		.loc 1 304 7 is_stmt 0 view .LVU738
 2696 0044 05A8     		add	r0, sp, #20
 2697 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2698              	.LVL180:
 304:Core/Src/main.c ****   {
 2699              		.loc 1 304 6 discriminator 1 view .LVU739
 2700 004a 78B9     		cbnz	r0, .L193
 311:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2701              		.loc 1 311 3 is_stmt 1 view .LVU740
 311:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2702              		.loc 1 311 31 is_stmt 0 view .LVU741
 2703 004c 0F23     		movs	r3, #15
 2704 004e 0093     		str	r3, [sp]
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2705              		.loc 1 312 3 is_stmt 1 view .LVU742
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2706              		.loc 1 312 34 is_stmt 0 view .LVU743
 2707 0050 0323     		movs	r3, #3
 2708 0052 0193     		str	r3, [sp, #4]
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2709              		.loc 1 313 3 is_stmt 1 view .LVU744
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2710              		.loc 1 313 35 is_stmt 0 view .LVU745
 2711 0054 0023     		movs	r3, #0
 2712 0056 0293     		str	r3, [sp, #8]
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2713              		.loc 1 314 3 is_stmt 1 view .LVU746
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2714              		.loc 1 314 36 is_stmt 0 view .LVU747
 2715 0058 0393     		str	r3, [sp, #12]
 315:Core/Src/main.c **** 
 2716              		.loc 1 315 3 is_stmt 1 view .LVU748
 315:Core/Src/main.c **** 
 2717              		.loc 1 315 36 is_stmt 0 view .LVU749
 2718 005a 0493     		str	r3, [sp, #16]
 317:Core/Src/main.c ****   {
 2719              		.loc 1 317 3 is_stmt 1 view .LVU750
 317:Core/Src/main.c ****   {
 2720              		.loc 1 317 7 is_stmt 0 view .LVU751
 2721 005c 0121     		movs	r1, #1
 2722 005e 6846     		mov	r0, sp
 2723 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2724              	.LVL181:
 317:Core/Src/main.c ****   {
 2725              		.loc 1 317 6 discriminator 1 view .LVU752
 2726 0064 20B9     		cbnz	r0, .L194
 321:Core/Src/main.c **** 
 2727              		.loc 1 321 1 view .LVU753
 2728 0066 13B0     		add	sp, sp, #76
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 111


 2729              	.LCFI55:
 2730              		.cfi_remember_state
 2731              		.cfi_def_cfa_offset 4
 2732              		@ sp needed
 2733 0068 5DF804FB 		ldr	pc, [sp], #4
 2734              	.L193:
 2735              	.LCFI56:
 2736              		.cfi_restore_state
 306:Core/Src/main.c ****   }
 2737              		.loc 1 306 5 is_stmt 1 view .LVU754
 2738 006c FFF7FEFF 		bl	Error_Handler
 2739              	.LVL182:
 2740              	.L194:
 319:Core/Src/main.c ****   }
 2741              		.loc 1 319 5 view .LVU755
 2742 0070 FFF7FEFF 		bl	Error_Handler
 2743              	.LVL183:
 2744              	.L196:
 2745              		.align	2
 2746              	.L195:
 2747 0074 00700040 		.word	1073770496
 2748              		.cfi_endproc
 2749              	.LFE76:
 2751              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2752              		.align	2
 2753              	.LC5:
 2754 0000 53746172 		.ascii	"Starting\015\000"
 2754      74696E67 
 2754      0D00
 2755 000a 0000     		.align	2
 2756              	.LC6:
 2757 000c 45544154 		.ascii	"ETAT_INITIALISATION\015\000"
 2757      5F494E49 
 2757      5449414C 
 2757      49534154 
 2757      494F4E0D 
 2758 0021 000000   		.align	2
 2759              	.LC7:
 2760 0024 45544154 		.ascii	"ETAT_JEU\015\000"
 2760      5F4A4555 
 2760      0D00
 2761 002e 0000     		.align	2
 2762              	.LC8:
 2763 0030 45544154 		.ascii	"ETAT_VICTOIRE\015\000"
 2763      5F564943 
 2763      544F4952 
 2763      450D00
 2764 003f 00       		.align	2
 2765              	.LC9:
 2766 0040 45544154 		.ascii	"ETAT_DEFAITE\015\000"
 2766      5F444546 
 2766      41495445 
 2766      0D00
 2767              		.section	.text.main,"ax",%progbits
 2768              		.align	1
 2769              		.global	main
 2770              		.syntax unified
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 112


 2771              		.thumb
 2772              		.thumb_func
 2774              	main:
 2775              	.LFB75:
 140:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2776              		.loc 1 140 1 view -0
 2777              		.cfi_startproc
 2778              		@ Volatile: function does not return.
 2779              		@ args = 0, pretend = 0, frame = 0
 2780              		@ frame_needed = 0, uses_anonymous_args = 0
 2781 0000 08B5     		push	{r3, lr}
 2782              	.LCFI57:
 2783              		.cfi_def_cfa_offset 8
 2784              		.cfi_offset 3, -8
 2785              		.cfi_offset 14, -4
 148:Core/Src/main.c **** 
 2786              		.loc 1 148 3 view .LVU757
 2787 0002 FFF7FEFF 		bl	HAL_Init
 2788              	.LVL184:
 155:Core/Src/main.c **** 
 2789              		.loc 1 155 3 view .LVU758
 2790 0006 FFF7FEFF 		bl	SystemClock_Config
 2791              	.LVL185:
 162:Core/Src/main.c ****   MX_DMA_Init();
 2792              		.loc 1 162 3 view .LVU759
 2793 000a FFF7FEFF 		bl	MX_GPIO_Init
 2794              	.LVL186:
 163:Core/Src/main.c ****   MX_USART2_UART_Init();
 2795              		.loc 1 163 3 view .LVU760
 2796 000e FFF7FEFF 		bl	MX_DMA_Init
 2797              	.LVL187:
 164:Core/Src/main.c ****   MX_ADC_Init();
 2798              		.loc 1 164 3 view .LVU761
 2799 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2800              	.LVL188:
 165:Core/Src/main.c ****   MX_SPI1_Init();
 2801              		.loc 1 165 3 view .LVU762
 2802 0016 FFF7FEFF 		bl	MX_ADC_Init
 2803              	.LVL189:
 166:Core/Src/main.c ****   MX_TIM10_Init();
 2804              		.loc 1 166 3 view .LVU763
 2805 001a FFF7FEFF 		bl	MX_SPI1_Init
 2806              	.LVL190:
 167:Core/Src/main.c ****   MX_UART4_Init();
 2807              		.loc 1 167 3 view .LVU764
 2808 001e FFF7FEFF 		bl	MX_TIM10_Init
 2809              	.LVL191:
 168:Core/Src/main.c ****   MX_TIM2_Init();
 2810              		.loc 1 168 3 view .LVU765
 2811 0022 FFF7FEFF 		bl	MX_UART4_Init
 2812              	.LVL192:
 169:Core/Src/main.c ****   MX_TIM9_Init();
 2813              		.loc 1 169 3 view .LVU766
 2814 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2815              	.LVL193:
 170:Core/Src/main.c ****   MX_TIM11_Init();
 2816              		.loc 1 170 3 view .LVU767
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 113


 2817 002a FFF7FEFF 		bl	MX_TIM9_Init
 2818              	.LVL194:
 171:Core/Src/main.c ****   MX_TIM3_Init();
 2819              		.loc 1 171 3 view .LVU768
 2820 002e FFF7FEFF 		bl	MX_TIM11_Init
 2821              	.LVL195:
 172:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2822              		.loc 1 172 3 view .LVU769
 2823 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2824              	.LVL196:
 174:Core/Src/main.c **** 
 2825              		.loc 1 174 3 view .LVU770
 2826 0036 4848     		ldr	r0, .L215
 2827 0038 FFF7FEFF 		bl	puts
 2828              	.LVL197:
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 2829              		.loc 1 176 3 view .LVU771
 2830 003c 4748     		ldr	r0, .L215+4
 2831 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2832              	.LVL198:
 177:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 2833              		.loc 1 177 3 view .LVU772
 2834 0042 4748     		ldr	r0, .L215+8
 2835 0044 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2836              	.LVL199:
 178:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2837              		.loc 1 178 3 view .LVU773
 2838 0048 0021     		movs	r1, #0
 2839 004a 4648     		ldr	r0, .L215+12
 2840 004c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2841              	.LVL200:
 179:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 2842              		.loc 1 179 3 view .LVU774
 2843 0050 0421     		movs	r1, #4
 2844 0052 4548     		ldr	r0, .L215+16
 2845 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2846              	.LVL201:
 180:Core/Src/main.c **** 
 2847              		.loc 1 180 3 view .LVU775
 2848 0058 4448     		ldr	r0, .L215+20
 2849 005a FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2850              	.LVL202:
 182:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 2851              		.loc 1 182 3 view .LVU776
 2852 005e 0020     		movs	r0, #0
 2853 0060 FFF7FEFF 		bl	BCD_Init
 2854              	.LVL203:
 183:Core/Src/main.c ****   /* USER CODE END 2 */
 2855              		.loc 1 183 3 view .LVU777
 2856 0064 0220     		movs	r0, #2
 2857 0066 FFF7FEFF 		bl	play_track
 2858              	.LVL204:
 2859 006a 18E0     		b	.L199
 2860              	.L204:
 196:Core/Src/main.c ****       if (bombPlanted == true)
 2861              		.loc 1 196 7 view .LVU778
 2862 006c 4048     		ldr	r0, .L215+24
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 114


 2863 006e FFF7FEFF 		bl	puts
 2864              	.LVL205:
 197:Core/Src/main.c ****       {
 2865              		.loc 1 197 7 view .LVU779
 197:Core/Src/main.c ****       {
 2866              		.loc 1 197 23 is_stmt 0 view .LVU780
 2867 0072 404B     		ldr	r3, .L215+28
 2868 0074 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 197:Core/Src/main.c ****       {
 2869              		.loc 1 197 10 view .LVU781
 2870 0076 93B1     		cbz	r3, .L199
 199:Core/Src/main.c ****         HAL_Delay(1500);          // Délai pour jouer le son de la bombe plantée
 2871              		.loc 1 199 9 is_stmt 1 view .LVU782
 2872 0078 0620     		movs	r0, #6
 2873 007a FFF7FEFF 		bl	play_track
 2874              	.LVL206:
 200:Core/Src/main.c ****         BCD_Init(time_in_second); // Clignotement de l'afficheur et préparation à l'affichage
 2875              		.loc 1 200 9 view .LVU783
 2876 007e 40F2DC50 		movw	r0, #1500
 2877 0082 FFF7FEFF 		bl	HAL_Delay
 2878              	.LVL207:
 201:Core/Src/main.c ****         randomButtonSequence();   // Générer une nouvelle séquence si nécessaire
 2879              		.loc 1 201 9 view .LVU784
 2880 0086 3C4B     		ldr	r3, .L215+32
 2881 0088 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 2882 008a FFF7FEFF 		bl	BCD_Init
 2883              	.LVL208:
 202:Core/Src/main.c ****         etat = ETAT_JEU;
 2884              		.loc 1 202 9 view .LVU785
 2885 008e FFF7FEFF 		bl	randomButtonSequence
 2886              	.LVL209:
 203:Core/Src/main.c ****       }
 2887              		.loc 1 203 9 view .LVU786
 203:Core/Src/main.c ****       }
 2888              		.loc 1 203 14 is_stmt 0 view .LVU787
 2889 0092 3A4B     		ldr	r3, .L215+36
 2890 0094 0122     		movs	r2, #1
 2891 0096 1A70     		strb	r2, [r3]
 2892 0098 01E0     		b	.L199
 2893              	.L203:
 211:Core/Src/main.c ****       {
 2894              		.loc 1 211 7 is_stmt 1 view .LVU788
 211:Core/Src/main.c ****       {
 2895              		.loc 1 211 10 is_stmt 0 view .LVU789
 2896 009a 012B     		cmp	r3, #1
 2897 009c 0ED0     		beq	.L214
 2898              	.L199:
 189:Core/Src/main.c ****   {
 2899              		.loc 1 189 3 is_stmt 1 view .LVU790
 191:Core/Src/main.c ****     {
 2900              		.loc 1 191 5 view .LVU791
 2901 009e 374B     		ldr	r3, .L215+36
 2902 00a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2903 00a2 032B     		cmp	r3, #3
 2904 00a4 FBD8     		bhi	.L199
 2905 00a6 01A2     		adr	r2, .L201
 2906 00a8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 115


 2907              		.p2align 2
 2908              	.L201:
 2909 00ac 6D000000 		.word	.L204+1
 2910 00b0 9B000000 		.word	.L203+1
 2911 00b4 23010000 		.word	.L202+1
 2912 00b8 41010000 		.word	.L200+1
 2913              		.p2align 1
 2914              	.L214:
 213:Core/Src/main.c ****         if (time_in_second == 0)
 2915              		.loc 1 213 9 view .LVU792
 2916 00bc 3048     		ldr	r0, .L215+40
 2917 00be FFF7FEFF 		bl	puts
 2918              	.LVL210:
 214:Core/Src/main.c ****         {
 2919              		.loc 1 214 9 view .LVU793
 214:Core/Src/main.c ****         {
 2920              		.loc 1 214 28 is_stmt 0 view .LVU794
 2921 00c2 2D4B     		ldr	r3, .L215+32
 2922 00c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 214:Core/Src/main.c ****         {
 2923              		.loc 1 214 12 view .LVU795
 2924 00c6 13B9     		cbnz	r3, .L206
 216:Core/Src/main.c ****         }
 2925              		.loc 1 216 11 is_stmt 1 view .LVU796
 216:Core/Src/main.c ****         }
 2926              		.loc 1 216 16 is_stmt 0 view .LVU797
 2927 00c8 2C4A     		ldr	r2, .L215+36
 2928 00ca 0321     		movs	r1, #3
 2929 00cc 1170     		strb	r1, [r2]
 2930              	.L206:
 218:Core/Src/main.c ****         {
 2931              		.loc 1 218 9 is_stmt 1 view .LVU798
 218:Core/Src/main.c ****         {
 2932              		.loc 1 218 13 is_stmt 0 view .LVU799
 2933 00ce 2D4A     		ldr	r2, .L215+44
 2934 00d0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 218:Core/Src/main.c ****         {
 2935              		.loc 1 218 12 view .LVU800
 2936 00d2 2AB1     		cbz	r2, .L207
 218:Core/Src/main.c ****         {
 2937              		.loc 1 218 22 discriminator 1 view .LVU801
 2938 00d4 2C4A     		ldr	r2, .L215+48
 2939 00d6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2940 00d8 12B1     		cbz	r2, .L207
 220:Core/Src/main.c ****         }
 2941              		.loc 1 220 11 is_stmt 1 view .LVU802
 220:Core/Src/main.c ****         }
 2942              		.loc 1 220 16 is_stmt 0 view .LVU803
 2943 00da 284A     		ldr	r2, .L215+36
 2944 00dc 0221     		movs	r1, #2
 2945 00de 1170     		strb	r1, [r2]
 2946              	.L207:
 223:Core/Src/main.c ****         {
 2947              		.loc 1 223 9 is_stmt 1 view .LVU804
 223:Core/Src/main.c ****         {
 2948              		.loc 1 223 12 is_stmt 0 view .LVU805
 2949 00e0 0F2B     		cmp	r3, #15
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 116


 2950 00e2 02D9     		bls	.L208
 225:Core/Src/main.c ****         }
 2951              		.loc 1 225 11 is_stmt 1 view .LVU806
 225:Core/Src/main.c ****         }
 2952              		.loc 1 225 27 is_stmt 0 view .LVU807
 2953 00e4 294A     		ldr	r2, .L215+52
 2954 00e6 C821     		movs	r1, #200
 2955 00e8 1170     		strb	r1, [r2]
 2956              	.L208:
 227:Core/Src/main.c ****         {
 2957              		.loc 1 227 9 is_stmt 1 view .LVU808
 227:Core/Src/main.c ****         {
 2958              		.loc 1 227 12 is_stmt 0 view .LVU809
 2959 00ea 0F2B     		cmp	r3, #15
 2960 00ec 02D8     		bhi	.L209
 229:Core/Src/main.c ****         }
 2961              		.loc 1 229 11 is_stmt 1 view .LVU810
 229:Core/Src/main.c ****         }
 2962              		.loc 1 229 27 is_stmt 0 view .LVU811
 2963 00ee 274A     		ldr	r2, .L215+52
 2964 00f0 6421     		movs	r1, #100
 2965 00f2 1170     		strb	r1, [r2]
 2966              	.L209:
 231:Core/Src/main.c ****         {
 2967              		.loc 1 231 9 is_stmt 1 view .LVU812
 231:Core/Src/main.c ****         {
 2968              		.loc 1 231 12 is_stmt 0 view .LVU813
 2969 00f4 0A2B     		cmp	r3, #10
 2970 00f6 02D8     		bhi	.L210
 233:Core/Src/main.c ****         }
 2971              		.loc 1 233 11 is_stmt 1 view .LVU814
 233:Core/Src/main.c ****         }
 2972              		.loc 1 233 27 is_stmt 0 view .LVU815
 2973 00f8 244A     		ldr	r2, .L215+52
 2974 00fa 3221     		movs	r1, #50
 2975 00fc 1170     		strb	r1, [r2]
 2976              	.L210:
 235:Core/Src/main.c ****         {
 2977              		.loc 1 235 9 is_stmt 1 view .LVU816
 235:Core/Src/main.c ****         {
 2978              		.loc 1 235 12 is_stmt 0 view .LVU817
 2979 00fe 042B     		cmp	r3, #4
 2980 0100 02D8     		bhi	.L211
 237:Core/Src/main.c ****         }
 2981              		.loc 1 237 11 is_stmt 1 view .LVU818
 237:Core/Src/main.c ****         }
 2982              		.loc 1 237 27 is_stmt 0 view .LVU819
 2983 0102 224B     		ldr	r3, .L215+52
 2984 0104 1E22     		movs	r2, #30
 2985 0106 1A70     		strb	r2, [r3]
 2986              	.L211:
 240:Core/Src/main.c ****         {
 2987              		.loc 1 240 9 is_stmt 1 view .LVU820
 240:Core/Src/main.c ****         {
 2988              		.loc 1 240 25 is_stmt 0 view .LVU821
 2989 0108 214B     		ldr	r3, .L215+56
 2990 010a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 117


 2991 010c 1F4B     		ldr	r3, .L215+52
 2992 010e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 240:Core/Src/main.c ****         {
 2993              		.loc 1 240 12 view .LVU822
 2994 0110 9A42     		cmp	r2, r3
 2995 0112 C4D9     		bls	.L199
 242:Core/Src/main.c ****           flag_bipbip = 0;
 2996              		.loc 1 242 11 is_stmt 1 view .LVU823
 2997 0114 0120     		movs	r0, #1
 2998 0116 FFF7FEFF 		bl	play_track
 2999              	.LVL211:
 243:Core/Src/main.c ****         }
 3000              		.loc 1 243 11 view .LVU824
 243:Core/Src/main.c ****         }
 3001              		.loc 1 243 23 is_stmt 0 view .LVU825
 3002 011a 1D4B     		ldr	r3, .L215+56
 3003 011c 0022     		movs	r2, #0
 3004 011e 1A70     		strb	r2, [r3]
 3005 0120 BDE7     		b	.L199
 3006              	.L202:
 251:Core/Src/main.c ****       {
 3007              		.loc 1 251 7 is_stmt 1 view .LVU826
 251:Core/Src/main.c ****       {
 3008              		.loc 1 251 10 is_stmt 0 view .LVU827
 3009 0122 022B     		cmp	r3, #2
 3010 0124 BBD1     		bne	.L199
 253:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 3011              		.loc 1 253 9 is_stmt 1 view .LVU828
 3012 0126 1B48     		ldr	r0, .L215+60
 3013 0128 FFF7FEFF 		bl	puts
 3014              	.LVL212:
 254:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 3015              		.loc 1 254 9 view .LVU829
 3016 012c 0B48     		ldr	r0, .L215+4
 3017 012e FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 3018              	.LVL213:
 255:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 3019              		.loc 1 255 9 view .LVU830
 3020 0132 0320     		movs	r0, #3
 3021 0134 FFF7FEFF 		bl	play_track
 3022              	.LVL214:
 256:Core/Src/main.c ****       }
 3023              		.loc 1 256 9 view .LVU831
 256:Core/Src/main.c ****       }
 3024              		.loc 1 256 14 is_stmt 0 view .LVU832
 3025 0138 104B     		ldr	r3, .L215+36
 3026 013a 0322     		movs	r2, #3
 3027 013c 1A70     		strb	r2, [r3]
 3028 013e AEE7     		b	.L199
 3029              	.L200:
 263:Core/Src/main.c ****       {
 3030              		.loc 1 263 7 is_stmt 1 view .LVU833
 263:Core/Src/main.c ****       {
 3031              		.loc 1 263 10 is_stmt 0 view .LVU834
 3032 0140 032B     		cmp	r3, #3
 3033 0142 ACD1     		bne	.L199
 265:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 118


 3034              		.loc 1 265 9 is_stmt 1 view .LVU835
 3035 0144 1448     		ldr	r0, .L215+64
 3036 0146 FFF7FEFF 		bl	puts
 3037              	.LVL215:
 266:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 3038              		.loc 1 266 9 view .LVU836
 3039 014a 0420     		movs	r0, #4
 3040 014c FFF7FEFF 		bl	play_track
 3041              	.LVL216:
 267:Core/Src/main.c ****       }
 3042              		.loc 1 267 9 view .LVU837
 267:Core/Src/main.c ****       }
 3043              		.loc 1 267 14 is_stmt 0 view .LVU838
 3044 0150 0A4B     		ldr	r3, .L215+36
 3045 0152 0022     		movs	r2, #0
 3046 0154 1A70     		strb	r2, [r3]
 3047 0156 A2E7     		b	.L199
 3048              	.L216:
 3049              		.align	2
 3050              	.L215:
 3051 0158 00000000 		.word	.LC5
 3052 015c 00000000 		.word	htim10
 3053 0160 00000000 		.word	htim2
 3054 0164 00000000 		.word	htim11
 3055 0168 00000000 		.word	htim9
 3056 016c 00000000 		.word	htim3
 3057 0170 0C000000 		.word	.LC6
 3058 0174 00000000 		.word	bombPlanted
 3059 0178 00000000 		.word	time_in_second
 3060 017c 00000000 		.word	etat
 3061 0180 24000000 		.word	.LC7
 3062 0184 00000000 		.word	buttonOk
 3063 0188 00000000 		.word	adcOk
 3064 018c 00000000 		.word	freqence_bipbip
 3065 0190 00000000 		.word	flag_bipbip
 3066 0194 30000000 		.word	.LC8
 3067 0198 40000000 		.word	.LC9
 3068              		.cfi_endproc
 3069              	.LFE75:
 3071              		.global	etat
 3072              		.section	.bss.etat,"aw",%nobits
 3075              	etat:
 3076 0000 00       		.space	1
 3077              		.global	buttonOk
 3078              		.section	.bss.buttonOk,"aw",%nobits
 3081              	buttonOk:
 3082 0000 00       		.space	1
 3083              		.global	adcOk
 3084              		.section	.bss.adcOk,"aw",%nobits
 3087              	adcOk:
 3088 0000 00       		.space	1
 3089              		.global	buttonCurrentIndex
 3090              		.section	.bss.buttonCurrentIndex,"aw",%nobits
 3093              	buttonCurrentIndex:
 3094 0000 00       		.space	1
 3095              		.global	buttonOrderDefuse
 3096              		.section	.bss.buttonOrderDefuse,"aw",%nobits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 119


 3097              		.align	2
 3100              	buttonOrderDefuse:
 3101 0000 00000000 		.space	4
 3102              		.global	buttonNotAllPushed
 3103              		.section	.data.buttonNotAllPushed,"aw"
 3106              	buttonNotAllPushed:
 3107 0000 01       		.byte	1
 3108              		.global	bombPlanted
 3109              		.section	.bss.bombPlanted,"aw",%nobits
 3112              	bombPlanted:
 3113 0000 00       		.space	1
 3114              		.global	buttonPlantCurrentIndex
 3115              		.section	.bss.buttonPlantCurrentIndex,"aw",%nobits
 3118              	buttonPlantCurrentIndex:
 3119 0000 00       		.space	1
 3120              		.global	buttonOrderPlant
 3121              		.section	.data.buttonOrderPlant,"aw"
 3122              		.align	2
 3125              	buttonOrderPlant:
 3126 0000 01020304 		.ascii	"\001\002\003\004"
 3127              		.global	freqence_bipbip
 3128              		.section	.bss.freqence_bipbip,"aw",%nobits
 3131              	freqence_bipbip:
 3132 0000 00       		.space	1
 3133              		.global	flag_bipbip
 3134              		.section	.bss.flag_bipbip,"aw",%nobits
 3137              	flag_bipbip:
 3138 0000 00       		.space	1
 3139              		.global	time_in_second
 3140              		.section	.data.time_in_second,"aw"
 3143              	time_in_second:
 3144 0000 3C       		.byte	60
 3145              		.global	second
 3146              		.section	.bss.second,"aw",%nobits
 3149              	second:
 3150 0000 00       		.space	1
 3151              		.global	seedInitialized
 3152              		.section	.bss.seedInitialized,"aw",%nobits
 3155              	seedInitialized:
 3156 0000 00       		.space	1
 3157              		.global	seed
 3158              		.section	.bss.seed,"aw",%nobits
 3159              		.align	2
 3162              	seed:
 3163 0000 00000000 		.space	4
 3164              		.global	buttonElapsed
 3165              		.section	.bss.buttonElapsed,"aw",%nobits
 3166              		.align	2
 3169              	buttonElapsed:
 3170 0000 00000000 		.space	16
 3170      00000000 
 3170      00000000 
 3170      00000000 
 3171              		.global	adcData
 3172              		.section	.bss.adcData,"aw",%nobits
 3173              		.align	2
 3176              	adcData:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 120


 3177 0000 00000000 		.space	4
 3178              		.global	huart2
 3179              		.section	.bss.huart2,"aw",%nobits
 3180              		.align	2
 3183              	huart2:
 3184 0000 00000000 		.space	72
 3184      00000000 
 3184      00000000 
 3184      00000000 
 3184      00000000 
 3185              		.global	huart4
 3186              		.section	.bss.huart4,"aw",%nobits
 3187              		.align	2
 3190              	huart4:
 3191 0000 00000000 		.space	72
 3191      00000000 
 3191      00000000 
 3191      00000000 
 3191      00000000 
 3192              		.global	htim11
 3193              		.section	.bss.htim11,"aw",%nobits
 3194              		.align	2
 3197              	htim11:
 3198 0000 00000000 		.space	64
 3198      00000000 
 3198      00000000 
 3198      00000000 
 3198      00000000 
 3199              		.global	htim10
 3200              		.section	.bss.htim10,"aw",%nobits
 3201              		.align	2
 3204              	htim10:
 3205 0000 00000000 		.space	64
 3205      00000000 
 3205      00000000 
 3205      00000000 
 3205      00000000 
 3206              		.global	htim9
 3207              		.section	.bss.htim9,"aw",%nobits
 3208              		.align	2
 3211              	htim9:
 3212 0000 00000000 		.space	64
 3212      00000000 
 3212      00000000 
 3212      00000000 
 3212      00000000 
 3213              		.global	htim3
 3214              		.section	.bss.htim3,"aw",%nobits
 3215              		.align	2
 3218              	htim3:
 3219 0000 00000000 		.space	64
 3219      00000000 
 3219      00000000 
 3219      00000000 
 3219      00000000 
 3220              		.global	htim2
 3221              		.section	.bss.htim2,"aw",%nobits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 121


 3222              		.align	2
 3225              	htim2:
 3226 0000 00000000 		.space	64
 3226      00000000 
 3226      00000000 
 3226      00000000 
 3226      00000000 
 3227              		.global	hspi1
 3228              		.section	.bss.hspi1,"aw",%nobits
 3229              		.align	2
 3232              	hspi1:
 3233 0000 00000000 		.space	88
 3233      00000000 
 3233      00000000 
 3233      00000000 
 3233      00000000 
 3234              		.global	hdma_adc
 3235              		.section	.bss.hdma_adc,"aw",%nobits
 3236              		.align	2
 3239              	hdma_adc:
 3240 0000 00000000 		.space	68
 3240      00000000 
 3240      00000000 
 3240      00000000 
 3240      00000000 
 3241              		.global	hadc
 3242              		.section	.bss.hadc,"aw",%nobits
 3243              		.align	2
 3246              	hadc:
 3247 0000 00000000 		.space	84
 3247      00000000 
 3247      00000000 
 3247      00000000 
 3247      00000000 
 3248              		.text
 3249              	.Letext0:
 3250              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 3251              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 3252              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 3253              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 3254              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 3255              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 3256              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 3257              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 3258              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 3259              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 3260              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 3261              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 3262              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 3263              		.file 17 "Core/Inc/main.h"
 3264              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 3265              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 3266              		.file 20 "<built-in>"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 122


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:280    .text.MX_GPIO_Init:000000f0 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:288    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:293    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:341    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:346    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:352    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:378    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:384    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:416    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3162   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:424    .text.randomButtonSequence:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:430    .text.randomButtonSequence:00000000 randomButtonSequence
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:538    .text.randomButtonSequence:00000060 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3100   .bss.buttonOrderDefuse:00000000 buttonOrderDefuse
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:545    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:551    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:609    .text.ledUpdate:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:614    .rodata.HAL_ADC_ConvCpltCallback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:618    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:624    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:672    .text.HAL_ADC_ConvCpltCallback:00000028 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3176   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3087   .bss.adcOk:00000000 adcOk
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:679    .text.checkUserInput:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:685    .text.checkUserInput:00000000 checkUserInput
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:752    .text.checkUserInput:00000040 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3093   .bss.buttonCurrentIndex:00000000 buttonCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3081   .bss.buttonOk:00000000 buttonOk
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:760    .text.checkButtonOrderPlant:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:766    .text.checkButtonOrderPlant:00000000 checkButtonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:816    .text.checkButtonOrderPlant:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3118   .bss.buttonPlantCurrentIndex:00000000 buttonPlantCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3125   .data.buttonOrderPlant:00000000 buttonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3112   .bss.bombPlanted:00000000 bombPlanted
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:823    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:829    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:885    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3232   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:891    .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:897    .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1066   .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1072   .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1078   .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1217   .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1223   .text.play:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1229   .text.play:00000000 play
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1262   .text.play:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3190   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1268   .text.play_track:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1274   .text.play_track:00000000 play_track
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1321   .text.play_track:0000003c $d
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 123


C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1326   .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1339   .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1345   .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1549   .text.HAL_GPIO_EXTI_Callback:000000f4 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3169   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3075   .bss.etat:00000000 etat
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1559   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1565   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1579   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1585   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1671   .text.HAL_TIM_PeriodElapsedCallback:00000050 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3246   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3211   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3197   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3137   .bss.flag_bipbip:00000000 flag_bipbip
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3143   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1682   .text.Error_Handler:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1688   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1720   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1725   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1780   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3183   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1786   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1791   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1926   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1932   .text.MX_SPI1_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:1937   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2006   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2012   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2017   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2097   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3204   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2103   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2108   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2163   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2169   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2174   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2277   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3225   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2282   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2287   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2404   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2410   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2415   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2508   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2514   .text.MX_TIM3_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2519   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2622   .text.MX_TIM3_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3218   .bss.htim3:00000000 htim3
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2628   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2634   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2747   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2752   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2768   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2774   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2909   .text.main:000000ac $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:2913   .text.main:000000bc $t
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 124


C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3051   .text.main:00000158 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3131   .bss.freqence_bipbip:00000000 freqence_bipbip
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3076   .bss.etat:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3082   .bss.buttonOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3088   .bss.adcOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3094   .bss.buttonCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3097   .bss.buttonOrderDefuse:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3106   .data.buttonNotAllPushed:00000000 buttonNotAllPushed
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3113   .bss.bombPlanted:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3119   .bss.buttonPlantCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3122   .data.buttonOrderPlant:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3132   .bss.freqence_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3138   .bss.flag_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3149   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3150   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3155   .bss.seedInitialized:00000000 seedInitialized
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3156   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3159   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3166   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3173   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3180   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3187   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3194   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3201   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3208   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3215   .bss.htim3:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3222   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3229   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3239   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3236   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s:3243   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
puts
HAL_SPI_Transmit
HAL_Delay
HAL_UART_Transmit
HAL_GetTick
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccvFS2Io.s 			page 125


HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Base_Stop_IT
