// Initial wiring: [0, 5, 4, 9, 12, 8, 11, 7, 13, 2, 15, 3, 1, 14, 10, 6]
// Resulting wiring: [0, 5, 4, 9, 12, 8, 11, 7, 13, 2, 15, 3, 1, 14, 10, 6]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[16];
cx q[4], q[1];
cx q[6], q[4];
cx q[11], q[4];
cx q[10], q[3];
cx q[7], q[5];
cx q[14], q[8];
cx q[15], q[8];
cx q[13], q[1];
cx q[8], q[2];
cx q[15], q[5];
cx q[13], q[7];
cx q[14], q[10];
cx q[15], q[11];
cx q[13], q[14];
cx q[12], q[13];
cx q[11], q[13];
cx q[8], q[13];
cx q[8], q[9];
cx q[7], q[10];
cx q[3], q[8];
cx q[3], q[5];
cx q[1], q[8];
cx q[4], q[13];
cx q[8], q[11];
cx q[1], q[10];
