 
****************************************
Report : qor
Design : pit_top
Version: V-2023.12
Date   : Sat Mar 16 12:05:51 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.36
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        263
  Leaf Cell Count:                285
  Buf/Inv Cell Count:              18
  Buf Cell Count:                   4
  Inv Cell Count:                  14
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       223
  Sequential Cell Count:           62
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2375.884807
  Noncombinational Area:  1975.910429
  Buf/Inv Area:            108.748802
  Total Buffer Area:            31.33
  Total Inverter Area:          77.41
  Macro/Black Box Area:      0.000000
  Net Area:                239.001403
  -----------------------------------
  Cell Area:              4351.795236
  Design Area:            4590.796639


  Design Rules
  -----------------------------------
  Total Number of Nets:           365
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: elc-p07-2088-05-lnx

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.32
  Logic Optimization:                  0.22
  Mapping Optimization:                0.14
  -----------------------------------------
  Overall Compile Time:                2.24
  Overall Compile Wall Clock Time:     2.56

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
