$date today $end
$timescale 1 ns $end
$scope module  $end
$scope module tb $end
$var integer 32 14 data $end
$scope module axprint $end
$var integer 32 11 counter $end
$var integer 32 12 d $end
$scope module ConfigIn $end
$var integer 32 0 data $end
$var integer 32 1 last $end
$var integer 32 2 ready $end
$var integer 32 3 valid $end
$upscope $end
$scope module ax_slave $end
$var integer 32 8 data_internal2 $end
$var integer 32 9 data_internal_isLast2 $end
$var integer 32 a data_internal_isvalid2 $end
$var integer 32 b data_internal_was_read2 $end
$var integer 32 c data_isvalid $end
$scope module rx $end
$var integer 32 d data $end
$var integer 32 e last $end
$var integer 32 f ready $end
$var integer 32 10 valid $end
$upscope $end
$upscope $end
$scope module globals $end
$var integer 32 4 clk $end
$var integer 32 7 rst $end
$scope module reg $end
$var integer 32 5 address $end
$var integer 32 6 value $end
$upscope $end
$upscope $end
$upscope $end
$scope module clkgen $end
$var integer 32 13 clk $end
$upscope $end
$scope module dut $end
$scope module ConfigIn $end
$var integer 32 15 data $end
$var integer 32 16 last $end
$var integer 32 17 ready $end
$var integer 32 18 valid $end
$upscope $end
$scope module ConfigOut $end
$var integer 32 19 data $end
$var integer 32 1a last $end
$var integer 32 1b ready $end
$var integer 32 1c valid $end
$upscope $end
$scope module globals $end
$var integer 32 1d clk $end
$var integer 32 20 rst $end
$scope module reg $end
$var integer 32 1e address $end
$var integer 32 1f value $end
$upscope $end
$upscope $end
$scope module pipe2_2_stream_delay_one $end
$var integer 32 29 clk $end
$scope module Axi_in $end
$var integer 32 21 data $end
$var integer 32 22 last $end
$var integer 32 23 ready $end
$var integer 32 24 valid $end
$upscope $end
$scope module Axi_out $end
$var integer 32 25 data $end
$var integer 32 26 last $end
$var integer 32 27 ready $end
$var integer 32 28 valid $end
$upscope $end
$scope module axMaster $end
$scope module tx $end
$var integer 32 2a data $end
$var integer 32 2b last $end
$var integer 32 2c ready $end
$var integer 32 2d valid $end
$upscope $end
$upscope $end
$scope module axiSalve $end
$var integer 32 2e data_internal2 $end
$var integer 32 2f data_internal_isLast2 $end
$var integer 32 30 data_internal_isvalid2 $end
$var integer 32 31 data_internal_was_read2 $end
$var integer 32 32 data_isvalid $end
$scope module rx $end
$var integer 32 33 data $end
$var integer 32 34 last $end
$var integer 32 35 ready $end
$var integer 32 36 valid $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipe2_3_stream_delay_one $end
$var integer 32 3f clk $end
$scope module Axi_in $end
$var integer 32 37 data $end
$var integer 32 38 last $end
$var integer 32 39 ready $end
$var integer 32 3a valid $end
$upscope $end
$scope module Axi_out $end
$var integer 32 3b data $end
$var integer 32 3c last $end
$var integer 32 3d ready $end
$var integer 32 3e valid $end
$upscope $end
$scope module axMaster $end
$scope module tx $end
$var integer 32 40 data $end
$var integer 32 41 last $end
$var integer 32 42 ready $end
$var integer 32 43 valid $end
$upscope $end
$upscope $end
$scope module axiSalve $end
$var integer 32 44 data_internal2 $end
$var integer 32 45 data_internal_isLast2 $end
$var integer 32 46 data_internal_isvalid2 $end
$var integer 32 47 data_internal_was_read2 $end
$var integer 32 48 data_isvalid $end
$scope module rx $end
$var integer 32 49 data $end
$var integer 32 4a last $end
$var integer 32 4b ready $end
$var integer 32 4c valid $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipe2_4_stream_delay_one $end
$var integer 32 55 clk $end
$scope module Axi_in $end
$var integer 32 4d data $end
$var integer 32 4e last $end
$var integer 32 4f ready $end
$var integer 32 50 valid $end
$upscope $end
$scope module Axi_out $end
$var integer 32 51 data $end
$var integer 32 52 last $end
$var integer 32 53 ready $end
$var integer 32 54 valid $end
$upscope $end
$scope module axMaster $end
$scope module tx $end
$var integer 32 56 data $end
$var integer 32 57 last $end
$var integer 32 58 ready $end
$var integer 32 59 valid $end
$upscope $end
$upscope $end
$scope module axiSalve $end
$var integer 32 5a data_internal2 $end
$var integer 32 5b data_internal_isLast2 $end
$var integer 32 5c data_internal_isvalid2 $end
$var integer 32 5d data_internal_was_read2 $end
$var integer 32 5e data_isvalid $end
$scope module rx $end
$var integer 32 5f data $end
$var integer 32 60 last $end
$var integer 32 61 ready $end
$var integer 32 62 valid $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipe2_5_stream_delay_one $end
$var integer 32 6b clk $end
$scope module Axi_in $end
$var integer 32 63 data $end
$var integer 32 64 last $end
$var integer 32 65 ready $end
$var integer 32 66 valid $end
$upscope $end
$scope module Axi_out $end
$var integer 32 67 data $end
$var integer 32 68 last $end
$var integer 32 69 ready $end
$var integer 32 6a valid $end
$upscope $end
$scope module axMaster $end
$scope module tx $end
$var integer 32 6c data $end
$var integer 32 6d last $end
$var integer 32 6e ready $end
$var integer 32 6f valid $end
$upscope $end
$upscope $end
$scope module axiSalve $end
$var integer 32 70 data_internal2 $end
$var integer 32 71 data_internal_isLast2 $end
$var integer 32 72 data_internal_isvalid2 $end
$var integer 32 73 data_internal_was_read2 $end
$var integer 32 74 data_isvalid $end
$scope module rx $end
$var integer 32 75 data $end
$var integer 32 76 last $end
$var integer 32 77 ready $end
$var integer 32 78 valid $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipe2_6_stream_delay_one $end
$var integer 32 81 clk $end
$scope module Axi_in $end
$var integer 32 79 data $end
$var integer 32 7a last $end
$var integer 32 7b ready $end
$var integer 32 7c valid $end
$upscope $end
$scope module Axi_out $end
$var integer 32 7d data $end
$var integer 32 7e last $end
$var integer 32 7f ready $end
$var integer 32 80 valid $end
$upscope $end
$scope module axMaster $end
$scope module tx $end
$var integer 32 82 data $end
$var integer 32 83 last $end
$var integer 32 84 ready $end
$var integer 32 85 valid $end
$upscope $end
$upscope $end
$scope module axiSalve $end
$var integer 32 86 data_internal2 $end
$var integer 32 87 data_internal_isLast2 $end
$var integer 32 88 data_internal_isvalid2 $end
$var integer 32 89 data_internal_was_read2 $end
$var integer 32 8a data_isvalid $end
$scope module rx $end
$var integer 32 8b data $end
$var integer 32 8c last $end
$var integer 32 8d ready $end
$var integer 32 8e valid $end
$upscope $end
$upscope $end
$upscope $end
$scope module pipe2_7_stream_delay_one $end
$var integer 32 97 clk $end
$scope module Axi_in $end
$var integer 32 8f data $end
$var integer 32 90 last $end
$var integer 32 91 ready $end
$var integer 32 92 valid $end
$upscope $end
$scope module Axi_out $end
$var integer 32 93 data $end
$var integer 32 94 last $end
$var integer 32 95 ready $end
$var integer 32 96 valid $end
$upscope $end
$scope module axMaster $end
$scope module tx $end
$var integer 32 98 data $end
$var integer 32 99 last $end
$var integer 32 9a ready $end
$var integer 32 9b valid $end
$upscope $end
$upscope $end
$scope module axiSalve $end
$var integer 32 9c data_internal2 $end
$var integer 32 9d data_internal_isLast2 $end
$var integer 32 9e data_internal_isvalid2 $end
$var integer 32 9f data_internal_was_read2 $end
$var integer 32 a0 data_isvalid $end
$scope module rx $end
$var integer 32 a1 data $end
$var integer 32 a2 last $end
$var integer 32 a3 ready $end
$var integer 32 a4 valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module k_globals $end
$var integer 32 a5 clk $end
$var integer 32 a8 rst $end
$scope module reg $end
$var integer 32 a6 address $end
$var integer 32 a7 value $end
$upscope $end
$upscope $end
$scope module mast $end
$scope module tx $end
$var integer 32 a9 data $end
$var integer 32 aa last $end
$var integer 32 ab ready $end
$var integer 32 ac valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
