// Seed: 2061749760
module module_0 (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    output wand id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    input wire id_10,
    input supply0 id_11
);
  tri1 id_13 = id_10;
  id_14(
      .id_0(1'd0), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output tri0  id_0,
    output wor   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output tri   id_6
);
  wire id_8;
  module_0(
      id_5, id_5, id_6, id_5, id_6, id_4, id_1, id_6, id_6, id_3, id_3, id_5
  );
endmodule
