{"Source Block": ["hdl/library/xilinx/common/ad_serdes_clk.v@98:138@HdlStmIf", "        .I(clk_in_p));\n  end\n  endgenerate\n\n  generate\n  if (MMCM_OR_BUFR_N == 1) begin\n    ad_mmcm_drp #(\n      .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n      .MMCM_CLKIN_PERIOD (MMCM_CLKIN_PERIOD),\n      .MMCM_CLKIN2_PERIOD (MMCM_CLKIN_PERIOD),\n      .MMCM_VCO_DIV (MMCM_VCO_DIV),\n      .MMCM_VCO_MUL (MMCM_VCO_MUL),\n      .MMCM_CLK0_DIV (MMCM_CLK0_DIV),\n      .MMCM_CLK0_PHASE (0.0),\n      .MMCM_CLK1_DIV (MMCM_CLK1_DIV),\n      .MMCM_CLK1_PHASE (0.0),\n      .MMCM_CLK2_DIV (MMCM_CLK0_DIV),\n      .MMCM_CLK2_PHASE (90.0))\n    i_mmcm_drp (\n      .clk (clk_in_s),\n      .clk2 (1'b0),\n      .clk_sel (1'b1),\n      .mmcm_rst (rst),\n      .mmcm_clk_0 (clk),\n      .mmcm_clk_1 (div_clk),\n      .mmcm_clk_2 (out_clk),\n      .up_clk (up_clk),\n      .up_rstn (up_rstn),\n      .up_drp_sel (up_drp_sel),\n      .up_drp_wr (up_drp_wr),\n      .up_drp_addr (up_drp_addr),\n      .up_drp_wdata (up_drp_wdata[15:0]),\n      .up_drp_rdata (up_drp_rdata[15:0]),\n      .up_drp_ready (up_drp_ready),\n      .up_drp_locked (up_drp_locked));\n    end\n  endgenerate\n\n  generate\n  if (MMCM_OR_BUFR_N == 0) begin\n    BUFIO i_clk_buf (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[115, "      .MMCM_CLK2_PHASE (90.0))\n"], [116, "    i_mmcm_drp (\n"]], "Add": [[116, "      .MMCM_CLK2_PHASE (90.0)\n"], [116, "    ) i_mmcm_drp (\n"]]}}