/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [2:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_8z[29] & celloutsig_1_0z);
  assign celloutsig_1_0z = ~(in_data[179] | in_data[120]);
  assign celloutsig_1_1z = ~(in_data[139] | celloutsig_1_0z);
  assign celloutsig_1_17z = ~(celloutsig_1_10z | celloutsig_1_8z[21]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_1z) & (in_data[71] | celloutsig_0_1z));
  assign celloutsig_1_5z = in_data[191:185] & in_data[145:139];
  assign celloutsig_1_9z = celloutsig_1_5z[5:0] & { celloutsig_1_8z[31:27], celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z } & { celloutsig_1_8z[17:15], celloutsig_1_8z[31], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_12z = in_data[103:99] / { 1'h1, celloutsig_1_5z[5:2] };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_14z } / { 1'h1, celloutsig_1_8z[16:15], celloutsig_1_4z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } > { in_data[168:167], celloutsig_1_1z };
  assign celloutsig_1_10z = in_data[157:147] <= { in_data[110:107], celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_6z[12:8], celloutsig_1_4z } <= { in_data[164:163], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_5z[6] ? { in_data[136:134], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, 1'h1, celloutsig_1_5z[5:0], celloutsig_1_3z } : in_data[112:99];
  assign celloutsig_1_19z = celloutsig_1_10z ? { celloutsig_1_16z[1:0], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_12z } : { celloutsig_1_6z[11:5], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_0z = ~^ in_data[63:54];
  assign celloutsig_0_1z = ~^ in_data[25:18];
  assign celloutsig_1_7z = ~^ { celloutsig_1_5z[5:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = ~((in_data[123] & in_data[125]) | in_data[140]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & in_data[146]) | celloutsig_1_1z);
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[76:73];
  assign { celloutsig_1_8z[31:23], celloutsig_1_8z[5:1], celloutsig_1_8z[21:15], celloutsig_1_8z[22] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign { celloutsig_1_8z[14:6], celloutsig_1_8z[0] } = celloutsig_1_8z[31:22];
  assign { out_data[131:128], out_data[104:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
