<?xml version="1.0"?>
<configuration platform="TGL">
<!--
XML configuration file for TigerLake
-->
<!--
# *********************************************************
#
#                   PRE-RELEASE NOTICE
#
#    This software specifically enables pre-production
#    hardware provided by Intel Corporation.  The terms
#    describing your rights and responsibilities to use
#    such hardware are covered by a separate evaluation
#    agreement.  Of specific note in that agreement is
#    the requirement that you do not release or publish
#    information on the hardware without the specific
#    written authorization of Intel Corporation.
#
#    Intel Corporation requests that you do not release,
#    publish, or distribute this software until you are
#    specifically authorized.  These terms are deleted
#    upon publication of this software.
#
# *********************************************************

CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2020, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="core">
    <sku did="0x9A12" name="TigerLake" code="TGL" longname="(TGL UP4 4 Cores)" />
    <sku did="0x9A02" name="TigerLake" code="TGL" longname="(TGL UP4 2 Cores)" />
    <sku did="0x9A14" name="TigerLake" code="TGL" longname="(TGL UP3 4 Cores)" />
    <sku did="0x9A04" name="TigerLake" code="TGL" longname="(TGL UP3 2 Cores)" />
    <sku did="0x9A36" name="TigerLake" code="TGL" longname="(TGL H 8 Cores)" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
  </pci>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->
  <mmio>
    <bar name="GTTMMADR" bus="0" dev="2"    fun="0" reg="0x10" width="8" mask="0x7FFF000000"                     desc="Graphics Translation Table Range"/>
  </mmio>

  <!-- #################################### -->
  <!--                                      -->
  <!-- I/O spaces (I/O BARs)                -->
  <!--                                      -->
  <!-- #################################### -->
  <io>
  </io>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory ranges                        -->
  <!--                                      -->
  <!-- #################################### -->
  <memory>
  </memory>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MSR Definitions              -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="PRMRR_MASK" type="msr" msr="0x1F5" desc="PRMRR MASK register">
      <field name="PRMRR_LOCK" bit="10" size="1" desc = "PRMRR Lock Bit" />
      <field name="PRMRR_VLD" bit="11" size="1" desc = "PRMRR Valid Bit set by mcheck" />
      <field name="PRMRR_mask_bits"   bit="12"  size="40" desc="PRMRR mask bits" />
    </register>
    <register name="PRMRR_PHYBASE" type="msr" msr="0x2A0" desc="PRMRR BASE Address 0">
      <field name="PRMRR_MEMTYPE" bit="0" size="3" desc="PRMRR Memory Type" />
      <field name="PRMRR_CONFIGURED" bit="3" size="1" desc="PRMRR Base Configured" />
      <field name="PRMRR_base_address_fields" bit="12" size="40" desc="PRMRR base address bits" />
    </register>
    <register name="PRMRR_UNCORE_PHYBASE" undef="Not defined for the platform" />
    <register name="PRMRR_UNCORE_MASK" undef="Not defined for the platform" />

    <!-- CPU Model Specific Registers -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- Sideband Register Access Registers -->

    <!-- Power Management Controller -->

    <!-- SMBus Host Controller -->

    <!-- SPI Interface Controller -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <register name="PCI0.0.0_REMAPBASE"  type="mmio" bar="MCHBAR" offset="0x5090" size="8" desc="Memory Remap Base Address" />
    <register name="PCI0.0.0_REMAPLIMIT" type="mmio" bar="MCHBAR" offset="0x5098" size="8" desc="Memory Remap Limit Address" />

    <!-- PCH SPIBAR registers -->

    <!-- PCH RTC registers -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- I/O registers (I/O ports)    -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- PCH TCOBASE (SMBus TCO) I/O registers -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!--      Undefined Registers     -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="PCI0.0.0_MESEG_BASE" undef="MESEG mapping method has changed." />
    <register name="PCI0.0.0_MESEG_MASK" undef="MESEG mapping method has changed." />
    <register name="PCI0.0.0_SMRAMC" undef="Compatible SMRAM is not supported." />
    <register name="MSR_LT_LOCK_MEMORY" undef="Not defined for platform" />

  </registers>


  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
  </controls>

</configuration>
