# Loading project tb_adder
# reading /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project tb_divisorUnit
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 14 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 21 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 11 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 18 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 9 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 16 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 5 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 12 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 3 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 10 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 1 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 8 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 3 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 10 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv failed with 1 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 3 failed with 8 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 6 errors.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 2 failed with 7 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 14 errors.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 2 failed with 15 errors.
# Compile of tb_divisorUnit.sv failed with 1 errors.
# Compile of DivisorUnit.sv failed with 14 errors.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 2 failed with 15 errors.
# Compile of tb_divisorUnit.sv was successful with warnings.
# Compile of DivisorUnit.sv failed with 14 errors.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 1 failed with 14 errors.
# Compile of tb_divisorUnit.sv was successful with warnings.
# Compile of DivisorUnit.sv failed with 13 errors.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 1 failed with 13 errors.
# Compile of tb_divisorUnit.sv was successful with warnings.
# Compile of DivisorUnit.sv failed with 13 errors.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 1 failed with 13 errors.
# Compile of tb_divisorUnit.sv was successful with warnings.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful with warnings.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 17:27:01 on Aug 01,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.adder
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'add1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'add0'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'carry_in'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'sum'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Warning: (vsim-3017) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Too few port connections. Expected 4, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'add1'.
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'add0'.
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'carry_in'.
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'sum'.
# Error loading design
# End time: 17:27:01 on Aug 01,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 5
clc
# invalid command name "clc"
clear
# [3J[H[2J
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 17:27:55 on Aug 01,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.adder
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'add1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'add0'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'carry_in'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in tb_divisorUnit for port 'sum'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Warning: (vsim-3017) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Too few port connections. Expected 4, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'add1'.
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'add0'.
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'carry_in'.
# ** Warning: (vsim-3722) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/divisorUnit/tb_divisorUnit.sv(15): [TFMPC] - Missing connection for port 'sum'.
# Error loading design
# End time: 17:27:55 on Aug 01,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 5
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 17:28:11 on Aug 01,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(93): [PCDPC] - Port size (4) does not match connection size (5) for port 'sumMSBs'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/kernelLogic.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/KL File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/kernelLogic.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(93): [PCDPC] - Port size (4) does not match connection size (5) for port 'carryMSBs'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/kernelLogic.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/KL File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/kernelLogic.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(154): [PCDPC] - Port size (32) does not match connection size (33) for port 'addendA'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/csa File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(154): [PCDPC] - Port size (32) does not match connection size (33) for port 'addendB'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/csa File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(154): [PCDPC] - Port size (32) does not match connection size (33) for port 'addendC'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/csa File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(154): [PCDPC] - Port size (32) does not match connection size (33) for port 'sum'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/csa File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(154): [PCDPC] - Port size (32) does not match connection size (33) for port 'carry'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/csa File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/carrySaveAdder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(175): [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/leftOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(188): [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# ** Warning: (vsim-3839) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(188): Variable '/tb_divisorUnit/DUT/divisorDP/leftOprightAdd', driven via a port connection, is multiply driven. See /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(175).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(200): [PCDPC] - Port size (32) does not match connection size (33) for port 'add1'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightAdder File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(200): [PCDPC] - Port size (32) does not match connection size (33) for port 'add0'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightAdder File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:32:59 on Aug 01,2019, Elapsed time: 0:04:48
# Errors: 0, Warnings: 13
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 17:33:14 on Aug 01,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(175): [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/leftOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(188): [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# ** Warning: (vsim-3839) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(188): Variable '/tb_divisorUnit/DUT/divisorDP/leftOprightAdd', driven via a port connection, is multiply driven. See /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(175).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(200): [PCDPC] - Port size (32) does not match connection size (33) for port 'add1'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightAdder File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# ** Warning: (vsim-3015) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(200): [PCDPC] - Port size (32) does not match connection size (33) for port 'add0'. The port definition is at: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightAdder File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/adder.sv
# WARNING: No extended dataflow license exists
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
quit -sim
# End time: 17:34:54 on Aug 01,2019, Elapsed time: 0:01:40
# Errors: 0, Warnings: 6
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 17:35:04 on Aug 01,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# ** Warning: (vsim-3839) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(188): Variable '/tb_divisorUnit/DUT/divisorDP/leftOprightAdd', driven via a port connection, is multiply driven. See /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/DivisorUnitDP.sv(175).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOprightAdd_mux File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:35:47 on Aug 01,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 17:35:58 on Aug 01,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:03:33 on Aug 02,2019, Elapsed time: 17:27:35
# Errors: 0, Warnings: 2
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 11:03:43 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave sim:/tb_divisorUnit/*
add wave sim:/tb_divisorUnit/DUT/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 11:12:45 on Aug 02,2019, Elapsed time: 0:09:02
# Errors: 0, Warnings: 3
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv failed with 1 errors.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 1 failed with 1 error.
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 11:14:00 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/divisor_en \
sim:/tb_divisorUnit/DUT/divisorDP/sum_en \
sim:/tb_divisorUnit/DUT/divisorDP/carry_en \
sim:/tb_divisorUnit/DUT/divisorDP/divisor_to_kernelLogic \
sim:/tb_divisorUnit/DUT/divisorDP/sumH_to_cond \
sim:/tb_divisorUnit/DUT/divisorDP/sumL_to_newQBitAdder \
sim:/tb_divisorUnit/DUT/divisorDP/carryL_to_newQBitAdder
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/clk \
sim:/tb_divisorUnit/DUT/divisorDP/rst_n \
sim:/tb_divisorUnit/DUT/divisorDP/csa_clear \
sim:/tb_divisorUnit/DUT/divisorDP/signCorrection_to_DivisorReg \
sim:/tb_divisorUnit/DUT/divisorDP/signCorrection_to_DividendReg
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
quit -sim
# End time: 11:18:29 on Aug 02,2019, Elapsed time: 0:04:29
# Errors: 0, Warnings: 3
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 11:18:43 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
quit -sim
# End time: 11:19:17 on Aug 02,2019, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 11:19:30 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
restart
quit -sim
# End time: 11:22:32 on Aug 02,2019, Elapsed time: 0:03:02
# Errors: 0, Warnings: 3
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 11:22:42 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:28:54 on Aug 02,2019, Elapsed time: 0:06:12
# Errors: 0, Warnings: 2
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# vsim work.tb_divisorUnit 
# Start time: 11:29:08 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
compile work
# wrong # args: should be "compile w cmd ..."
compile w work
# couldn't execute "/home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/work": no such file or directory
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of operand0Conditioning.sv was successful.
# Compile of operand1Conditioning.sv was successful.
# Compile of register.sv was successful.
# Compile of revertingBlock.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb_divisorUnit
# End time: 11:32:40 on Aug 02,2019, Elapsed time: 0:03:32
# Errors: 2, Warnings: 2
# vsim work.tb_divisorUnit 
# Start time: 11:32:40 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.kernelLogic
# Loading work.mux2to1
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:38:12 on Aug 02,2019, Elapsed time: 0:05:32
# Errors: 0, Warnings: 2
cd Desktop
# reading /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# couldn't change working directory to "Desktop": no such file or directory
ls
# tb_divisorUnit.cr.mti
# tb_divisorUnit.mpf
# tb_divisorUnit.sv
# vsim.wlf
# work
cd ../../common
./divisor.do
# invalid command name "./divisor.do"
do divisor.do
# ** Error: (vlib-35) Failed to create directory "../tbs/DivisorUnit/work".
# No such file or directory. (errno = ENOENT)
# Error in macro ./divisor.do line 1
# ** Error: (vlib-35) Failed to create directory "../tbs/DivisorUnit/work".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vlib" line 7)
#     invoked from within
# "vlib ../tbs/DivisorUnit/work"
ls
# divisor.do
# errSamples
# inSample.txt
# logFile.txt
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:21 on Aug 02,2019
# vlog -reportprogress 300 -work .work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# ** Error: (vlog-66) Execution of vlib failed. Please check the error log for more details.
# sh: 1: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxpe/vlib: not found
# End time: 12:07:21 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./divisor.do line 3
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work .work ../src/components/*.sv"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:51 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:29:51 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:51 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# ** Error: ../src/DivisorUnit.sv(131): (vlog-2730) Undefined variable: 'loadIterLoop'.
# ** Error: ../src/DivisorUnit.sv(136): (vlog-2730) Undefined variable: 'loadIterLoop'.
# End time: 12:29:51 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./divisor.do line 4
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv"
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:31 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:31:31 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:31 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:31:31 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:31 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:31:31 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:31 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:31:31 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:31:31 on Aug 02,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do divisor.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:16 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:41:16 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:16 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:41:16 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:16 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:41:16 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:16 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:41:16 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:41:16 on Aug 02,2019, Elapsed time: 0:09:45
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:41:16 on Aug 02,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 12:42:21 on Aug 02,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
# Loading project tb_divisorUnit
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of register.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 15 compiles, 0 failed with no errors.
vsim -c work.tb_divisorUnit
# vsim -c work.tb_divisorUnit 
# Start time: 12:46:44 on Aug 02,2019
# Loading sv_std.std
# Loading work.tb_divisorUnit
# Loading work.DivisorUnit
# Loading work.DivisorUnitDP
# Loading work.shiftRegister
# Loading work.register
# Loading work.carrySaveAdder
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.adder
# Loading work.syncCounter
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_divisorUnit/DUT/present_state \
sim:/tb_divisorUnit/DUT/next_state
add wave sim:/tb_divisorUnit/DUT/divisorDP/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave sim:/tb_divisorUnit/DUT/divisorDP/counter/*
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
do divisor.do
# Cannot open macro file: divisor.do
cd ../../../common
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 17:55:41 on Aug 02,2019, Elapsed time: 5:08:57
# Errors: 2, Warnings: 3
cd ../../../common
# reading /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
do divisor.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:47 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 17:55:47 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:48 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 17:55:48 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:48 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 17:55:48 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:48 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 17:55:48 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 17:55:48 on Aug 02,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 18:11:45 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 18:11:45 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:45 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 18:11:46 on Aug 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:46 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 18:11:46 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:11:46 on Aug 02,2019, Elapsed time: 0:15:58
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 18:11:46 on Aug 02,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 18:21:04 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 18:21:04 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:05 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 18:21:05 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:05 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 18:21:05 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:05 on Aug 02,2019, Elapsed time: 0:09:19
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 18:21:05 on Aug 02,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
restart
add wave sim:/tb_divisorUnit/DUT/divisorDP/KL/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:06 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 18:34:06 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:06 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 18:34:06 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:06 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 18:34:06 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:06 on Aug 02,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 18:34:06 on Aug 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:34:06 on Aug 02,2019, Elapsed time: 0:13:01
# Errors: 0, Warnings: 4
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 18:34:06 on Aug 02,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
