{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710875198114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710875198114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:06:38 2024 " "Processing started: Tue Mar 19 16:06:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710875198114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875198114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875198114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710875198810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710875198810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn2fpgavhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnn2fpgavhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNN2FPGAVHDL-arc " "Found design unit 1: CNN2FPGAVHDL-arc" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204925 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNN2FPGAVHDL " "Found entity 1: CNN2FPGAVHDL" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicator-arc " "Found design unit 1: multiplicator-arc" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204928 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicator " "Found entity 1: multiplicator" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_9in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_9in-arc " "Found design unit 1: Adder_9in-arc" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_9in " "Found entity 1: Adder_9in" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_9-arc " "Found design unit 1: Multiplexer_9-arc" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_9 " "Found entity 1: Multiplexer_9" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionallayerim4x4k2x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convolutionallayerim4x4k2x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionalLayerIm4x4K2x2-arc " "Found design unit 1: ConvolutionalLayerIm4x4K2x2-arc" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204938 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionalLayerIm4x4K2x2 " "Found entity 1: ConvolutionalLayerIm4x4K2x2" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switcher_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switcher_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Switcher_9-arc " "Found design unit 1: Switcher_9-arc" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Switcher_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Switcher_9 " "Found entity 1: Switcher_9" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Switcher_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier_4px.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier_4px.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier_4px-arc " "Found design unit 1: MatrixMultiplier_4px-arc" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204945 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier_4px " "Found entity 1: MatrixMultiplier_4px" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_4in-arc " "Found design unit 1: Adder_4in-arc" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_4in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4in " "Found entity 1: Adder_4in" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_4in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arvore_soma_conv_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arvore_soma_conv_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arvore_soma_conv_9-arc " "Found design unit 1: arvore_soma_conv_9-arc" {  } { { "arvore_soma_conv_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/arvore_soma_conv_9.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204952 ""} { "Info" "ISGN_ENTITY_NAME" "1 arvore_soma_conv_9 " "Found entity 1: arvore_soma_conv_9" {  } { { "arvore_soma_conv_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/arvore_soma_conv_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nucleoconvolucional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nucleoconvolucional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nucleoConvolucional-arc " "Found design unit 1: nucleoConvolucional-arc" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204955 ""} { "Info" "ISGN_ENTITY_NAME" "1 nucleoConvolucional " "Found entity 1: nucleoConvolucional" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador_conv-arc " "Found design unit 1: multiplicador_conv-arc" {  } { { "multiplicador_conv.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicador_conv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204958 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_conv " "Found entity 1: multiplicador_conv" {  } { { "multiplicador_conv.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicador_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x3-arc " "Found design unit 1: demux1x3-arc" {  } { { "demux1x3.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/demux1x3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204961 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x3 " "Found entity 1: demux1x3" {  } { { "demux1x3.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/demux1x3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710875204961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875204961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN2FPGAVHDL " "Elaborating entity \"CNN2FPGAVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710875205034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nucleoConvolucional nucleoConvolucional:nucleoConvolucional " "Elaborating entity \"nucleoConvolucional\" for hierarchy \"nucleoConvolucional:nucleoConvolucional\"" {  } { { "CNN2FPGAVHDL.vhd" "nucleoConvolucional" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875205044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_PIX nucleoConvolucional.vhd(18) " "VHDL Signal Declaration warning at nucleoConvolucional.vhd(18): used implicit default value for signal \"o_PIX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710875205045 "|CNN2FPGAVHDL|nucleoConvolucional:nucleoConvolucional"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MULT_OUT nucleoConvolucional.vhd(34) " "Verilog HDL or VHDL warning at nucleoConvolucional.vhd(34): object \"w_MULT_OUT\" assigned a value but never read" {  } { { "nucleoConvolucional.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710875205045 "|CNN2FPGAVHDL|nucleoConvolucional:nucleoConvolucional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x3 nucleoConvolucional:nucleoConvolucional\|demux1x3:u_DEMUX_PEX " "Elaborating entity \"demux1x3\" for hierarchy \"nucleoConvolucional:nucleoConvolucional\|demux1x3:u_DEMUX_PEX\"" {  } { { "nucleoConvolucional.vhd" "u_DEMUX_PEX" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875205061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_conv nucleoConvolucional:nucleoConvolucional\|multiplicador_conv:u_MUL_0 " "Elaborating entity \"multiplicador_conv\" for hierarchy \"nucleoConvolucional:nucleoConvolucional\|multiplicador_conv:u_MUL_0\"" {  } { { "nucleoConvolucional.vhd" "u_MUL_0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/nucleoConvolucional.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875205067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[0\] GND " "Pin \"o_PIX\[0\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[1\] GND " "Pin \"o_PIX\[1\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[2\] GND " "Pin \"o_PIX\[2\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[3\] GND " "Pin \"o_PIX\[3\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[4\] GND " "Pin \"o_PIX\[4\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[5\] GND " "Pin \"o_PIX\[5\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[6\] GND " "Pin \"o_PIX\[6\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[7\] GND " "Pin \"o_PIX\[7\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[8\] GND " "Pin \"o_PIX\[8\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[9\] GND " "Pin \"o_PIX\[9\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[10\] GND " "Pin \"o_PIX\[10\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[11\] GND " "Pin \"o_PIX\[11\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[12\] GND " "Pin \"o_PIX\[12\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[13\] GND " "Pin \"o_PIX\[13\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[14\] GND " "Pin \"o_PIX\[14\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[15\] GND " "Pin \"o_PIX\[15\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[16\] GND " "Pin \"o_PIX\[16\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[17\] GND " "Pin \"o_PIX\[17\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[18\] GND " "Pin \"o_PIX\[18\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[19\] GND " "Pin \"o_PIX\[19\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[20\] GND " "Pin \"o_PIX\[20\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[21\] GND " "Pin \"o_PIX\[21\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[22\] GND " "Pin \"o_PIX\[22\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[23\] GND " "Pin \"o_PIX\[23\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[24\] GND " "Pin \"o_PIX\[24\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[25\] GND " "Pin \"o_PIX\[25\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[26\] GND " "Pin \"o_PIX\[26\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[27\] GND " "Pin \"o_PIX\[27\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[28\] GND " "Pin \"o_PIX\[28\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[29\] GND " "Pin \"o_PIX\[29\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[30\] GND " "Pin \"o_PIX\[30\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PIX\[31\] GND " "Pin \"o_PIX\[31\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710875205447 "|CNN2FPGAVHDL|o_PIX[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710875205447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710875205710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710875205710 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLR " "No output dependent on input pin \"i_CLR\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_CLR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_SHIFT_ENA " "No output dependent on input pin \"i_PIX_SHIFT_ENA\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_SHIFT_ENA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT_SHIFT_ENA " "No output dependent on input pin \"i_WEIGHT_SHIFT_ENA\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT_SHIFT_ENA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[0\] " "No output dependent on input pin \"i_WEIGHT\[0\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[1\] " "No output dependent on input pin \"i_WEIGHT\[1\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[2\] " "No output dependent on input pin \"i_WEIGHT\[2\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[3\] " "No output dependent on input pin \"i_WEIGHT\[3\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[4\] " "No output dependent on input pin \"i_WEIGHT\[4\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[5\] " "No output dependent on input pin \"i_WEIGHT\[5\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[6\] " "No output dependent on input pin \"i_WEIGHT\[6\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT\[7\] " "No output dependent on input pin \"i_WEIGHT\[7\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[0\] " "No output dependent on input pin \"i_PIX_ROW_0\[0\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[1\] " "No output dependent on input pin \"i_PIX_ROW_0\[1\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[2\] " "No output dependent on input pin \"i_PIX_ROW_0\[2\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[3\] " "No output dependent on input pin \"i_PIX_ROW_0\[3\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[4\] " "No output dependent on input pin \"i_PIX_ROW_0\[4\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[5\] " "No output dependent on input pin \"i_PIX_ROW_0\[5\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[6\] " "No output dependent on input pin \"i_PIX_ROW_0\[6\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_0\[7\] " "No output dependent on input pin \"i_PIX_ROW_0\[7\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[0\] " "No output dependent on input pin \"i_PIX_ROW_1\[0\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[1\] " "No output dependent on input pin \"i_PIX_ROW_1\[1\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[2\] " "No output dependent on input pin \"i_PIX_ROW_1\[2\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[3\] " "No output dependent on input pin \"i_PIX_ROW_1\[3\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[4\] " "No output dependent on input pin \"i_PIX_ROW_1\[4\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[5\] " "No output dependent on input pin \"i_PIX_ROW_1\[5\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[6\] " "No output dependent on input pin \"i_PIX_ROW_1\[6\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_1\[7\] " "No output dependent on input pin \"i_PIX_ROW_1\[7\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[0\] " "No output dependent on input pin \"i_PIX_ROW_2\[0\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[1\] " "No output dependent on input pin \"i_PIX_ROW_2\[1\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[2\] " "No output dependent on input pin \"i_PIX_ROW_2\[2\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[3\] " "No output dependent on input pin \"i_PIX_ROW_2\[3\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[4\] " "No output dependent on input pin \"i_PIX_ROW_2\[4\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[5\] " "No output dependent on input pin \"i_PIX_ROW_2\[5\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[6\] " "No output dependent on input pin \"i_PIX_ROW_2\[6\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_PIX_ROW_2\[7\] " "No output dependent on input pin \"i_PIX_ROW_2\[7\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_PIX_ROW_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT_ROW_SEL\[0\] " "No output dependent on input pin \"i_WEIGHT_ROW_SEL\[0\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT_ROW_SEL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_WEIGHT_ROW_SEL\[1\] " "No output dependent on input pin \"i_WEIGHT_ROW_SEL\[1\]\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710875205871 "|CNN2FPGAVHDL|i_WEIGHT_ROW_SEL[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710875205871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710875205872 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710875205872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710875205872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710875205892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 16:06:45 2024 " "Processing ended: Tue Mar 19 16:06:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710875205892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710875205892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710875205892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710875205892 ""}
