# Verification (skeleton)

## Goal
Have a repeatable simulation/regression loop early.

## Next
- Pick simulator (verilator/iverilog) once RTL baseline exists.
- Add a smoke test that instantiates top and toggles clock/reset.
