vendor_name = ModelSim
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.qip
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.qip
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.mif
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.qip
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/db/altsyncram_5a24.tdf
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/db/decode_61a.tdf
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/db/mux_ahb.tdf
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/db/altsyncram_5lv3.tdf
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/db/decode_dla.tdf
source_file = 1, D:/Main_Recop/githubRecop/ReCop-VHDL/db/mux_chb.tdf
design_name = recop
instance = comp, \clk~input\, clk~input, recop, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, recop, 1
