<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='545' type='1'/>
<doc f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='545'>// 1</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='182' u='r' c='_ZL31lowerRISCVVMachineInstrToMCInstPKN4llvm12MachineInstrERNS_6MCInstE'/>
