{
  "design": {
    "design_info": {
      "boundary_crc": "0xBCBE585FE86E188F",
      "device": "xc7vx485tffg1761-2",
      "gen_directory": "../../../../zcu106_aurora_loopback.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_4": "",
      "xlconstant_5": "",
      "proc_sys_reset_0": "",
      "axi_gpio_0": "",
      "dma_pcie": {
        "axi_dma_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {}
        },
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_cc": "",
            "auto_ds": "",
            "auto_pc": ""
          }
        },
        "pcie": {
          "util_ds_buf_1": "",
          "axi_pcie_0": "",
          "pcie_interrupts": {
            "xlconcat_0": "",
            "xlconstant_2": "",
            "axi_pcie_intc_0": ""
          },
          "system_ila_1": ""
        }
      },
      "aurora": {
        "lane_up": "",
        "util_ds_buf_0": "",
        "aurora_demo_0": "",
        "aurora_8b10b_ch0": "",
        "util_vector_logic_0": "",
        "hard_err": "",
        "frame_err": "",
        "xlconstant_0": "",
        "aurora_8b10b_ch1": "",
        "tx_lock": "",
        "aurora_8b10b_ch2": "",
        "xlconstant_1": "",
        "aurora_8b10b_ch3": "",
        "channel_up": "",
        "soft_err": "",
        "system_ila_0": ""
      },
      "crossbar": {
        "system_ila_0": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "s00_data_fifo": "",
            "auto_ss_r": "",
            "auto_cc": ""
          },
          "s01_couplers": {
            "s01_data_fifo": "",
            "auto_ss_r": "",
            "auto_cc": ""
          },
          "s02_couplers": {
            "s02_data_fifo": "",
            "auto_ss_r": "",
            "auto_cc": ""
          },
          "s03_couplers": {
            "s03_data_fifo": "",
            "auto_ss_r": "",
            "auto_cc": ""
          },
          "s04_couplers": {
            "s04_data_fifo": "",
            "auto_cc": ""
          },
          "s05_couplers": {
            "s05_data_fifo": "",
            "auto_ss_r": "",
            "auto_ss_k": "",
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "auto_cc": ""
          },
          "m01_couplers": {
            "m01_data_fifo": "",
            "auto_cc": ""
          },
          "m02_couplers": {
            "m02_data_fifo": "",
            "auto_cc": ""
          },
          "m03_couplers": {
            "m03_data_fifo": "",
            "auto_cc": ""
          },
          "m04_couplers": {
            "m04_data_fifo": "",
            "auto_cc": ""
          },
          "m05_couplers": {
            "m05_data_fifo": "",
            "auto_ds": "",
            "auto_ss_k": "",
            "auto_ss_slidr": ""
          }
        },
        "system_ila_1": "",
        "system_ila_2": ""
      },
      "clk_wiz_1": "",
      "dino": {
        "dinoif_dac_0": "",
        "dinoif_fast_0": "",
        "axi_iic_0": "",
        "xlconstant_1": "",
        "xlconstant_2": "",
        "config_timer_0": "",
        "xlconstant_3": "",
        "scale_offset": {
          "xlconstant_8": "",
          "floating_point_1": "",
          "xlconstant_6": "",
          "xlconstant_7": "",
          "floating_point_0": ""
        },
        "xlconstant_0": ""
      },
      "system_ila_0": ""
    },
    "interface_ports": {
      "GT_SERIAL_RX_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_TX_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "GT_DIFF_REFCLK1_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "GT_SERIAL_RX_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_TX_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "GT_SERIAL_RX_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_RX_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_TX_2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "GT_SERIAL_TX_3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "PCIE_REFCLK": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "led_pins": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "pcie_7x_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "I2C0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "GT_SERIAL_DISABLE_TX_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_DISABLE_TX_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK_SWITCHES": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "GT_SERIAL_DISABLE_TX_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_DISABLE_TX_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "aux_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "serial_data_1": {
        "direction": "I"
      },
      "conv_1": {
        "direction": "O"
      },
      "serial_clk_1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_dinoif_fast_0_0_serial_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "serial_data_2": {
        "direction": "O"
      },
      "serial_clk_2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_dinoif_dac_0_0_serial_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "conv_2": {
        "direction": "O"
      },
      "conv_oe": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "serial_data_de": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "serial_clk_de": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_0",
        "xci_path": "ip/design_1_xlconstant_4_0/design_1_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_1",
        "xci_path": "ip/design_1_xlconstant_4_1/design_1_xlconstant_4_1.xci",
        "inst_hier_path": "xlconstant_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0b0101"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_1",
        "xci_path": "ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "led_8bits"
          }
        }
      },
      "dma_pcie": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "PCIE_REFCLK": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "pcie_7x_mgt_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "M02_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "axi_ctl_aclk_out": {
            "type": "clk",
            "direction": "O"
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "mmcm_lock": {
            "direction": "O"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_dma_0_0",
            "xci_path": "ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci",
            "inst_hier_path": "dma_pcie/axi_dma_0",
            "parameters": {
              "c_include_sg": {
                "value": "1"
              },
              "c_micro_dma": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_interconnect_0_1/design_1_axi_interconnect_0_1.xci",
            "inst_hier_path": "dma_pcie/axi_interconnect_0",
            "xci_name": "design_1_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_2",
                "xci_path": "ip/design_1_xbar_2/design_1_xbar_2.xci",
                "inst_hier_path": "dma_pcie/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_ds_0",
                    "xci_path": "ip/design_1_auto_ds_0/design_1_auto_ds_0.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_0/s00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_0/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_interconnect_0_2/design_1_axi_interconnect_0_2.xci",
            "inst_hier_path": "dma_pcie/axi_interconnect_1",
            "xci_name": "design_1_axi_interconnect_0_2",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_3",
                "xci_path": "ip/design_1_xbar_3/design_1_xbar_3.xci",
                "inst_hier_path": "dma_pcie/axi_interconnect_1/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_0",
                    "xci_path": "ip/design_1_auto_us_0/design_1_auto_us_0.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_1/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_1",
                    "xci_path": "ip/design_1_auto_us_1/design_1_auto_us_1.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_1/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_2",
                    "xci_path": "ip/design_1_auto_us_2/design_1_auto_us_2.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_1/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_0",
                    "xci_path": "ip/design_1_auto_cc_0/design_1_auto_cc_0.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_1/m01_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_ds_1",
                    "xci_path": "ip/design_1_auto_ds_1/design_1_auto_ds_1.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_1/m01_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_1",
                    "xci_path": "ip/design_1_auto_pc_1/design_1_auto_pc_1.xci",
                    "inst_hier_path": "dma_pcie/axi_interconnect_1/m01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_ds/S_AXI"
                    ]
                  },
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_1_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_interconnect_1_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "pcie": {
            "interface_ports": {
              "PCIE_REFCLK": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_CTL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "pcie_7x_mgt_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
                "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
              },
              "s_axi_intc": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "O"
              },
              "axi_ctl_aclk_out": {
                "type": "clk",
                "direction": "O"
              },
              "mmcm_lock": {
                "direction": "O"
              },
              "intr_dma_mm2s": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "intr_dma_s2mm": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "util_ds_buf_1": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
                "xci_name": "design_1_util_ds_buf_1_1",
                "xci_path": "ip/design_1_util_ds_buf_1_1/design_1_util_ds_buf_1_1.xci",
                "inst_hier_path": "dma_pcie/pcie/util_ds_buf_1",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "IBUFDSGTE"
                  }
                }
              },
              "axi_pcie_0": {
                "vlnv": "xilinx.com:ip:axi_pcie:2.9",
                "xci_name": "design_1_axi_pcie_0_1",
                "xci_path": "ip/design_1_axi_pcie_0_1/design_1_axi_pcie_0_1.xci",
                "inst_hier_path": "dma_pcie/pcie/axi_pcie_0",
                "parameters": {
                  "AXIBAR2PCIEBAR_0": {
                    "value": "0x00000000"
                  },
                  "BAR0_SCALE": {
                    "value": "Megabytes"
                  },
                  "BAR0_SIZE": {
                    "value": "1"
                  },
                  "DEVICE_ID": {
                    "value": "0x7021"
                  },
                  "MAX_LINK_SPEED": {
                    "value": "5.0_GT/s"
                  },
                  "M_AXI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "NUM_MSI_REQ": {
                    "value": "4"
                  },
                  "S_AXI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "XLNX_REF_BOARD": {
                    "value": "VC707"
                  }
                },
                "interface_ports": {
                  "M_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    }
                  },
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "memory_map_ref": "S_AXI"
                  },
                  "S_AXI_CTL": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "memory_map_ref": "S_AXI_CTL"
                  }
                },
                "addressing": {
                  "memory_maps": {
                    "S_AXI_CTL": {
                      "address_blocks": {
                        "CTL0": {
                          "base_address": "0",
                          "range": "256M",
                          "width": "28",
                          "usage": "memory",
                          "offset_base_param": "BASEADDR",
                          "offset_high_param": "HIGHADDR"
                        }
                      }
                    },
                    "S_AXI": {
                      "address_blocks": {
                        "BAR0": {
                          "base_address": "0",
                          "range": "4G",
                          "width": "32",
                          "usage": "memory",
                          "offset_base_param": "AXIBAR_0",
                          "offset_high_param": "AXIBAR_HIGHADDR_0"
                        }
                      }
                    }
                  },
                  "address_spaces": {
                    "M_AXI": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "pcie_interrupts": {
                "interface_ports": {
                  "s_axi": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "intr_dma_mm2s": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "intr_dma_s2mm": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "INTX_MSI_Request": {
                    "direction": "O"
                  },
                  "INTX_MSI_Grant": {
                    "direction": "I"
                  },
                  "MSI_Vector_Num": {
                    "direction": "O",
                    "left": "4",
                    "right": "0"
                  },
                  "MSI_Enable": {
                    "direction": "I"
                  },
                  "MSI_Vector_Width": {
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "In2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "design_1_xlconcat_0_1",
                    "xci_path": "ip/design_1_xlconcat_0_1/design_1_xlconcat_0_1.xci",
                    "inst_hier_path": "dma_pcie/pcie/pcie_interrupts/xlconcat_0",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "4"
                      }
                    }
                  },
                  "xlconstant_2": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "design_1_xlconstant_2_2",
                    "xci_path": "ip/design_1_xlconstant_2_2/design_1_xlconstant_2_2.xci",
                    "inst_hier_path": "dma_pcie/pcie/pcie_interrupts/xlconstant_2",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "axi_pcie_intc_0": {
                    "vlnv": "xilinx.com:module_ref:axi_pcie_intc:1.0",
                    "xci_name": "design_1_axi_pcie_intc_0_0",
                    "xci_path": "ip/design_1_axi_pcie_intc_0_0/design_1_axi_pcie_intc_0_0.xci",
                    "inst_hier_path": "dma_pcie/pcie/pcie_interrupts/axi_pcie_intc_0",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "axi_pcie_intc",
                      "boundary_crc": "0x0"
                    },
                    "interface_ports": {
                      "s_axi": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                          "DATA_WIDTH": {
                            "value": "32",
                            "value_src": "constant"
                          },
                          "PROTOCOL": {
                            "value": "AXI4LITE",
                            "value_src": "constant"
                          },
                          "FREQ_HZ": {
                            "value": "125000000",
                            "value_src": "user_prop"
                          },
                          "ID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "ADDR_WIDTH": {
                            "value": "9",
                            "value_src": "constant"
                          },
                          "AWUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "ARUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "WUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "RUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "BUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "READ_WRITE_MODE": {
                            "value": "READ_WRITE",
                            "value_src": "constant"
                          },
                          "HAS_BURST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_LOCK": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_PROT": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_CACHE": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_QOS": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_REGION": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_WSTRB": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "HAS_BRESP": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "HAS_RRESP": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "SUPPORTS_NARROW_BURST": {
                            "value": "0",
                            "value_src": "auto"
                          },
                          "NUM_READ_OUTSTANDING": {
                            "value": "1",
                            "value_src": "auto"
                          },
                          "NUM_WRITE_OUTSTANDING": {
                            "value": "1",
                            "value_src": "auto"
                          },
                          "MAX_BURST_LENGTH": {
                            "value": "1",
                            "value_src": "auto"
                          },
                          "CLK_DOMAIN": {
                            "value": "design_1_axi_pcie_0_1_axi_aclk_out",
                            "value_src": "default_prop"
                          }
                        },
                        "port_maps": {
                          "AWADDR": {
                            "physical_name": "s_axi_awaddr",
                            "direction": "I",
                            "left": "8",
                            "right": "0"
                          },
                          "AWVALID": {
                            "physical_name": "s_axi_awvalid",
                            "direction": "I"
                          },
                          "AWREADY": {
                            "physical_name": "s_axi_awready",
                            "direction": "O"
                          },
                          "WDATA": {
                            "physical_name": "s_axi_wdata",
                            "direction": "I",
                            "left": "31",
                            "right": "0"
                          },
                          "WSTRB": {
                            "physical_name": "s_axi_wstrb",
                            "direction": "I",
                            "left": "3",
                            "right": "0"
                          },
                          "WVALID": {
                            "physical_name": "s_axi_wvalid",
                            "direction": "I"
                          },
                          "WREADY": {
                            "physical_name": "s_axi_wready",
                            "direction": "O"
                          },
                          "BRESP": {
                            "physical_name": "s_axi_bresp",
                            "direction": "O",
                            "left": "1",
                            "right": "0"
                          },
                          "BVALID": {
                            "physical_name": "s_axi_bvalid",
                            "direction": "O"
                          },
                          "BREADY": {
                            "physical_name": "s_axi_bready",
                            "direction": "I"
                          },
                          "ARADDR": {
                            "physical_name": "s_axi_araddr",
                            "direction": "I",
                            "left": "8",
                            "right": "0"
                          },
                          "ARVALID": {
                            "physical_name": "s_axi_arvalid",
                            "direction": "I"
                          },
                          "ARREADY": {
                            "physical_name": "s_axi_arready",
                            "direction": "O"
                          },
                          "RDATA": {
                            "physical_name": "s_axi_rdata",
                            "direction": "O",
                            "left": "31",
                            "right": "0"
                          },
                          "RRESP": {
                            "physical_name": "s_axi_rresp",
                            "direction": "O",
                            "left": "1",
                            "right": "0"
                          },
                          "RVALID": {
                            "physical_name": "s_axi_rvalid",
                            "direction": "O"
                          },
                          "RREADY": {
                            "physical_name": "s_axi_rready",
                            "direction": "I"
                          }
                        }
                      }
                    },
                    "ports": {
                      "s_axi_aclk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "s_axi",
                            "value_src": "constant"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "s_axi_aresetn",
                            "value_src": "constant"
                          },
                          "FREQ_HZ": {
                            "value": "125000000",
                            "value_src": "user_prop"
                          },
                          "CLK_DOMAIN": {
                            "value": "design_1_axi_pcie_0_1_axi_aclk_out",
                            "value_src": "default_prop"
                          }
                        }
                      },
                      "s_axi_aresetn": {
                        "type": "rst",
                        "direction": "I",
                        "parameters": {
                          "POLARITY": {
                            "value": "ACTIVE_LOW",
                            "value_src": "constant"
                          }
                        }
                      },
                      "intr": {
                        "type": "intr",
                        "direction": "I",
                        "left": "3",
                        "right": "0",
                        "parameters": {
                          "SENSITIVITY": {
                            "value": "LEVEL_HIGH",
                            "value_src": "constant"
                          },
                          "PortWidth": {
                            "value": "4",
                            "value_src": "ip_prop"
                          }
                        }
                      },
                      "INTX_MSI_Request": {
                        "direction": "O"
                      },
                      "INTX_MSI_Grant": {
                        "direction": "I"
                      },
                      "MSI_Vector_Num": {
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                      },
                      "MSI_Enable": {
                        "direction": "I"
                      },
                      "MSI_Vector_Width": {
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_M03_AXI": {
                    "interface_ports": [
                      "s_axi",
                      "axi_pcie_intc_0/s_axi"
                    ]
                  }
                },
                "nets": {
                  "In2_1": {
                    "ports": [
                      "In2",
                      "xlconcat_0/In2"
                    ]
                  },
                  "axi_dma_0_mm2s_introut": {
                    "ports": [
                      "intr_dma_mm2s",
                      "xlconcat_0/In0"
                    ]
                  },
                  "axi_dma_0_s2mm_introut": {
                    "ports": [
                      "intr_dma_s2mm",
                      "xlconcat_0/In1"
                    ]
                  },
                  "axi_pcie_0_INTX_MSI_Grant": {
                    "ports": [
                      "INTX_MSI_Grant",
                      "axi_pcie_intc_0/INTX_MSI_Grant"
                    ]
                  },
                  "axi_pcie_0_MSI_Vector_Width": {
                    "ports": [
                      "MSI_Vector_Width",
                      "axi_pcie_intc_0/MSI_Vector_Width"
                    ]
                  },
                  "axi_pcie_0_MSI_enable": {
                    "ports": [
                      "MSI_Enable",
                      "axi_pcie_intc_0/MSI_Enable"
                    ]
                  },
                  "axi_pcie_0_axi_aclk_out": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_pcie_intc_0/s_axi_aclk"
                    ]
                  },
                  "axi_pcie_intc_0_INTX_MSI_Request": {
                    "ports": [
                      "axi_pcie_intc_0/INTX_MSI_Request",
                      "INTX_MSI_Request"
                    ]
                  },
                  "axi_pcie_intc_0_MSI_Vector_Num": {
                    "ports": [
                      "axi_pcie_intc_0/MSI_Vector_Num",
                      "MSI_Vector_Num"
                    ]
                  },
                  "proc_sys_reset_0_interconnect_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_pcie_intc_0/s_axi_aresetn"
                    ]
                  },
                  "xlconcat_0_dout": {
                    "ports": [
                      "xlconcat_0/dout",
                      "axi_pcie_intc_0/intr"
                    ]
                  },
                  "xlconstant_2_dout": {
                    "ports": [
                      "xlconstant_2/dout",
                      "xlconcat_0/In3"
                    ]
                  }
                }
              },
              "system_ila_1": {
                "vlnv": "xilinx.com:ip:system_ila:1.1",
                "xci_name": "design_1_system_ila_1_0",
                "xci_path": "ip/design_1_system_ila_1_0/design_1_system_ila_1_0.xci",
                "inst_hier_path": "dma_pcie/pcie/system_ila_1",
                "parameters": {
                  "C_DATA_DEPTH": {
                    "value": "131072"
                  },
                  "C_MON_TYPE": {
                    "value": "NATIVE"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "8"
                  }
                }
              }
            },
            "interface_nets": {
              "CLK_IN_D_0_1": {
                "interface_ports": [
                  "PCIE_REFCLK",
                  "util_ds_buf_1/CLK_IN_D"
                ]
              },
              "Conn": {
                "interface_ports": [
                  "S_AXI",
                  "axi_pcie_0/S_AXI"
                ]
              },
              "axi_interconnect_0_M03_AXI": {
                "interface_ports": [
                  "s_axi_intc",
                  "pcie_interrupts/s_axi"
                ]
              },
              "axi_interconnect_1_M01_AXI": {
                "interface_ports": [
                  "S_AXI_CTL",
                  "axi_pcie_0/S_AXI_CTL"
                ]
              },
              "axi_pcie_0_M_AXI": {
                "interface_ports": [
                  "M_AXI",
                  "axi_pcie_0/M_AXI"
                ]
              },
              "axi_pcie_0_pcie_7x_mgt": {
                "interface_ports": [
                  "pcie_7x_mgt_0",
                  "axi_pcie_0/pcie_7x_mgt"
                ]
              }
            },
            "nets": {
              "In2_1": {
                "ports": [
                  "In2",
                  "pcie_interrupts/In2",
                  "system_ila_1/probe2"
                ]
              },
              "axi_dma_0_mm2s_introut": {
                "ports": [
                  "intr_dma_mm2s",
                  "pcie_interrupts/intr_dma_mm2s",
                  "system_ila_1/probe0"
                ]
              },
              "axi_dma_0_s2mm_introut": {
                "ports": [
                  "intr_dma_s2mm",
                  "pcie_interrupts/intr_dma_s2mm",
                  "system_ila_1/probe1"
                ]
              },
              "axi_pcie_0_INTX_MSI_Grant": {
                "ports": [
                  "axi_pcie_0/INTX_MSI_Grant",
                  "pcie_interrupts/INTX_MSI_Grant",
                  "system_ila_1/probe5"
                ]
              },
              "axi_pcie_0_MSI_Vector_Width": {
                "ports": [
                  "axi_pcie_0/MSI_Vector_Width",
                  "pcie_interrupts/MSI_Vector_Width",
                  "system_ila_1/probe7"
                ]
              },
              "axi_pcie_0_MSI_enable": {
                "ports": [
                  "axi_pcie_0/MSI_enable",
                  "pcie_interrupts/MSI_Enable",
                  "system_ila_1/probe6"
                ]
              },
              "axi_pcie_0_axi_aclk_out": {
                "ports": [
                  "axi_pcie_0/axi_aclk_out",
                  "s_axi_aclk",
                  "pcie_interrupts/s_axi_aclk",
                  "system_ila_1/clk"
                ]
              },
              "axi_pcie_0_axi_ctl_aclk_out": {
                "ports": [
                  "axi_pcie_0/axi_ctl_aclk_out",
                  "axi_ctl_aclk_out"
                ]
              },
              "axi_pcie_0_mmcm_lock": {
                "ports": [
                  "axi_pcie_0/mmcm_lock",
                  "mmcm_lock"
                ]
              },
              "axi_pcie_intc_0_INTX_MSI_Request": {
                "ports": [
                  "pcie_interrupts/INTX_MSI_Request",
                  "axi_pcie_0/INTX_MSI_Request",
                  "system_ila_1/probe4"
                ]
              },
              "axi_pcie_intc_0_MSI_Vector_Num": {
                "ports": [
                  "pcie_interrupts/MSI_Vector_Num",
                  "axi_pcie_0/MSI_Vector_Num",
                  "system_ila_1/probe3"
                ]
              },
              "proc_sys_reset_0_interconnect_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "pcie_interrupts/s_axi_aresetn",
                  "axi_pcie_0/axi_aresetn"
                ]
              },
              "util_ds_buf_1_IBUF_OUT": {
                "ports": [
                  "util_ds_buf_1/IBUF_OUT",
                  "axi_pcie_0/REFCLK"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "PCIE_REFCLK",
              "pcie/PCIE_REFCLK"
            ]
          },
          "Conn": {
            "interface_ports": [
              "pcie/S_AXI",
              "axi_interconnect_1/M00_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M04_AXI",
              "axi_interconnect_0/M04_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "axi_interconnect_1/S00_AXI",
              "axi_dma_0/M_AXI_SG"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "axi_interconnect_1/S01_AXI",
              "axi_dma_0/M_AXI_MM2S"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "axi_interconnect_1/S02_AXI",
              "axi_dma_0/M_AXI_S2MM"
            ]
          },
          "S04_AXIS_1": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_dma_0/M_AXIS_MM2S"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "M00_AXI1",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_0/M02_AXI"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "pcie/s_axi_intc"
            ]
          },
          "axi_interconnect_1_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M01_AXI",
              "pcie/S_AXI_CTL"
            ]
          },
          "axi_pcie_0_M_AXI": {
            "interface_ports": [
              "pcie/M_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_pcie_0_pcie_7x_mgt": {
            "interface_ports": [
              "pcie_7x_mgt_0",
              "pcie/pcie_7x_mgt_0"
            ]
          },
          "axis_interconnect_0_M04_AXIS": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_dma_0/S_AXIS_S2MM"
            ]
          }
        },
        "nets": {
          "In2_1": {
            "ports": [
              "In2",
              "pcie/In2"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "pcie/intr_dma_mm2s"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "pcie/intr_dma_s2mm"
            ]
          },
          "axi_pcie_0_axi_aclk_out": {
            "ports": [
              "pcie/s_axi_aclk",
              "s_axi_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_dma_0/m_axi_sg_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/S01_ACLK",
              "axi_interconnect_1/S02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M02_ACLK"
            ]
          },
          "axi_pcie_0_axi_ctl_aclk_out": {
            "ports": [
              "pcie/axi_ctl_aclk_out",
              "axi_ctl_aclk_out",
              "axi_interconnect_1/M01_ACLK"
            ]
          },
          "axi_pcie_0_mmcm_lock": {
            "ports": [
              "pcie/mmcm_lock",
              "mmcm_lock"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "ARESETN",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_1/S02_ARESETN",
              "axi_interconnect_1/S01_ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "pcie/s_axi_aresetn",
              "axi_dma_0/axi_resetn",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M02_ARESETN"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "M01_ARESETN",
              "axi_interconnect_1/M01_ARESETN"
            ]
          }
        }
      },
      "aurora": {
        "interface_ports": {
          "GT_DIFF_REFCLK1_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "USER_DATA_S_AXI_TX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GT_SERIAL_TX_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_RX_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "USER_DATA_S_AXI_TX1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GT_SERIAL_TX_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_RX_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "USER_DATA_S_AXI_TX2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GT_SERIAL_TX_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_RX_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "USER_DATA_S_AXI_TX3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GT_SERIAL_TX_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_RX_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          }
        },
        "ports": {
          "user_clk": {
            "type": "clk",
            "direction": "O"
          },
          "aurora_reset": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "lane_up": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_channel_up_0",
            "xci_path": "ip/design_1_channel_up_0/design_1_channel_up_0.xci",
            "inst_hier_path": "aurora/lane_up",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_0",
            "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
            "inst_hier_path": "aurora/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "aurora_demo_0": {
            "vlnv": "xilinx.com:module_ref:aurora_demo:1.0",
            "xci_name": "design_1_aurora_demo_0_1",
            "xci_path": "ip/design_1_aurora_demo_0_1/design_1_aurora_demo_0_1.xci",
            "inst_hier_path": "aurora/aurora_demo_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "aurora_demo",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              }
            }
          },
          "aurora_8b10b_ch0": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "design_1_aurora_8b10b_0_0",
            "xci_path": "ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.xci",
            "inst_hier_path": "aurora/aurora_8b10b_ch0",
            "parameters": {
              "C_DRP_IF": {
                "value": "false"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ0"
              },
              "C_GT_LOC_1": {
                "value": "1"
              },
              "C_GT_LOC_15": {
                "value": "X"
              },
              "C_GT_LOC_28": {
                "value": "X"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "2"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "250.000"
              },
              "C_REFCLK_SOURCE": {
                "value": "none"
              },
              "C_START_LANE": {
                "value": "X0Y0"
              },
              "C_START_QUAD": {
                "value": "X0Y0"
              },
              "C_USE_CRC": {
                "value": "true"
              },
              "SINGLEEND_GTREFCLK": {
                "value": "true"
              },
              "SINGLEEND_INITCLK": {
                "value": "true"
              },
              "SupportLevel": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
            "inst_hier_path": "aurora/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "hard_err": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_frame_err_0",
            "xci_path": "ip/design_1_frame_err_0/design_1_frame_err_0.xci",
            "inst_hier_path": "aurora/hard_err",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "frame_err": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_lane_up_0",
            "xci_path": "ip/design_1_lane_up_0/design_1_lane_up_0.xci",
            "inst_hier_path": "aurora/frame_err",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0",
            "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
            "inst_hier_path": "aurora/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "aurora_8b10b_ch1": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "design_1_aurora_8b10b_1_0",
            "xci_path": "ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.xci",
            "inst_hier_path": "aurora/aurora_8b10b_ch1",
            "parameters": {
              "C_DRP_IF": {
                "value": "false"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ0"
              },
              "C_GT_LOC_1": {
                "value": "1"
              },
              "C_GT_LOC_11": {
                "value": "X"
              },
              "C_GT_LOC_27": {
                "value": "X"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "2"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "250.000"
              },
              "C_REFCLK_SOURCE": {
                "value": "none"
              },
              "C_START_LANE": {
                "value": "X0Y0"
              },
              "C_START_QUAD": {
                "value": "X0Y0"
              },
              "C_USE_CRC": {
                "value": "false"
              },
              "SupportLevel": {
                "value": "0"
              }
            }
          },
          "tx_lock": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_soft_err_1",
            "xci_path": "ip/design_1_soft_err_1/design_1_soft_err_1.xci",
            "inst_hier_path": "aurora/tx_lock",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "aurora_8b10b_ch2": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "design_1_aurora_8b10b_3_0",
            "xci_path": "ip/design_1_aurora_8b10b_3_0/design_1_aurora_8b10b_3_0.xci",
            "inst_hier_path": "aurora/aurora_8b10b_ch2",
            "parameters": {
              "C_DRP_IF": {
                "value": "false"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ6"
              },
              "C_GT_LOC_1": {
                "value": "X"
              },
              "C_GT_LOC_26": {
                "value": "1"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "2"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "250.000"
              },
              "C_USE_CRC": {
                "value": "false"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_1_0",
            "xci_path": "ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.xci",
            "inst_hier_path": "aurora/xlconstant_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "aurora_8b10b_ch3": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "design_1_aurora_8b10b_2_0",
            "xci_path": "ip/design_1_aurora_8b10b_2_0/design_1_aurora_8b10b_2_0.xci",
            "inst_hier_path": "aurora/aurora_8b10b_ch3",
            "parameters": {
              "C_DRP_IF": {
                "value": "false"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ6"
              },
              "C_GT_LOC_1": {
                "value": "X"
              },
              "C_GT_LOC_25": {
                "value": "1"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "2"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "250.000"
              },
              "C_USE_CRC": {
                "value": "false"
              }
            }
          },
          "channel_up": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_0",
            "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
            "inst_hier_path": "aurora/channel_up",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "soft_err": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_hard_err_0",
            "xci_path": "ip/design_1_hard_err_0/design_1_hard_err_0.xci",
            "inst_hier_path": "aurora/soft_err",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_0_1",
            "xci_path": "ip/design_1_system_ila_0_1/design_1_system_ila_0_1.xci",
            "inst_hier_path": "aurora/system_ila_0",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "16384"
              },
              "C_MON_TYPE": {
                "value": "NATIVE"
              },
              "C_NUM_OF_PROBES": {
                "value": "7"
              }
            }
          }
        },
        "interface_nets": {
          "GT_DIFF_REFCLK1_0_1": {
            "interface_ports": [
              "GT_DIFF_REFCLK1_0",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "GT_SERIAL_RX_0_1": {
            "interface_ports": [
              "GT_SERIAL_RX_0",
              "aurora_8b10b_ch0/GT_SERIAL_RX"
            ]
          },
          "GT_SERIAL_RX_1_1": {
            "interface_ports": [
              "GT_SERIAL_RX_1",
              "aurora_8b10b_ch1/GT_SERIAL_RX"
            ]
          },
          "GT_SERIAL_RX_2_1": {
            "interface_ports": [
              "GT_SERIAL_RX_2",
              "aurora_8b10b_ch2/GT_SERIAL_RX"
            ]
          },
          "GT_SERIAL_RX_3_1": {
            "interface_ports": [
              "GT_SERIAL_RX_3",
              "aurora_8b10b_ch3/GT_SERIAL_RX"
            ]
          },
          "S00_AXIS_1": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX",
              "aurora_8b10b_ch0/USER_DATA_M_AXI_RX"
            ]
          },
          "S02_AXIS_1": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX2",
              "aurora_8b10b_ch2/USER_DATA_M_AXI_RX"
            ]
          },
          "S03_AXIS_1": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX3",
              "aurora_8b10b_ch3/USER_DATA_M_AXI_RX"
            ]
          },
          "aurora_8b10b_0_GT_SERIAL_TX": {
            "interface_ports": [
              "GT_SERIAL_TX_0",
              "aurora_8b10b_ch0/GT_SERIAL_TX"
            ]
          },
          "aurora_8b10b_1_GT_SERIAL_TX": {
            "interface_ports": [
              "GT_SERIAL_TX_1",
              "aurora_8b10b_ch1/GT_SERIAL_TX"
            ]
          },
          "aurora_8b10b_2_GT_SERIAL_TX": {
            "interface_ports": [
              "GT_SERIAL_TX_3",
              "aurora_8b10b_ch3/GT_SERIAL_TX"
            ]
          },
          "aurora_8b10b_3_GT_SERIAL_TX": {
            "interface_ports": [
              "GT_SERIAL_TX_2",
              "aurora_8b10b_ch2/GT_SERIAL_TX"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "USER_DATA_S_AXI_TX",
              "aurora_8b10b_ch0/USER_DATA_S_AXI_TX"
            ]
          },
          "axis_interconnect_0_M01_AXIS1": {
            "interface_ports": [
              "USER_DATA_S_AXI_TX1",
              "aurora_8b10b_ch1/USER_DATA_S_AXI_TX"
            ]
          },
          "axis_interconnect_0_M02_AXIS": {
            "interface_ports": [
              "USER_DATA_S_AXI_TX2",
              "aurora_8b10b_ch2/USER_DATA_S_AXI_TX"
            ]
          },
          "axis_interconnect_0_M03_AXIS": {
            "interface_ports": [
              "USER_DATA_S_AXI_TX3",
              "aurora_8b10b_ch3/USER_DATA_S_AXI_TX"
            ]
          },
          "rtds_seqnum_fix_inco_0_m_axis": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX1",
              "aurora_8b10b_ch1/USER_DATA_M_AXI_RX"
            ]
          }
        },
        "nets": {
          "Net3": {
            "ports": [
              "clk",
              "aurora_demo_0/clk",
              "aurora_8b10b_ch2/init_clk_in",
              "aurora_8b10b_ch3/init_clk_in",
              "aurora_8b10b_ch2/drpclk_in",
              "aurora_8b10b_ch3/drpclk_in",
              "aurora_8b10b_ch0/drpclk_in",
              "aurora_8b10b_ch0/init_clk_in",
              "aurora_8b10b_ch1/drpclk_in",
              "aurora_8b10b_ch1/init_clk_in"
            ]
          },
          "aurora_8b10b_0_gt_reset_out": {
            "ports": [
              "aurora_8b10b_ch0/gt_reset_out",
              "aurora_8b10b_ch2/gt_reset",
              "aurora_8b10b_ch3/gt_reset",
              "aurora_8b10b_ch1/gt_reset"
            ]
          },
          "aurora_8b10b_0_pll_not_locked_out": {
            "ports": [
              "aurora_8b10b_ch0/pll_not_locked_out",
              "aurora_8b10b_ch3/pll_not_locked",
              "aurora_8b10b_ch2/pll_not_locked",
              "aurora_8b10b_ch1/pll_not_locked"
            ]
          },
          "aurora_8b10b_0_sync_clk_out": {
            "ports": [
              "aurora_8b10b_ch0/sync_clk_out",
              "aurora_8b10b_ch2/sync_clk",
              "aurora_8b10b_ch3/sync_clk",
              "aurora_8b10b_ch1/sync_clk"
            ]
          },
          "aurora_8b10b_0_sys_reset_out": {
            "ports": [
              "aurora_8b10b_ch0/sys_reset_out",
              "aurora_8b10b_ch2/reset",
              "aurora_8b10b_ch3/reset",
              "util_vector_logic_0/Op1",
              "aurora_8b10b_ch1/reset"
            ]
          },
          "aurora_8b10b_0_user_clk_out": {
            "ports": [
              "aurora_8b10b_ch0/user_clk_out",
              "user_clk",
              "aurora_8b10b_ch1/user_clk",
              "aurora_8b10b_ch3/user_clk",
              "aurora_8b10b_ch2/user_clk",
              "system_ila_0/clk"
            ]
          },
          "aurora_8b10b_ch0_channel_up": {
            "ports": [
              "aurora_8b10b_ch0/channel_up",
              "channel_up/In0"
            ]
          },
          "aurora_8b10b_ch0_frame_err": {
            "ports": [
              "aurora_8b10b_ch0/frame_err",
              "frame_err/In0"
            ]
          },
          "aurora_8b10b_ch0_gt_qpllclk_quad1_out": {
            "ports": [
              "aurora_8b10b_ch0/gt_qpllclk_quad1_out",
              "aurora_8b10b_ch2/gt_qpllclk_quad7_in",
              "aurora_8b10b_ch3/gt_qpllclk_quad7_in",
              "aurora_8b10b_ch1/gt_qpllclk_quad1_in"
            ]
          },
          "aurora_8b10b_ch0_gt_qpllrefclk_quad1_out": {
            "ports": [
              "aurora_8b10b_ch0/gt_qpllrefclk_quad1_out",
              "aurora_8b10b_ch2/gt_qpllrefclk_quad7_in",
              "aurora_8b10b_ch3/gt_qpllrefclk_quad7_in",
              "aurora_8b10b_ch1/gt_qpllrefclk_quad1_in"
            ]
          },
          "aurora_8b10b_ch0_hard_err": {
            "ports": [
              "aurora_8b10b_ch0/hard_err",
              "hard_err/In0"
            ]
          },
          "aurora_8b10b_ch0_lane_up": {
            "ports": [
              "aurora_8b10b_ch0/lane_up",
              "lane_up/In0"
            ]
          },
          "aurora_8b10b_ch0_soft_err": {
            "ports": [
              "aurora_8b10b_ch0/soft_err",
              "soft_err/In0"
            ]
          },
          "aurora_8b10b_ch0_tx_lock": {
            "ports": [
              "aurora_8b10b_ch0/tx_lock",
              "tx_lock/In0"
            ]
          },
          "aurora_8b10b_ch1_channel_up": {
            "ports": [
              "aurora_8b10b_ch1/channel_up",
              "channel_up/In1"
            ]
          },
          "aurora_8b10b_ch1_frame_err": {
            "ports": [
              "aurora_8b10b_ch1/frame_err",
              "frame_err/In1"
            ]
          },
          "aurora_8b10b_ch1_hard_err": {
            "ports": [
              "aurora_8b10b_ch1/hard_err",
              "hard_err/In1"
            ]
          },
          "aurora_8b10b_ch1_lane_up": {
            "ports": [
              "aurora_8b10b_ch1/lane_up",
              "lane_up/In1"
            ]
          },
          "aurora_8b10b_ch1_soft_err": {
            "ports": [
              "aurora_8b10b_ch1/soft_err",
              "soft_err/In1"
            ]
          },
          "aurora_8b10b_ch1_tx_lock": {
            "ports": [
              "aurora_8b10b_ch1/tx_lock",
              "tx_lock/In1"
            ]
          },
          "aurora_8b10b_ch2_channel_up": {
            "ports": [
              "aurora_8b10b_ch2/channel_up",
              "channel_up/In2"
            ]
          },
          "aurora_8b10b_ch2_frame_err": {
            "ports": [
              "aurora_8b10b_ch2/frame_err",
              "frame_err/In2"
            ]
          },
          "aurora_8b10b_ch2_hard_err": {
            "ports": [
              "aurora_8b10b_ch2/hard_err",
              "hard_err/In2"
            ]
          },
          "aurora_8b10b_ch2_lane_up": {
            "ports": [
              "aurora_8b10b_ch2/lane_up",
              "lane_up/In2"
            ]
          },
          "aurora_8b10b_ch2_soft_err": {
            "ports": [
              "aurora_8b10b_ch2/soft_err",
              "soft_err/In2"
            ]
          },
          "aurora_8b10b_ch2_tx_lock": {
            "ports": [
              "aurora_8b10b_ch2/tx_lock",
              "tx_lock/In2"
            ]
          },
          "aurora_8b10b_ch3_channel_up": {
            "ports": [
              "aurora_8b10b_ch3/channel_up",
              "channel_up/In3"
            ]
          },
          "aurora_8b10b_ch3_frame_err": {
            "ports": [
              "aurora_8b10b_ch3/frame_err",
              "frame_err/In3"
            ]
          },
          "aurora_8b10b_ch3_hard_err": {
            "ports": [
              "aurora_8b10b_ch3/hard_err",
              "hard_err/In3"
            ]
          },
          "aurora_8b10b_ch3_lane_up": {
            "ports": [
              "aurora_8b10b_ch3/lane_up",
              "lane_up/In3"
            ]
          },
          "aurora_8b10b_ch3_soft_err": {
            "ports": [
              "aurora_8b10b_ch3/soft_err",
              "soft_err/In3"
            ]
          },
          "aurora_8b10b_ch3_tx_lock": {
            "ports": [
              "aurora_8b10b_ch3/tx_lock",
              "tx_lock/In3"
            ]
          },
          "aurora_demo_0_reset": {
            "ports": [
              "aurora_demo_0/reset",
              "aurora_8b10b_ch0/reset",
              "aurora_8b10b_ch0/gt_reset"
            ]
          },
          "channel_up_dout": {
            "ports": [
              "channel_up/dout",
              "system_ila_0/probe5"
            ]
          },
          "frame_err_dout": {
            "ports": [
              "frame_err/dout",
              "system_ila_0/probe4"
            ]
          },
          "hard_err_dout": {
            "ports": [
              "hard_err/dout",
              "system_ila_0/probe3"
            ]
          },
          "lane_up_dout": {
            "ports": [
              "lane_up/dout",
              "system_ila_0/probe2"
            ]
          },
          "soft_err_dout": {
            "ports": [
              "soft_err/dout",
              "system_ila_0/probe1"
            ]
          },
          "tx_lock_dout": {
            "ports": [
              "tx_lock/dout",
              "system_ila_0/probe0"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "aurora_8b10b_ch2/gt_refclk1",
              "aurora_8b10b_ch3/gt_refclk1",
              "aurora_8b10b_ch0/gt_refclk1",
              "aurora_8b10b_ch1/gt_refclk1"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "aurora_reset",
              "system_ila_0/probe6"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "aurora_8b10b_ch2/loopback",
              "aurora_8b10b_ch3/loopback",
              "aurora_8b10b_ch0/loopback",
              "aurora_8b10b_ch1/loopback"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "aurora_8b10b_ch3/power_down",
              "aurora_8b10b_ch2/power_down",
              "aurora_8b10b_ch0/power_down",
              "aurora_8b10b_ch1/power_down"
            ]
          }
        }
      },
      "crossbar": {
        "interface_ports": {
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S03_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M04_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M05_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S05_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_CTRL_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_AXIS_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M04_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S05_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S05_AXIS_ACLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_0_0",
            "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci",
            "inst_hier_path": "crossbar/system_ila_0",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "16384"
              },
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "8"
              },
              "C_NUM_OF_PROBES": {
                "value": "1"
              },
              "C_SLOT": {
                "value": "0"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_10_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_11_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_12_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_4_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_5_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_6_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_7_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_8_INTF_TYPE": {
                "value": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "C_SLOT_9_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_2_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_3_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_4_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_5_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_6_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_7_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_path": "ip/design_1_axis_interconnect_0_0/design_1_axis_interconnect_0_0.xci",
            "inst_hier_path": "crossbar/axis_interconnect_0",
            "xci_name": "design_1_axis_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "M00_FIFO_DEPTH": {
                "value": "4096"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M01_FIFO_DEPTH": {
                "value": "4096"
              },
              "M01_FIFO_MODE": {
                "value": "1"
              },
              "M02_FIFO_DEPTH": {
                "value": "4096"
              },
              "M02_FIFO_MODE": {
                "value": "1"
              },
              "M03_FIFO_DEPTH": {
                "value": "4096"
              },
              "M03_FIFO_MODE": {
                "value": "1"
              },
              "M04_FIFO_DEPTH": {
                "value": "4096"
              },
              "M04_FIFO_MODE": {
                "value": "1"
              },
              "M05_FIFO_DEPTH": {
                "value": "32"
              },
              "M06_FIFO_DEPTH": {
                "value": "4096"
              },
              "M06_FIFO_MODE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "6"
              },
              "ROUTING_MODE": {
                "value": "1"
              },
              "S00_FIFO_DEPTH": {
                "value": "4096"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "0"
              },
              "S01_FIFO_DEPTH": {
                "value": "4096"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S02_FIFO_DEPTH": {
                "value": "4096"
              },
              "S02_FIFO_MODE": {
                "value": "1"
              },
              "S03_FIFO_DEPTH": {
                "value": "4096"
              },
              "S03_FIFO_MODE": {
                "value": "1"
              },
              "S04_FIFO_DEPTH": {
                "value": "4096"
              },
              "S04_FIFO_MODE": {
                "value": "1"
              },
              "S05_FIFO_DEPTH": {
                "value": "32"
              },
              "S06_FIFO_DEPTH": {
                "value": "4096"
              },
              "S06_FIFO_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S03_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M02_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M03_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M04_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S05_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M05_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_AXIS_ARESETN"
                  }
                }
              },
              "M01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_AXIS_ARESETN"
                  }
                }
              },
              "S02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_AXIS_ARESETN"
                  }
                }
              },
              "S03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_AXIS_ARESETN"
                  }
                }
              },
              "M02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_AXIS_ARESETN"
                  }
                }
              },
              "M03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_AXIS_ARESETN"
                  }
                }
              },
              "S04_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_AXIS_ARESETN"
                  }
                }
              },
              "M04_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S05_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S05_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S05_AXIS_ARESETN"
                  }
                }
              },
              "S05_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_AXIS_ARESETN"
                  }
                }
              },
              "M05_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_1_xbar_0",
                "xci_path": "ip/design_1_xbar_0/design_1_xbar_0.xci",
                "inst_hier_path": "crossbar/axis_interconnect_0/xbar",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "0"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "1"
                  },
                  "ARB_ON_TLAST": {
                    "value": "0"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "M02_AXIS_BASETDEST": {
                    "value": "0x00000002"
                  },
                  "M02_AXIS_HIGHTDEST": {
                    "value": "0x00000002"
                  },
                  "M03_AXIS_BASETDEST": {
                    "value": "0x00000003"
                  },
                  "M03_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M04_AXIS_BASETDEST": {
                    "value": "0x00000004"
                  },
                  "M04_AXIS_HIGHTDEST": {
                    "value": "0x00000004"
                  },
                  "M05_AXIS_BASETDEST": {
                    "value": "0x00000005"
                  },
                  "M05_AXIS_HIGHTDEST": {
                    "value": "0x00000005"
                  },
                  "M06_AXIS_BASETDEST": {
                    "value": "0x00000006"
                  },
                  "M06_AXIS_HIGHTDEST": {
                    "value": "0x00000006"
                  },
                  "M07_AXIS_BASETDEST": {
                    "value": "0x00000007"
                  },
                  "M07_AXIS_HIGHTDEST": {
                    "value": "0x00000007"
                  },
                  "NUM_MI": {
                    "value": "6"
                  },
                  "NUM_SI": {
                    "value": "6"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_s00_data_fifo_0",
                    "xci_path": "ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s00_couplers/s00_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_r": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_r_0",
                    "xci_path": "ip/design_1_auto_ss_r_0/design_1_auto_ss_r_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s00_couplers/auto_ss_r",
                    "parameters": {
                      "M_HAS_TREADY": {
                        "value": "1"
                      },
                      "S_HAS_TREADY": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_6",
                    "xci_path": "ip/design_1_auto_cc_6/design_1_auto_cc_6.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s00_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "auto_ss_r_to_auto_cc": {
                    "interface_ports": [
                      "auto_ss_r/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_auto_ss_r": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_r/S_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_r/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_r/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_s01_data_fifo_0",
                    "xci_path": "ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s01_couplers/s01_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_r": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_r_1",
                    "xci_path": "ip/design_1_auto_ss_r_1/design_1_auto_ss_r_1.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s01_couplers/auto_ss_r",
                    "parameters": {
                      "M_HAS_TREADY": {
                        "value": "1"
                      },
                      "S_HAS_TREADY": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_7",
                    "xci_path": "ip/design_1_auto_cc_7/design_1_auto_cc_7.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s01_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "auto_ss_r_to_auto_cc": {
                    "interface_ports": [
                      "auto_ss_r/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s01_couplers_to_auto_ss_r": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_r/S_AXIS"
                    ]
                  },
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_r/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_r/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s02_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_s02_data_fifo_0",
                    "xci_path": "ip/design_1_s02_data_fifo_0/design_1_s02_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s02_couplers/s02_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_r": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_r_2",
                    "xci_path": "ip/design_1_auto_ss_r_2/design_1_auto_ss_r_2.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s02_couplers/auto_ss_r",
                    "parameters": {
                      "M_HAS_TREADY": {
                        "value": "1"
                      },
                      "S_HAS_TREADY": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_8",
                    "xci_path": "ip/design_1_auto_cc_8/design_1_auto_cc_8.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s02_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s02_data_fifo": {
                    "interface_ports": [
                      "s02_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "auto_ss_r_to_auto_cc": {
                    "interface_ports": [
                      "auto_ss_r/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s02_couplers_to_auto_ss_r": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_r/S_AXIS"
                    ]
                  },
                  "s02_data_fifo_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s02_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s02_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s02_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s02_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s02_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_r/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_r/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s03_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_s03_data_fifo_0",
                    "xci_path": "ip/design_1_s03_data_fifo_0/design_1_s03_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s03_couplers/s03_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_r": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_r_3",
                    "xci_path": "ip/design_1_auto_ss_r_3/design_1_auto_ss_r_3.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s03_couplers/auto_ss_r",
                    "parameters": {
                      "M_HAS_TREADY": {
                        "value": "1"
                      },
                      "S_HAS_TREADY": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_9",
                    "xci_path": "ip/design_1_auto_cc_9/design_1_auto_cc_9.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s03_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s03_data_fifo": {
                    "interface_ports": [
                      "s03_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "auto_ss_r_to_auto_cc": {
                    "interface_ports": [
                      "auto_ss_r/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s03_couplers_to_auto_ss_r": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_r/S_AXIS"
                    ]
                  },
                  "s03_data_fifo_to_s03_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s03_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s03_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s03_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s03_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s03_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_r/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_r/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s04_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_s04_data_fifo_0",
                    "xci_path": "ip/design_1_s04_data_fifo_0/design_1_s04_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s04_couplers/s04_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_10",
                    "xci_path": "ip/design_1_auto_cc_10/design_1_auto_cc_10.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s04_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s04_data_fifo": {
                    "interface_ports": [
                      "s04_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "s04_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s04_data_fifo_to_s04_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s04_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s04_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s04_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s04_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s04_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s05_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s05_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_s05_data_fifo_0",
                    "xci_path": "ip/design_1_s05_data_fifo_0/design_1_s05_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s05_couplers/s05_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "32"
                      },
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_r": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_r_4",
                    "xci_path": "ip/design_1_auto_ss_r_4/design_1_auto_ss_r_4.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s05_couplers/auto_ss_r",
                    "parameters": {
                      "M_HAS_TREADY": {
                        "value": "1"
                      },
                      "S_HAS_TREADY": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_1",
                    "xci_path": "ip/design_1_auto_ss_k_1/design_1_auto_ss_k_1.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s05_couplers/auto_ss_k",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slid_0",
                    "xci_path": "ip/design_1_auto_ss_slid_0/design_1_auto_ss_slid_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/s05_couplers/auto_ss_slid",
                    "parameters": {
                      "M_HAS_TLAST": {
                        "value": "1"
                      },
                      "S_HAS_TLAST": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_k_to_auto_ss_slid": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_r_to_auto_ss_k": {
                    "interface_ports": [
                      "auto_ss_r/M_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s05_data_fifo": {
                    "interface_ports": [
                      "s05_data_fifo/S_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  },
                  "s05_couplers_to_auto_ss_r": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_r/S_AXIS"
                    ]
                  },
                  "s05_data_fifo_to_s05_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s05_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s05_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s05_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s05_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s05_data_fifo/s_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_r/aclk",
                      "auto_ss_k/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_r/aresetn",
                      "auto_ss_k/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_m00_data_fifo_0",
                    "xci_path": "ip/design_1_m00_data_fifo_0/design_1_m00_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m00_couplers/m00_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_1",
                    "xci_path": "ip/design_1_auto_cc_1/design_1_auto_cc_1.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m00_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m00_data_fifo/S_AXIS"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m00_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m00_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_m01_data_fifo_0",
                    "xci_path": "ip/design_1_m01_data_fifo_0/design_1_m01_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m01_couplers/m01_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_2",
                    "xci_path": "ip/design_1_auto_cc_2/design_1_auto_cc_2.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m01_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "m01_couplers_to_m01_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m01_data_fifo/S_AXIS"
                    ]
                  },
                  "m01_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m01_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m01_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m01_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_m02_data_fifo_0",
                    "xci_path": "ip/design_1_m02_data_fifo_0/design_1_m02_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m02_couplers/m02_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_3",
                    "xci_path": "ip/design_1_auto_cc_3/design_1_auto_cc_3.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m02_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "m02_couplers_to_m02_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m02_data_fifo/S_AXIS"
                    ]
                  },
                  "m02_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m02_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m02_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m02_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m02_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m02_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_m03_data_fifo_0",
                    "xci_path": "ip/design_1_m03_data_fifo_0/design_1_m03_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m03_couplers/m03_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_4",
                    "xci_path": "ip/design_1_auto_cc_4/design_1_auto_cc_4.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m03_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "m03_couplers_to_m03_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m03_data_fifo/S_AXIS"
                    ]
                  },
                  "m03_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m03_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m03_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m03_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m03_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m03_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_m04_data_fifo_0",
                    "xci_path": "ip/design_1_m04_data_fifo_0/design_1_m04_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m04_couplers/m04_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "4096"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "design_1_auto_cc_5",
                    "xci_path": "ip/design_1_auto_cc_5/design_1_auto_cc_5.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m04_couplers/auto_cc"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "m04_couplers_to_m04_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m04_data_fifo/S_AXIS"
                    ]
                  },
                  "m04_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m04_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m04_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m04_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "M_AXIS_ACLK_1": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN_1": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "auto_cc/m_axis_aresetn"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m04_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m04_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "design_1_m05_data_fifo_0",
                    "xci_path": "ip/design_1_m05_data_fifo_0/design_1_m05_data_fifo_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m05_couplers/m05_data_fifo",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "32"
                      },
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "design_1_auto_ds_2",
                    "xci_path": "ip/design_1_auto_ds_2/design_1_auto_ds_2.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m05_couplers/auto_ds",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "2"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "4"
                      }
                    }
                  },
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_0",
                    "xci_path": "ip/design_1_auto_ss_k_0/design_1_auto_ss_k_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m05_couplers/auto_ss_k",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slidr_0",
                    "xci_path": "ip/design_1_auto_ss_slidr_0/design_1_auto_ss_slidr_0.xci",
                    "inst_hier_path": "crossbar/axis_interconnect_0/m05_couplers/auto_ss_slidr",
                    "parameters": {
                      "M_HAS_TREADY": {
                        "value": "0"
                      },
                      "S_HAS_TREADY": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_ss_k": {
                    "interface_ports": [
                      "auto_ds/M_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "m05_couplers_to_m05_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m05_data_fifo/S_AXIS"
                    ]
                  },
                  "m05_data_fifo_to_auto_ds": {
                    "interface_ports": [
                      "m05_data_fifo/M_AXIS",
                      "auto_ds/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m05_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m05_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m05_data_fifo/s_axis_aclk",
                      "auto_ds/aclk",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m05_data_fifo/s_axis_aresetn",
                      "auto_ds/aresetn",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXIS",
                  "s02_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXIS",
                  "s03_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXIS",
                  "s04_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s05_couplers": {
                "interface_ports": [
                  "S05_AXIS",
                  "s05_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              },
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "m01_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M01_AXIS",
                  "m01_couplers/M_AXIS"
                ]
              },
              "m02_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M02_AXIS",
                  "m02_couplers/M_AXIS"
                ]
              },
              "m03_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M03_AXIS",
                  "m03_couplers/M_AXIS"
                ]
              },
              "m04_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M04_AXIS",
                  "m04_couplers/M_AXIS"
                ]
              },
              "m05_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M05_AXIS",
                  "m05_couplers/M_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXIS",
                  "xbar/S02_AXIS"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXIS",
                  "xbar/S03_AXIS"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXIS",
                  "xbar/S04_AXIS"
                ]
              },
              "s05_couplers_to_xbar": {
                "interface_ports": [
                  "s05_couplers/M_AXIS",
                  "xbar/S05_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXIS",
                  "m01_couplers/S_AXIS"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXIS",
                  "m02_couplers/S_AXIS"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXIS",
                  "m03_couplers/S_AXIS"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXIS",
                  "m04_couplers/S_AXIS"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXIS",
                  "m05_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              },
              "M01_AXIS_ACLK_1": {
                "ports": [
                  "M01_AXIS_ACLK",
                  "m01_couplers/M_AXIS_ACLK"
                ]
              },
              "M01_AXIS_ARESETN_1": {
                "ports": [
                  "M01_AXIS_ARESETN",
                  "m01_couplers/M_AXIS_ARESETN"
                ]
              },
              "M02_AXIS_ACLK_1": {
                "ports": [
                  "M02_AXIS_ACLK",
                  "m02_couplers/M_AXIS_ACLK"
                ]
              },
              "M02_AXIS_ARESETN_1": {
                "ports": [
                  "M02_AXIS_ARESETN",
                  "m02_couplers/M_AXIS_ARESETN"
                ]
              },
              "M03_AXIS_ACLK_1": {
                "ports": [
                  "M03_AXIS_ACLK",
                  "m03_couplers/M_AXIS_ACLK"
                ]
              },
              "M03_AXIS_ARESETN_1": {
                "ports": [
                  "M03_AXIS_ARESETN",
                  "m03_couplers/M_AXIS_ARESETN"
                ]
              },
              "M04_AXIS_ACLK_1": {
                "ports": [
                  "M04_AXIS_ACLK",
                  "m04_couplers/M_AXIS_ACLK"
                ]
              },
              "M04_AXIS_ARESETN_1": {
                "ports": [
                  "M04_AXIS_ARESETN",
                  "m04_couplers/M_AXIS_ARESETN"
                ]
              },
              "M05_AXIS_ACLK_1": {
                "ports": [
                  "M05_AXIS_ACLK",
                  "m05_couplers/M_AXIS_ACLK"
                ]
              },
              "M05_AXIS_ARESETN_1": {
                "ports": [
                  "M05_AXIS_ARESETN",
                  "m05_couplers/M_AXIS_ARESETN"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "S02_AXIS_ACLK_1": {
                "ports": [
                  "S02_AXIS_ACLK",
                  "s02_couplers/S_AXIS_ACLK"
                ]
              },
              "S02_AXIS_ARESETN_1": {
                "ports": [
                  "S02_AXIS_ARESETN",
                  "s02_couplers/S_AXIS_ARESETN"
                ]
              },
              "S03_AXIS_ACLK_1": {
                "ports": [
                  "S03_AXIS_ACLK",
                  "s03_couplers/S_AXIS_ACLK"
                ]
              },
              "S03_AXIS_ARESETN_1": {
                "ports": [
                  "S03_AXIS_ARESETN",
                  "s03_couplers/S_AXIS_ARESETN"
                ]
              },
              "S04_AXIS_ACLK_1": {
                "ports": [
                  "S04_AXIS_ACLK",
                  "s04_couplers/S_AXIS_ACLK"
                ]
              },
              "S04_AXIS_ARESETN_1": {
                "ports": [
                  "S04_AXIS_ARESETN",
                  "s04_couplers/S_AXIS_ARESETN"
                ]
              },
              "S05_AXIS_ACLK_1": {
                "ports": [
                  "S05_AXIS_ACLK",
                  "s05_couplers/S_AXIS_ACLK"
                ]
              },
              "S05_AXIS_ARESETN_1": {
                "ports": [
                  "S05_AXIS_ARESETN",
                  "s05_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              },
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "s02_couplers/M_AXIS_ACLK",
                  "s03_couplers/M_AXIS_ACLK",
                  "s04_couplers/M_AXIS_ACLK",
                  "s05_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK",
                  "m01_couplers/S_AXIS_ACLK",
                  "m02_couplers/S_AXIS_ACLK",
                  "m03_couplers/S_AXIS_ACLK",
                  "m04_couplers/S_AXIS_ACLK",
                  "m05_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "s02_couplers/M_AXIS_ARESETN",
                  "s03_couplers/M_AXIS_ARESETN",
                  "s04_couplers/M_AXIS_ARESETN",
                  "s05_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN",
                  "m01_couplers/S_AXIS_ARESETN",
                  "m02_couplers/S_AXIS_ARESETN",
                  "m03_couplers/S_AXIS_ARESETN",
                  "m04_couplers/S_AXIS_ARESETN",
                  "m05_couplers/S_AXIS_ARESETN"
                ]
              }
            }
          },
          "system_ila_1": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_1_1",
            "xci_path": "ip/design_1_system_ila_1_1/design_1_system_ila_1_1.xci",
            "inst_hier_path": "crossbar/system_ila_1",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "16384"
              },
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "2"
              },
              "C_SLOT": {
                "value": "0"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "system_ila_2": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_1_2",
            "xci_path": "ip/design_1_system_ila_1_2/design_1_system_ila_1_2.xci",
            "inst_hier_path": "crossbar/system_ila_2",
            "parameters": {
              "C_MON_TYPE": {
                "value": "NATIVE"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M05_AXIS",
              "axis_interconnect_0/M05_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S05_AXIS",
              "axis_interconnect_0/S05_AXIS"
            ]
          },
          "S00_AXIS_1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_interconnect_0/S00_AXIS",
              "system_ila_0/SLOT_4_AXIS"
            ]
          },
          "S02_AXIS_1": {
            "interface_ports": [
              "S02_AXIS",
              "axis_interconnect_0/S02_AXIS",
              "system_ila_0/SLOT_6_AXIS"
            ]
          },
          "S03_AXIS_1": {
            "interface_ports": [
              "S03_AXIS",
              "axis_interconnect_0/S03_AXIS",
              "system_ila_0/SLOT_7_AXIS"
            ]
          },
          "S04_AXIS_1": {
            "interface_ports": [
              "S04_AXIS",
              "axis_interconnect_0/S04_AXIS",
              "system_ila_1/SLOT_1_AXIS"
            ]
          },
          "axi_crossbar_0_M00_AXI": {
            "interface_ports": [
              "S_AXI_CTRL",
              "axis_interconnect_0/S_AXI_CTRL"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "axis_interconnect_0/M00_AXIS",
              "system_ila_0/SLOT_0_AXIS"
            ]
          },
          "axis_interconnect_0_M01_AXIS1": {
            "interface_ports": [
              "M01_AXIS",
              "axis_interconnect_0/M01_AXIS",
              "system_ila_0/SLOT_1_AXIS"
            ]
          },
          "axis_interconnect_0_M02_AXIS": {
            "interface_ports": [
              "M02_AXIS",
              "axis_interconnect_0/M02_AXIS",
              "system_ila_0/SLOT_2_AXIS"
            ]
          },
          "axis_interconnect_0_M03_AXIS": {
            "interface_ports": [
              "M03_AXIS",
              "axis_interconnect_0/M03_AXIS",
              "system_ila_0/SLOT_3_AXIS"
            ]
          },
          "axis_interconnect_0_M04_AXIS": {
            "interface_ports": [
              "M04_AXIS",
              "axis_interconnect_0/M04_AXIS",
              "system_ila_1/SLOT_0_AXIS"
            ]
          },
          "rtds_seqnum_fix_inco_0_m_axis": {
            "interface_ports": [
              "S01_AXIS",
              "axis_interconnect_0/S01_AXIS",
              "system_ila_0/SLOT_5_AXIS"
            ]
          }
        },
        "nets": {
          "S05_AXIS_ACLK_1": {
            "ports": [
              "S05_AXIS_ACLK",
              "axis_interconnect_0/S05_AXIS_ACLK",
              "axis_interconnect_0/M05_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "system_ila_2/clk"
            ]
          },
          "S05_AXIS_ARESETN_1": {
            "ports": [
              "S05_AXIS_ARESETN",
              "axis_interconnect_0/S05_AXIS_ARESETN",
              "axis_interconnect_0/M05_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "system_ila_2/probe0"
            ]
          },
          "aurora_8b10b_0_user_clk_out": {
            "ports": [
              "ACLK",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "axis_interconnect_0/M01_AXIS_ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK",
              "axis_interconnect_0/S02_AXIS_ACLK",
              "axis_interconnect_0/S03_AXIS_ACLK",
              "axis_interconnect_0/M02_AXIS_ACLK",
              "axis_interconnect_0/M03_AXIS_ACLK",
              "system_ila_0/clk"
            ]
          },
          "axi_pcie_0_axi_aclk_out": {
            "ports": [
              "M04_AXIS_ACLK",
              "axis_interconnect_0/M04_AXIS_ACLK",
              "axis_interconnect_0/S04_AXIS_ACLK",
              "system_ila_1/clk",
              "axis_interconnect_0/S_AXI_CTRL_ACLK"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "M04_AXIS_ARESETN",
              "axis_interconnect_0/M04_AXIS_ARESETN",
              "axis_interconnect_0/S04_AXIS_ARESETN",
              "system_ila_1/probe0",
              "axis_interconnect_0/S_AXI_CTRL_ARESETN"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "S_AXI_CTRL_ARESETN",
              "axis_interconnect_0/M03_AXIS_ARESETN",
              "axis_interconnect_0/M02_AXIS_ARESETN",
              "axis_interconnect_0/S03_AXIS_ARESETN",
              "axis_interconnect_0/S02_AXIS_ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN",
              "axis_interconnect_0/M01_AXIS_ARESETN",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "system_ila_0/probe0"
            ]
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "xci_path": "ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "112.316"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_JITTER": {
            "value": "155.330"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "20.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_100mhz"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_20mhz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "50"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "dino": {
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "I2C0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "clk_20mhz": {
            "type": "clk",
            "direction": "I"
          },
          "serial_data_2": {
            "direction": "O"
          },
          "conv_2": {
            "direction": "O"
          },
          "serial_clk_2": {
            "type": "clk",
            "direction": "O"
          },
          "serial_data_1": {
            "direction": "I"
          },
          "conv_1": {
            "direction": "O"
          },
          "serial_clk_1": {
            "type": "clk",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "dino_conv_oe": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "serial_data_de": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "serial_clk_de": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "dinoif_dac_0": {
            "vlnv": "xilinx.com:module_ref:dinoif_dac:1.0",
            "xci_name": "design_1_dinoif_dac_0_0",
            "xci_path": "ip/design_1_dinoif_dac_0_0/design_1_dinoif_dac_0_0.xci",
            "inst_hier_path": "dino/dinoif_dac_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dinoif_dac",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S00_AXIS_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "S00_AXIS_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "S00_AXIS_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_20mhz": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "20000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "ip_prop"
                  }
                }
              },
              "begin_conv": {
                "direction": "I"
              },
              "serial_data": {
                "direction": "O"
              },
              "load": {
                "direction": "O"
              },
              "serial_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "20000000",
                    "value_src": "constant"
                  }
                }
              },
              "active": {
                "direction": "O"
              }
            }
          },
          "dinoif_fast_0": {
            "vlnv": "xilinx.com:module_ref:dinoif_fast:1.0",
            "xci_name": "design_1_dinoif_fast_0_0",
            "xci_path": "ip/design_1_dinoif_fast_0_0/design_1_dinoif_fast_0_0.xci",
            "inst_hier_path": "dino/dinoif_fast_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dinoif_fast",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M00_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M00_AXIS_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "M00_AXIS_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "M00_AXIS_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_20mhz": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "20000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "ip_prop"
                  }
                }
              },
              "begin_conv": {
                "direction": "I"
              },
              "serial_data": {
                "direction": "I"
              },
              "conv": {
                "direction": "O"
              },
              "serial_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "20000000",
                    "value_src": "constant"
                  }
                }
              },
              "active": {
                "direction": "O"
              },
              "rtt_cycles": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_0_0",
            "xci_path": "ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.xci",
            "inst_hier_path": "dino/axi_iic_0"
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_1_1",
            "xci_path": "ip/design_1_xlconstant_1_1/design_1_xlconstant_1_1.xci",
            "inst_hier_path": "dino/xlconstant_1",
            "parameters": {
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_1_2",
            "xci_path": "ip/design_1_xlconstant_1_2/design_1_xlconstant_1_2.xci",
            "inst_hier_path": "dino/xlconstant_2",
            "parameters": {
              "CONST_VAL": {
                "value": "0b00000010"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "config_timer_0": {
            "vlnv": "xilinx.com:module_ref:config_timer:1.0",
            "xci_name": "design_1_config_timer_0_0",
            "xci_path": "ip/design_1_config_timer_0_0/design_1_config_timer_0_0.xci",
            "inst_hier_path": "dino/config_timer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "config_timer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "20000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk_wiz_1_0_clk_100mhz",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "cmp_val": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "thresh": {
                "direction": "O"
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_2_3",
            "xci_path": "ip/design_1_xlconstant_2_3/design_1_xlconstant_2_3.xci",
            "inst_hier_path": "dino/xlconstant_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0xFF"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "scale_offset": {
            "interface_ports": {
              "M_AXIS_RESULT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "xlconstant_8": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_4",
                "xci_path": "ip/design_1_xlconstant_0_4/design_1_xlconstant_0_4.xci",
                "inst_hier_path": "dino/scale_offset/xlconstant_8",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0x412ce5c9"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "floating_point_1": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_1_floating_point_0_1",
                "xci_path": "ip/design_1_floating_point_0_1/design_1_floating_point_0_1.xci",
                "inst_hier_path": "dino/scale_offset/floating_point_1",
                "parameters": {
                  "Add_Sub_Value": {
                    "value": "Add"
                  },
                  "C_Latency": {
                    "value": "16"
                  },
                  "C_Mult_Usage": {
                    "value": "Medium_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "FMA"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "xlconstant_6": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_2",
                "xci_path": "ip/design_1_xlconstant_0_2/design_1_xlconstant_0_2.xci",
                "inst_hier_path": "dino/scale_offset/xlconstant_6"
              },
              "xlconstant_7": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_3",
                "xci_path": "ip/design_1_xlconstant_0_3/design_1_xlconstant_0_3.xci",
                "inst_hier_path": "dino/scale_offset/xlconstant_7",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0xbad3b6ee"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "floating_point_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "xci_name": "design_1_floating_point_0_0",
                "xci_path": "ip/design_1_floating_point_0_0/design_1_floating_point_0_0.xci",
                "inst_hier_path": "dino/scale_offset/floating_point_0",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Custom"
                  },
                  "C_A_Exponent_Width": {
                    "value": "16"
                  },
                  "C_A_Fraction_Width": {
                    "value": "0"
                  },
                  "C_Accum_Input_Msb": {
                    "value": "32"
                  },
                  "C_Accum_Lsb": {
                    "value": "-31"
                  },
                  "C_Accum_Msb": {
                    "value": "32"
                  },
                  "C_Latency": {
                    "value": "6"
                  },
                  "C_Mult_Usage": {
                    "value": "No_Usage"
                  },
                  "C_Rate": {
                    "value": "1"
                  },
                  "C_Result_Exponent_Width": {
                    "value": "8"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "24"
                  },
                  "Flow_Control": {
                    "value": "NonBlocking"
                  },
                  "Has_RESULT_TREADY": {
                    "value": "false"
                  },
                  "Maximum_Latency": {
                    "value": "false"
                  },
                  "Operation_Type": {
                    "value": "Fixed_to_float"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              }
            },
            "interface_nets": {
              "dinoif_fast_0_M00_AXIS": {
                "interface_ports": [
                  "S_AXIS_A",
                  "floating_point_0/S_AXIS_A"
                ]
              },
              "floating_point_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "floating_point_1/S_AXIS_A",
                  "floating_point_0/M_AXIS_RESULT"
                ]
              },
              "floating_point_1_M_AXIS_RESULT": {
                "interface_ports": [
                  "M_AXIS_RESULT",
                  "floating_point_1/M_AXIS_RESULT"
                ]
              }
            },
            "nets": {
              "clk_wiz_1_clk_100mhz": {
                "ports": [
                  "aclk",
                  "floating_point_0/aclk",
                  "floating_point_1/aclk"
                ]
              },
              "xlconstant_6_dout": {
                "ports": [
                  "xlconstant_6/dout",
                  "floating_point_1/s_axis_b_tvalid",
                  "floating_point_1/s_axis_c_tvalid"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "xlconstant_7/dout",
                  "floating_point_1/s_axis_b_tdata"
                ]
              },
              "xlconstant_8_dout": {
                "ports": [
                  "xlconstant_8/dout",
                  "floating_point_1/s_axis_c_tdata"
                ]
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1",
            "xci_path": "ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.xci",
            "inst_hier_path": "dino/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "1000"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "axi_iic_0_IIC": {
            "interface_ports": [
              "I2C0",
              "axi_iic_0/IIC"
            ]
          },
          "crossbar_M05_AXIS": {
            "interface_ports": [
              "S00_AXIS",
              "dinoif_dac_0/S00_AXIS"
            ]
          },
          "dinoif_fast_0_M00_AXIS": {
            "interface_ports": [
              "scale_offset/S_AXIS_A",
              "dinoif_fast_0/M00_AXIS"
            ]
          },
          "dma_pcie_M04_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_iic_0/S_AXI"
            ]
          },
          "floating_point_1_M_AXIS_RESULT": {
            "interface_ports": [
              "M00_AXIS",
              "scale_offset/M_AXIS_RESULT"
            ]
          }
        },
        "nets": {
          "axi_iic_0_iic2intc_irpt": {
            "ports": [
              "axi_iic_0/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_pcie_0_axi_aclk_out": {
            "ports": [
              "s_axi_aclk",
              "axi_iic_0/s_axi_aclk"
            ]
          },
          "clk_wiz_1_clk_100mhz": {
            "ports": [
              "aclk",
              "dinoif_fast_0/aclk",
              "dinoif_dac_0/aclk",
              "scale_offset/aclk"
            ]
          },
          "clk_wiz_1_clk_20mhz": {
            "ports": [
              "clk_20mhz",
              "dinoif_fast_0/clk_20mhz",
              "config_timer_0/clk",
              "dinoif_dac_0/clk_20mhz"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "resetn",
              "config_timer_0/resetn",
              "dinoif_fast_0/resetn",
              "dinoif_dac_0/resetn"
            ]
          },
          "config_timer_0_thresh": {
            "ports": [
              "config_timer_0/thresh",
              "dinoif_dac_0/begin_conv",
              "dinoif_fast_0/begin_conv"
            ]
          },
          "dino_adc_serial_data_1": {
            "ports": [
              "serial_data_1",
              "dinoif_fast_0/serial_data"
            ]
          },
          "dinoif_dac_0_load": {
            "ports": [
              "dinoif_dac_0/load",
              "conv_2"
            ]
          },
          "dinoif_dac_0_serial_clk": {
            "ports": [
              "dinoif_dac_0/serial_clk",
              "serial_clk_2"
            ]
          },
          "dinoif_dac_0_serial_data": {
            "ports": [
              "dinoif_dac_0/serial_data",
              "serial_data_2"
            ]
          },
          "dinoif_fast_0_conv": {
            "ports": [
              "dinoif_fast_0/conv",
              "conv_1"
            ]
          },
          "dinoif_fast_0_serial_clk": {
            "ports": [
              "dinoif_fast_0/serial_clk",
              "serial_clk_1"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_iic_0/s_axi_aresetn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "config_timer_0/cmp_val"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "dino_conv_oe"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "serial_data_de"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "serial_clk_de"
            ]
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_2",
        "xci_path": "ip/design_1_system_ila_0_2/design_1_system_ila_0_2.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "131072"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_IIC": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "PCIE_REFCLK",
          "dma_pcie/PCIE_REFCLK"
        ]
      },
      "GT_DIFF_REFCLK1_0_1": {
        "interface_ports": [
          "GT_DIFF_REFCLK1_0",
          "aurora/GT_DIFF_REFCLK1_0"
        ]
      },
      "GT_SERIAL_RX_0_1": {
        "interface_ports": [
          "GT_SERIAL_RX_0",
          "aurora/GT_SERIAL_RX_0"
        ]
      },
      "GT_SERIAL_RX_1_1": {
        "interface_ports": [
          "GT_SERIAL_RX_1",
          "aurora/GT_SERIAL_RX_1"
        ]
      },
      "GT_SERIAL_RX_2_1": {
        "interface_ports": [
          "GT_SERIAL_RX_2",
          "aurora/GT_SERIAL_RX_2"
        ]
      },
      "GT_SERIAL_RX_3_1": {
        "interface_ports": [
          "GT_SERIAL_RX_3",
          "aurora/GT_SERIAL_RX_3"
        ]
      },
      "S00_AXIS_1": {
        "interface_ports": [
          "crossbar/S00_AXIS",
          "aurora/USER_DATA_M_AXI_RX"
        ]
      },
      "S02_AXIS_1": {
        "interface_ports": [
          "crossbar/S02_AXIS",
          "aurora/USER_DATA_M_AXI_RX2"
        ]
      },
      "S03_AXIS_1": {
        "interface_ports": [
          "crossbar/S03_AXIS",
          "aurora/USER_DATA_M_AXI_RX3"
        ]
      },
      "S04_AXIS_1": {
        "interface_ports": [
          "crossbar/S04_AXIS",
          "dma_pcie/M_AXIS_MM2S"
        ]
      },
      "aurora_8b10b_0_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_0",
          "aurora/GT_SERIAL_TX_0"
        ]
      },
      "aurora_8b10b_1_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_1",
          "aurora/GT_SERIAL_TX_1"
        ]
      },
      "aurora_8b10b_2_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_3",
          "aurora/GT_SERIAL_TX_3"
        ]
      },
      "aurora_8b10b_3_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_2",
          "aurora/GT_SERIAL_TX_2"
        ]
      },
      "axi_crossbar_0_M00_AXI": {
        "interface_ports": [
          "dma_pcie/M00_AXI",
          "crossbar/S_AXI_CTRL"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "led_pins",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "I2C0",
          "dino/I2C0",
          "system_ila_0/SLOT_0_IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "dma_pcie/M00_AXI1"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_0",
          "dma_pcie/pcie_7x_mgt_0"
        ]
      },
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "aurora/USER_DATA_S_AXI_TX",
          "crossbar/M00_AXIS"
        ]
      },
      "axis_interconnect_0_M01_AXIS1": {
        "interface_ports": [
          "crossbar/M01_AXIS",
          "aurora/USER_DATA_S_AXI_TX1"
        ]
      },
      "axis_interconnect_0_M02_AXIS": {
        "interface_ports": [
          "crossbar/M02_AXIS",
          "aurora/USER_DATA_S_AXI_TX2"
        ]
      },
      "axis_interconnect_0_M03_AXIS": {
        "interface_ports": [
          "crossbar/M03_AXIS",
          "aurora/USER_DATA_S_AXI_TX3"
        ]
      },
      "axis_interconnect_0_M04_AXIS": {
        "interface_ports": [
          "crossbar/M04_AXIS",
          "dma_pcie/S_AXIS_S2MM"
        ]
      },
      "crossbar_M05_AXIS": {
        "interface_ports": [
          "dino/S00_AXIS",
          "crossbar/M05_AXIS"
        ]
      },
      "dinoif_fast_0_M00_AXIS": {
        "interface_ports": [
          "dino/M00_AXIS",
          "crossbar/S05_AXIS"
        ]
      },
      "dma_pcie_M04_AXI": {
        "interface_ports": [
          "dino/S_AXI",
          "dma_pcie/M04_AXI"
        ]
      },
      "rtds_seqnum_fix_inco_0_m_axis": {
        "interface_ports": [
          "aurora/USER_DATA_M_AXI_RX1",
          "crossbar/S01_AXIS"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz_1/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "aurora_8b10b_0_user_clk_out": {
        "ports": [
          "aurora/user_clk",
          "dma_pcie/M02_ACLK",
          "crossbar/ACLK"
        ]
      },
      "aux_reset_in_0_1": {
        "ports": [
          "aux_reset_in_0",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "dino/iic2intc_irpt",
          "dma_pcie/In2"
        ]
      },
      "axi_pcie_0_axi_aclk_out": {
        "ports": [
          "dma_pcie/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "crossbar/M04_AXIS_ACLK",
          "dino/s_axi_aclk",
          "system_ila_0/clk"
        ]
      },
      "axi_pcie_0_axi_ctl_aclk_out": {
        "ports": [
          "dma_pcie/axi_ctl_aclk_out",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "axi_pcie_0_mmcm_lock": {
        "ports": [
          "dma_pcie/mmcm_lock",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "clk_wiz_1_clk_100mhz": {
        "ports": [
          "clk_wiz_1/clk_100mhz",
          "aurora/clk",
          "crossbar/S05_AXIS_ACLK",
          "dino/aclk"
        ]
      },
      "clk_wiz_1_clk_20mhz": {
        "ports": [
          "clk_wiz_1/clk_20mhz",
          "dino/clk_20mhz"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "crossbar/S05_AXIS_ARESETN",
          "dino/resetn"
        ]
      },
      "dino_adc_serial_data_1": {
        "ports": [
          "serial_data_1",
          "dino/serial_data_1"
        ]
      },
      "dinoif_dac_0_load": {
        "ports": [
          "dino/conv_2",
          "conv_2"
        ]
      },
      "dinoif_dac_0_serial_clk": {
        "ports": [
          "dino/serial_clk_2",
          "serial_clk_2"
        ]
      },
      "dinoif_dac_0_serial_data": {
        "ports": [
          "dino/serial_data_2",
          "serial_data_2"
        ]
      },
      "dinoif_fast_0_conv": {
        "ports": [
          "dino/conv_1",
          "conv_1"
        ]
      },
      "dinoif_fast_0_serial_clk": {
        "ports": [
          "dino/serial_clk_1",
          "serial_clk_1"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "dma_pcie/ARESETN",
          "crossbar/M04_AXIS_ARESETN",
          "dino/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "dma_pcie/M01_ARESETN"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in",
          "clk_wiz_1/reset"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "aurora/aurora_reset",
          "crossbar/S_AXI_CTRL_ARESETN"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "dino/dino_conv_oe",
          "conv_oe"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "dino/serial_data_de",
          "serial_data_de"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "dino/serial_clk_de",
          "serial_clk_de"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "GT_SERIAL_DISABLE_TX_0",
          "GT_SERIAL_DISABLE_TX_1",
          "GT_SERIAL_DISABLE_TX_3",
          "GT_SERIAL_DISABLE_TX_2",
          "GT_SERIAL_RS_3",
          "GT_SERIAL_RS_2",
          "GT_SERIAL_RS_1",
          "GT_SERIAL_RS_0"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "CLK_SWITCHES"
        ]
      }
    },
    "addressing": {
      "/dma_pcie/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/dma_pcie/pcie/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x00000000",
                "range": "4G"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/dma_pcie/pcie/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/dma_pcie/pcie/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x00000000",
                "range": "4G"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/dma_pcie/pcie/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/dma_pcie/pcie/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x00000000",
                "range": "4G"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/dma_pcie/pcie/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/dma_pcie/pcie/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/dma_pcie/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00003000",
                "range": "1K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "128"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/dino/axi_iic_0/S_AXI/Reg",
                "offset": "0x00004000",
                "range": "1K"
              },
              "SEG_axi_pcie_intc_0_reg0": {
                "address_block": "/dma_pcie/pcie/pcie_interrupts/axi_pcie_intc_0/s_axi/reg0",
                "offset": "0x00002000",
                "range": "1K"
              },
              "SEG_xbar_Reg": {
                "address_block": "/crossbar/axis_interconnect_0/xbar/S_AXI_CTRL/Reg",
                "offset": "0x00001000",
                "range": "1K"
              }
            }
          }
        }
      }
    }
  }
}