/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  wire [12:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [31:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z & celloutsig_1_3z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[6] & celloutsig_0_0z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z & celloutsig_1_1z);
  assign celloutsig_1_13z = ~(celloutsig_1_7z & celloutsig_1_6z[3]);
  assign celloutsig_1_15z = ~(celloutsig_1_11z[6] & celloutsig_1_14z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z & celloutsig_1_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_4z[1] & _00_);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[2] & celloutsig_1_4z[2]);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_1z : celloutsig_1_2z[2]);
  assign celloutsig_0_1z = !(in_data[71] ? celloutsig_0_0z[2] : in_data[86]);
  assign celloutsig_0_15z = !(celloutsig_0_3z ? celloutsig_0_14z : celloutsig_0_0z[6]);
  assign celloutsig_1_14z = ~(celloutsig_1_7z | celloutsig_1_4z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_15z | celloutsig_0_1z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z };
  reg [12:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 13'h0000;
    else _17_ <= { celloutsig_0_6z[21:12], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z };
  assign { _02_[12:11], _00_, _02_[9:0] } = _17_;
  assign celloutsig_0_8z = { in_data[23:12], celloutsig_0_2z } & { celloutsig_0_6z[15:4], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[137:128] & in_data[185:176];
  assign celloutsig_0_12z = { celloutsig_0_4z[1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z } > { celloutsig_0_6z[25:19], celloutsig_0_10z };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_0z[5:2], celloutsig_0_0z };
  assign celloutsig_1_16z = { in_data[112:104], celloutsig_1_5z } || { celloutsig_1_11z[12:4], celloutsig_1_10z };
  assign celloutsig_0_5z = in_data[4:0] || in_data[79:75];
  assign celloutsig_0_9z = { celloutsig_0_7z[11:3], celloutsig_0_2z } || in_data[85:76];
  assign celloutsig_0_14z = { celloutsig_0_4z[3:1], celloutsig_0_9z } || celloutsig_0_13z[3:0];
  assign celloutsig_0_17z = { _01_[8:5], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z } || { _01_[8:3], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_21z = { in_data[9], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z } || celloutsig_0_8z[8:0];
  assign celloutsig_1_6z = { in_data[123:119], celloutsig_1_3z } | celloutsig_1_2z[6:1];
  assign celloutsig_1_8z = in_data[179:176] | { celloutsig_1_0z[7:5], celloutsig_1_7z };
  assign celloutsig_0_20z = celloutsig_0_10z[8:1] | { celloutsig_0_19z[1], celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[145:143] };
  assign celloutsig_1_18z = | { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_11z[6:0], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z[6:1] };
  assign celloutsig_1_3z = | celloutsig_1_0z[6:1];
  assign celloutsig_0_10z = { celloutsig_0_7z[14:10], celloutsig_0_4z } <<< { celloutsig_0_7z[19:12], celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_1z } >>> { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[81:78], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } >>> { in_data[12:8], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[70:64] ^ in_data[88:82];
  assign celloutsig_1_11z = in_data[176:164] ^ { in_data[130:123], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_6z[27:8], celloutsig_0_1z } ^ { in_data[35:18], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_6z[23:20], celloutsig_0_9z, celloutsig_0_5z } ^ in_data[85:80];
  assign celloutsig_0_19z = celloutsig_0_8z[8:3] ^ celloutsig_0_8z[10:5];
  assign celloutsig_0_25z = { celloutsig_0_10z[1], celloutsig_0_2z, _02_[12:11], _00_, _02_[9:0] } ^ { celloutsig_0_20z[7:3], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] ^ { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_3z };
  assign { celloutsig_1_2z[2:1], celloutsig_1_2z[6:3] } = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[6:3] } ^ { in_data[149:148], in_data[153:150] };
  assign _02_[10] = _00_;
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
