<h1 id="Design/VerificationStatus02/27/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Warnings clean up in progress ETA today COB</li><li>Fixing resiliency ports of OCP interface. </li></ul></li><li>Verification<ul><li>Pending<ul><li>Functional coverage for DTR Error cases and ATT state machine results will be available tomorrow morning</li><li>Reviewed TT debug test ETA 03/03</li><li>Code coverage and Functional coverage ETA  to start 03/06 (week worth of work)</li></ul></li><li>Latency / BW test available need to analyze it </li><li>Regression 98% pass rate <ul><li>power management (most likely TB issue)</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/27/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>Warnings are done</li><li>4 issues fond by Oskie (all error related issues)<ul><li>all fixes are made and are ready for delivery to Oskie</li></ul></li></ul></li><li>Verification<ul><li>Muffadal almost done with porting over Oskie assertions. </li><li>Regression 84% pass rate <ul><li>checker race condition </li><li>state miss match and alloc miss match need to debug   </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/27/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>3 small fixes over the weekend  </li></ul></li><li>Verification<ul><li>Checker fixes in progress. </li><li>regression status<ul><li>12.5% pass rate only with CCP </li><li>75%pass rate without Hints (with CCP)</li><li>96% with out CCP<ul><li>failures are TB timeout issues</li></ul></li></ul></li><li>inprogress<ul><li>CSR testing: 40 passing (152 test cases)<ul><li>3 big buckets under debug </li></ul></li></ul></li><li>Pending<ul><li>correctable error injection for allocate cases (Satya)</li><li>un-correctable errors pending for all cases (Satya)</li><li>Maintenance and debug ops (Sugun)</li><li>power management  (Satya)   </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/27/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>Isolation issue: No known RTL issue</li><li>-77ps Ace-lite config CR path </li><li>pending<ul><li>clarify CONC-2347</li><li>will close other two clarifications CONC-2550,and CONC-2522</li><li>resolve vcs warnings  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2161" rel="nofollow">CONC-2161</a></li><li>5 unopt flat verilator cases to fix</li></ul></li><li>commit to close AIU RTL by Wednesday 03/01</li></ul></li><li>Verification<br/><ul><li>Regressions 99% pass rate<ul><li>isolation case failures   </li></ul></li><li>Code and functional coverage differed to 03/06 <ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/27/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Halfway through maintenance op testing </li><li>3 spygalss lint errors pending</li></ul><ul><li>Pending<ul><li>Agent response R channel must not be dependent on write allocate partial transactions. (Fill, R channel dependency dead lock?)  </li><li>Review read hit no dependency (wrap logic) with Mike</li><li>Number of BTT entries to generate full signal (need to change this to 2)</li></ul></li><li>possibly work on timing fixes</li></ul></li><li>Verification<ul><li>2K transaction <br/><ul><li>full &amp; partial CL - 99% pass rate<ul><li>2 open bugs </li></ul></li></ul></li><li>Inprogress<ul><li>correctable error injection for allocate cases</li><li>un-correctable errors for all cases</li><li>Maintenance and debug ops</li><li>CSR testing<ul><li>14 failures of 20 in debug</li></ul></li></ul></li><li>Pending<br/><ul><li>protocol errors</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/27/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Synthesis <ul><li>synthesis up and running with new eval config, memories generated. </li><li>NCB ~800ps violation</li><li>DMI ~250ps violation</li><li>AIU ~77ps violation (CR path in ACE-Lite config)</li><li>DCE clean </li><li>CCP not available yet</li><li>Might need one more peak synthesis license </li></ul></li></ul></li><li>Verification<ul><li>All compiles are passing with psys long test </li><li>Regression 22% pass rate (DMI port ID connection issue)<ul><li>25 test (13 configs)</li></ul></li><li>fsys   <ul><li>everything compiles locally and fails on the grid.</li><li>Failures from previous week <ul><li>3: hart beat failures</li><li>1: signature with window prefix error </li><li>1: failing with DMI RTL assertion.</li><li>3: clock synchronization between TB and RTL</li><li>3: TB related issues  </li></ul></li></ul></li><li>Easter egg bring up in progress <ul><li>illegal configs and drived param issues </li></ul></li><li>checker: <ul><li>NCB with cahce working (one long test)</li><li>DMI is up and running, RTL bug in debug. </li></ul></li></ul></li><li>Costumer TB <ul><li>start working on one config from tomorrow 02/28</li></ul></li></ul><h1 id="Design/VerificationStatus02/27/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>Resiliency place holder changes are in.</li><li>OCP ports were not connected properly for all blocks.</li><li>DMI SFI socket changes in progress.</li></ul></li><li>Verification<ul><li>FSC output is Xs need to debug.</li></ul></li></ul>