CKID0001:@|S:clok_0.Core@|E:UART_fifo_0.DFN1E1C0_dout[3]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
