<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Logic_circuits_lab_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_AdderTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Full_AdderTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Full_AdderTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Half_Adder_Schematic.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Half_Adder_Schematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Half_Adder_Schematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Half_Adder_Schematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Half_Adder_Schematic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Half_Adder_Schematic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Half_Adder_Schematic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Half_Adder_Schematic.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Half_Adder_Schematic.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Half_Adder_Schematic.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Half_Adder_Schematic_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Half_Adder_Schematic_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Half_Adder_Schematic_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Half_Adder_TB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LEDsTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1677665184" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1677665184">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1677666560" xil_pn:in_ck="5132610041567400617" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1677666560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Full_Adder.vhd"/>
      <outfile xil_pn:name="Full_AdderTB.vhd"/>
      <outfile xil_pn:name="Half_Adder.vhd"/>
      <outfile xil_pn:name="Half_Adder_TB.vhd"/>
      <outfile xil_pn:name="LEDs.vhd"/>
      <outfile xil_pn:name="LEDsTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1677666560" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2665526904424345662" xil_pn:start_ts="1677666560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677666561" xil_pn:in_ck="6843002706539157398" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="747751923894901494" xil_pn:start_ts="1677666560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Half_Adder_Schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1677665186" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6603634356931799342" xil_pn:start_ts="1677665186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677666561" xil_pn:in_ck="-6225291801699294683" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1677666561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Full_Adder.vhd"/>
      <outfile xil_pn:name="Full_AdderTB.vhd"/>
      <outfile xil_pn:name="Half_Adder.vhd"/>
      <outfile xil_pn:name="Half_Adder_Schematic.vhf"/>
      <outfile xil_pn:name="Half_Adder_TB.vhd"/>
      <outfile xil_pn:name="LEDs.vhd"/>
      <outfile xil_pn:name="LEDsTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1677666564" xil_pn:in_ck="-6225291801699294683" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6214290644961128487" xil_pn:start_ts="1677666561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Full_AdderTB_beh.prj"/>
      <outfile xil_pn:name="Full_AdderTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1677666565" xil_pn:in_ck="-6719657404801866270" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7591758373519279418" xil_pn:start_ts="1677666564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Full_AdderTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1677665867" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1677665867">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1677665870" xil_pn:in_ck="6843002706539157398" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-569937557772994385" xil_pn:start_ts="1677665867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Half_Adder_Schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1677665870" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6603634356931799342" xil_pn:start_ts="1677665870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677665870" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1677665870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677665870" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4127114956804520201" xil_pn:start_ts="1677665870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677665870" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1677665870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677665870" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2618906473565128968" xil_pn:start_ts="1677665870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677665888" xil_pn:in_ck="8124532582908145566" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8835038983862554316" xil_pn:start_ts="1677665870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Half_Adder_Schematic.jhd"/>
      <outfile xil_pn:name="Half_Adder_Schematic.lso"/>
      <outfile xil_pn:name="Half_Adder_Schematic.ngc"/>
      <outfile xil_pn:name="Half_Adder_Schematic.ngr"/>
      <outfile xil_pn:name="Half_Adder_Schematic.prj"/>
      <outfile xil_pn:name="Half_Adder_Schematic.stx"/>
      <outfile xil_pn:name="Half_Adder_Schematic.syr"/>
      <outfile xil_pn:name="Half_Adder_Schematic.xst"/>
      <outfile xil_pn:name="Half_Adder_Schematic_vhdl.prj"/>
      <outfile xil_pn:name="Half_Adder_Schematic_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
