
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/coerce.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_coerce_scalar_type>:
   0:	ldrh	ip, [r3, #8]
   4:	cmp	ip, #0
   8:	beq	144 <__flatcc_fb_coerce_scalar_type+0x144>
   c:	cmp	ip, #4
  10:	strd	r4, [sp, #-32]!	; 0xffffffe0
  14:	mov	r5, r0
  18:	mov	r4, r3
  1c:	str	r6, [sp, #8]
  20:	mov	r6, r1
  24:	strd	r8, [sp, #12]
  28:	strd	sl, [sp, #20]
  2c:	str	lr, [sp, #28]
  30:	vpush	{d8}
  34:	sub	sp, sp, #8
  38:	beq	bc <__flatcc_fb_coerce_scalar_type+0xbc>
  3c:	cmp	ip, #1
  40:	beq	120 <__flatcc_fb_coerce_scalar_type+0x120>
  44:	cmp	ip, #6
  48:	bne	14c <__flatcc_fb_coerce_scalar_type+0x14c>
  4c:	cmp	r2, #5
  50:	beq	120 <__flatcc_fb_coerce_scalar_type+0x120>
  54:	ldr	r3, [r0, #144]	; 0x90
  58:	cmp	r3, #0
  5c:	beq	1c4 <__flatcc_fb_coerce_scalar_type+0x1c4>
  60:	ldrb	r0, [r4]
  64:	mov	r1, #0
  68:	mov	r3, #5
  6c:	cmp	r1, #0
  70:	cmpeq	r0, #1
  74:	strd	r0, [r4]
  78:	strh	r3, [r4, #8]
  7c:	bhi	748 <__flatcc_fb_coerce_scalar_type+0x748>
  80:	sub	r2, r2, #1
  84:	cmp	r2, #10
  88:	ldrls	pc, [pc, r2, lsl #2]
  8c:	b	6a0 <__flatcc_fb_coerce_scalar_type+0x6a0>
  90:	.word	0x00000120
  94:	.word	0x00000120
  98:	.word	0x000002f8
  9c:	.word	0x000002c0
  a0:	.word	0x000006a0
  a4:	.word	0x00000214
  a8:	.word	0x00000430
  ac:	.word	0x000003f0
  b0:	.word	0x000003b0
  b4:	.word	0x0000061c
  b8:	.word	0x00000660
  bc:	ldrd	r0, [r3]
  c0:	cmp	r0, #0
  c4:	sbcs	r3, r1, #0
  c8:	blt	188 <__flatcc_fb_coerce_scalar_type+0x188>
  cc:	mov	r3, #5
  d0:	sub	r2, r2, #1
  d4:	strh	r3, [r4, #8]
  d8:	cmp	r2, #10
  dc:	ldrls	pc, [pc, r2, lsl #2]
  e0:	b	6a0 <__flatcc_fb_coerce_scalar_type+0x6a0>
  e4:	.word	0x0000028c
  e8:	.word	0x00000234
  ec:	.word	0x000002ec
  f0:	.word	0x000002b4
  f4:	.word	0x000006d8
  f8:	.word	0x00000200
  fc:	.word	0x0000041c
 100:	.word	0x000003dc
 104:	.word	0x0000039c
 108:	.word	0x00000364
 10c:	.word	0x0000032c
 110:	cmp	ip, #5
 114:	beq	6d8 <__flatcc_fb_coerce_scalar_type+0x6d8>
 118:	cmp	ip, #6
 11c:	bne	6e4 <__flatcc_fb_coerce_scalar_type+0x6e4>
 120:	mov	r0, #0
 124:	add	sp, sp, #8
 128:	vpop	{d8}
 12c:	ldrd	r4, [sp]
 130:	ldr	r6, [sp, #8]
 134:	ldrd	r8, [sp, #12]
 138:	ldrd	sl, [sp, #20]
 13c:	add	sp, sp, #28
 140:	pop	{pc}		; (ldr pc, [sp], #4)
 144:	mov	r0, #0
 148:	bx	lr
 14c:	sub	r2, r2, #1
 150:	cmp	r2, #10
 154:	ldrls	pc, [pc, r2, lsl #2]
 158:	b	6a0 <__flatcc_fb_coerce_scalar_type+0x6a0>
 15c:	.word	0x00000290
 160:	.word	0x00000238
 164:	.word	0x000002f0
 168:	.word	0x000002b8
 16c:	.word	0x00000110
 170:	.word	0x00000204
 174:	.word	0x00000420
 178:	.word	0x000003e0
 17c:	.word	0x000003a0
 180:	.word	0x00000368
 184:	.word	0x00000330
 188:	sub	r2, r2, #1
 18c:	cmp	r2, #10
 190:	ldrls	pc, [pc, r2, lsl #2]
 194:	b	6a0 <__flatcc_fb_coerce_scalar_type+0x6a0>
 198:	.word	0x00000298
 19c:	.word	0x000005ac
 1a0:	.word	0x00000574
 1a4:	.word	0x00000590
 1a8:	.word	0x000006e4
 1ac:	.word	0x00000120
 1b0:	.word	0x000004c8
 1b4:	.word	0x00000490
 1b8:	.word	0x0000045c
 1bc:	.word	0x00000538
 1c0:	.word	0x000004fc
 1c4:	sub	r2, r2, #1
 1c8:	cmp	r2, #10
 1cc:	ldrls	pc, [pc, r2, lsl #2]
 1d0:	b	6a0 <__flatcc_fb_coerce_scalar_type+0x6a0>
 1d4:	.word	0x00000298
 1d8:	.word	0x000005ac
 1dc:	.word	0x00000574
 1e0:	.word	0x00000590
 1e4:	.word	0x000006a0
 1e8:	.word	0x000006bc
 1ec:	.word	0x00000600
 1f0:	.word	0x000005e4
 1f4:	.word	0x000005c8
 1f8:	.word	0x00000380
 1fc:	.word	0x00000348
 200:	ldrh	ip, [r4, #8]
 204:	cmp	ip, #4
 208:	beq	120 <__flatcc_fb_coerce_scalar_type+0x120>
 20c:	cmp	ip, #5
 210:	bne	6bc <__flatcc_fb_coerce_scalar_type+0x6bc>
 214:	ldrd	r2, [r4]
 218:	cmp	r2, #0
 21c:	sbcs	r3, r3, #0
 220:	blt	72c <__flatcc_fb_coerce_scalar_type+0x72c>
 224:	mov	r3, #4
 228:	mov	r0, #0
 22c:	strh	r3, [r4, #8]
 230:	b	124 <__flatcc_fb_coerce_scalar_type+0x124>
 234:	ldrh	ip, [r4, #8]
 238:	cmp	ip, #5
 23c:	bne	5ac <__flatcc_fb_coerce_scalar_type+0x5ac>
 240:	ldrd	r2, [r4]
 244:	mov	r1, #0
 248:	mvn	r0, #0
 24c:	cmp	r3, r1
 250:	cmpeq	r2, r0
 254:	bls	120 <__flatcc_fb_coerce_scalar_type+0x120>
 258:	ldr	r1, [r6, #4]
 25c:	mov	ip, #0
 260:	movw	r2, #0
 264:	movt	r2, #0
 268:	mov	r0, r5
 26c:	mov	r3, ip
 270:	str	ip, [sp]
 274:	str	ip, [sp, #4]
 278:	bl	0 <__flatcc_error_report>
 27c:	mov	r3, #1
 280:	mvn	r0, #0
 284:	strh	r3, [r4, #8]
 288:	b	124 <__flatcc_fb_coerce_scalar_type+0x124>
 28c:	ldrh	ip, [r4, #8]
 290:	cmp	ip, #5
 294:	beq	120 <__flatcc_fb_coerce_scalar_type+0x120>
 298:	mov	ip, #0
 29c:	movw	r2, #0
 2a0:	movt	r2, #0
 2a4:	mov	r0, r5
 2a8:	ldr	r1, [r6, #4]
 2ac:	mov	r3, ip
 2b0:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 2b4:	ldrh	ip, [r4, #8]
 2b8:	cmp	ip, #5
 2bc:	bne	590 <__flatcc_fb_coerce_scalar_type+0x590>
 2c0:	ldrd	r2, [r4]
 2c4:	cmp	r3, #0
 2c8:	cmpeq	r2, #255	; 0xff
 2cc:	bls	120 <__flatcc_fb_coerce_scalar_type+0x120>
 2d0:	mov	ip, #0
 2d4:	movw	r2, #0
 2d8:	movt	r2, #0
 2dc:	mov	r0, r5
 2e0:	ldr	r1, [r6, #4]
 2e4:	mov	r3, ip
 2e8:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 2ec:	ldrh	ip, [r4, #8]
 2f0:	cmp	ip, #5
 2f4:	bne	574 <__flatcc_fb_coerce_scalar_type+0x574>
 2f8:	ldrd	r2, [r4]
 2fc:	mov	r1, #0
 300:	movw	r0, #65535	; 0xffff
 304:	cmp	r3, r1
 308:	cmpeq	r2, r0
 30c:	bls	120 <__flatcc_fb_coerce_scalar_type+0x120>
 310:	mov	ip, #0
 314:	movw	r2, #0
 318:	movt	r2, #0
 31c:	mov	r0, r5
 320:	ldr	r1, [r6, #4]
 324:	mov	r3, ip
 328:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 32c:	ldrh	ip, [r4, #8]
 330:	cmp	ip, #4
 334:	beq	4fc <__flatcc_fb_coerce_scalar_type+0x4fc>
 338:	cmp	ip, #5
 33c:	beq	660 <__flatcc_fb_coerce_scalar_type+0x660>
 340:	cmp	ip, #3
 344:	beq	120 <__flatcc_fb_coerce_scalar_type+0x120>
 348:	mov	ip, #0
 34c:	movw	r2, #0
 350:	movt	r2, #0
 354:	mov	r0, r5
 358:	ldr	r1, [r6, #4]
 35c:	mov	r3, ip
 360:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 364:	ldrh	ip, [r4, #8]
 368:	cmp	ip, #4
 36c:	beq	538 <__flatcc_fb_coerce_scalar_type+0x538>
 370:	cmp	ip, #5
 374:	beq	61c <__flatcc_fb_coerce_scalar_type+0x61c>
 378:	cmp	ip, #3
 37c:	beq	120 <__flatcc_fb_coerce_scalar_type+0x120>
 380:	mov	ip, #0
 384:	movw	r2, #0
 388:	movt	r2, #0
 38c:	mov	r0, r5
 390:	ldr	r1, [r6, #4]
 394:	mov	r3, ip
 398:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 39c:	ldrh	ip, [r4, #8]
 3a0:	cmp	ip, #4
 3a4:	beq	45c <__flatcc_fb_coerce_scalar_type+0x45c>
 3a8:	cmp	ip, #5
 3ac:	bne	5c8 <__flatcc_fb_coerce_scalar_type+0x5c8>
 3b0:	ldrd	r2, [r4]
 3b4:	cmp	r2, #128	; 0x80
 3b8:	sbcs	r3, r3, #0
 3bc:	blt	224 <__flatcc_fb_coerce_scalar_type+0x224>
 3c0:	mov	ip, #0
 3c4:	movw	r2, #0
 3c8:	movt	r2, #0
 3cc:	mov	r0, r5
 3d0:	ldr	r1, [r6, #4]
 3d4:	mov	r3, ip
 3d8:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 3dc:	ldrh	ip, [r4, #8]
 3e0:	cmp	ip, #4
 3e4:	beq	490 <__flatcc_fb_coerce_scalar_type+0x490>
 3e8:	cmp	ip, #5
 3ec:	bne	5e4 <__flatcc_fb_coerce_scalar_type+0x5e4>
 3f0:	ldrd	r2, [r4]
 3f4:	cmp	r2, #32768	; 0x8000
 3f8:	sbcs	r3, r3, #0
 3fc:	blt	224 <__flatcc_fb_coerce_scalar_type+0x224>
 400:	mov	ip, #0
 404:	movw	r2, #0
 408:	movt	r2, #0
 40c:	mov	r0, r5
 410:	ldr	r1, [r6, #4]
 414:	mov	r3, ip
 418:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 41c:	ldrh	ip, [r4, #8]
 420:	cmp	ip, #4
 424:	beq	4c8 <__flatcc_fb_coerce_scalar_type+0x4c8>
 428:	cmp	ip, #5
 42c:	bne	600 <__flatcc_fb_coerce_scalar_type+0x600>
 430:	ldrd	r2, [r4]
 434:	cmp	r2, #-2147483648	; 0x80000000
 438:	sbcs	r3, r3, #0
 43c:	blt	224 <__flatcc_fb_coerce_scalar_type+0x224>
 440:	mov	ip, #0
 444:	movw	r2, #0
 448:	movt	r2, #0
 44c:	mov	r0, r5
 450:	ldr	r1, [r6, #4]
 454:	mov	r3, ip
 458:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 45c:	ldrd	r2, [r4]
 460:	mvn	r0, #127	; 0x7f
 464:	mvn	r1, #0
 468:	cmp	r2, r0
 46c:	sbcs	r3, r3, r1
 470:	bge	120 <__flatcc_fb_coerce_scalar_type+0x120>
 474:	mov	ip, #0
 478:	movw	r2, #0
 47c:	movt	r2, #0
 480:	mov	r0, r5
 484:	ldr	r1, [r6, #4]
 488:	mov	r3, ip
 48c:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 490:	ldrd	r2, [r4]
 494:	mov	r0, #32768	; 0x8000
 498:	movt	r0, #65535	; 0xffff
 49c:	mvn	r1, #0
 4a0:	cmp	r2, r0
 4a4:	sbcs	r3, r3, r1
 4a8:	bge	120 <__flatcc_fb_coerce_scalar_type+0x120>
 4ac:	mov	ip, #0
 4b0:	movw	r2, #0
 4b4:	movt	r2, #0
 4b8:	mov	r0, r5
 4bc:	ldr	r1, [r6, #4]
 4c0:	mov	r3, ip
 4c4:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 4c8:	ldrd	r2, [r4]
 4cc:	mov	r0, #-2147483648	; 0x80000000
 4d0:	mvn	r1, #0
 4d4:	cmp	r2, r0
 4d8:	sbcs	r3, r3, r1
 4dc:	bge	120 <__flatcc_fb_coerce_scalar_type+0x120>
 4e0:	mov	ip, #0
 4e4:	movw	r2, #0
 4e8:	movt	r2, #0
 4ec:	mov	r0, r5
 4f0:	ldr	r1, [r6, #4]
 4f4:	mov	r3, ip
 4f8:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 4fc:	ldrd	r8, [r4]
 500:	mov	r1, r9
 504:	mov	r0, r8
 508:	bl	0 <__aeabi_l2f>
 50c:	vmov	s16, r0
 510:	bl	0 <__aeabi_f2lz>
 514:	cmp	r9, r1
 518:	cmpeq	r8, r0
 51c:	bne	684 <__flatcc_fb_coerce_scalar_type+0x684>
 520:	vcvt.f64.f32	d8, s16
 524:	mov	r3, #3
 528:	mov	r0, #0
 52c:	vstr	d8, [r4]
 530:	strh	r3, [r4, #8]
 534:	b	124 <__flatcc_fb_coerce_scalar_type+0x124>
 538:	ldrd	r8, [r4]
 53c:	mov	r0, r8
 540:	mov	r1, r9
 544:	bl	0 <__aeabi_l2d>
 548:	mov	sl, r0
 54c:	mov	fp, r1
 550:	bl	0 <__aeabi_d2lz>
 554:	cmp	r9, r1
 558:	cmpeq	r8, r0
 55c:	bne	644 <__flatcc_fb_coerce_scalar_type+0x644>
 560:	mov	r3, #3
 564:	mov	r0, #0
 568:	strd	sl, [r4]
 56c:	strh	r3, [r4, #8]
 570:	b	124 <__flatcc_fb_coerce_scalar_type+0x124>
 574:	mov	ip, #0
 578:	movw	r2, #0
 57c:	movt	r2, #0
 580:	mov	r0, r5
 584:	ldr	r1, [r6, #4]
 588:	mov	r3, ip
 58c:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 590:	mov	ip, #0
 594:	movw	r2, #0
 598:	movt	r2, #0
 59c:	mov	r0, r5
 5a0:	ldr	r1, [r6, #4]
 5a4:	mov	r3, ip
 5a8:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 5ac:	mov	ip, #0
 5b0:	movw	r2, #0
 5b4:	movt	r2, #0
 5b8:	mov	r0, r5
 5bc:	ldr	r1, [r6, #4]
 5c0:	mov	r3, ip
 5c4:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 5c8:	mov	ip, #0
 5cc:	movw	r2, #0
 5d0:	movt	r2, #0
 5d4:	mov	r0, r5
 5d8:	ldr	r1, [r6, #4]
 5dc:	mov	r3, ip
 5e0:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 5e4:	mov	ip, #0
 5e8:	movw	r2, #0
 5ec:	movt	r2, #0
 5f0:	mov	r0, r5
 5f4:	ldr	r1, [r6, #4]
 5f8:	mov	r3, ip
 5fc:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 600:	mov	ip, #0
 604:	movw	r2, #0
 608:	movt	r2, #0
 60c:	mov	r0, r5
 610:	ldr	r1, [r6, #4]
 614:	mov	r3, ip
 618:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 61c:	ldrd	r8, [r4]
 620:	mov	r0, r8
 624:	mov	r1, r9
 628:	bl	0 <__aeabi_ul2d>
 62c:	mov	sl, r0
 630:	mov	fp, r1
 634:	bl	0 <__aeabi_d2ulz>
 638:	cmp	r9, r1
 63c:	cmpeq	r8, r0
 640:	beq	560 <__flatcc_fb_coerce_scalar_type+0x560>
 644:	mov	ip, #0
 648:	movw	r2, #0
 64c:	movt	r2, #0
 650:	mov	r0, r5
 654:	ldr	r1, [r6, #4]
 658:	mov	r3, ip
 65c:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 660:	ldrd	r8, [r4]
 664:	mov	r1, r9
 668:	mov	r0, r8
 66c:	bl	0 <__aeabi_ul2f>
 670:	vmov	s16, r0
 674:	bl	0 <__aeabi_f2ulz>
 678:	cmp	r9, r1
 67c:	cmpeq	r8, r0
 680:	beq	520 <__flatcc_fb_coerce_scalar_type+0x520>
 684:	mov	ip, #0
 688:	movw	r2, #0
 68c:	movt	r2, #0
 690:	mov	r0, r5
 694:	ldr	r1, [r6, #4]
 698:	mov	r3, ip
 69c:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 6a0:	mov	ip, #0
 6a4:	movw	r2, #0
 6a8:	movt	r2, #0
 6ac:	mov	r0, r5
 6b0:	ldr	r1, [r6, #4]
 6b4:	mov	r3, ip
 6b8:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 6bc:	mov	ip, #0
 6c0:	movw	r2, #0
 6c4:	movt	r2, #0
 6c8:	mov	r0, r5
 6cc:	ldr	r1, [r6, #4]
 6d0:	mov	r3, ip
 6d4:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 6d8:	ldr	r3, [r5, #144]	; 0x90
 6dc:	cmp	r3, #0
 6e0:	bne	700 <__flatcc_fb_coerce_scalar_type+0x700>
 6e4:	mov	ip, #0
 6e8:	movw	r2, #0
 6ec:	movt	r2, #0
 6f0:	mov	r0, r5
 6f4:	ldr	r1, [r6, #4]
 6f8:	mov	r3, ip
 6fc:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 700:	ldrd	r2, [r4]
 704:	cmp	r3, #0
 708:	cmpeq	r2, #1
 70c:	bls	120 <__flatcc_fb_coerce_scalar_type+0x120>
 710:	mov	ip, #0
 714:	movw	r2, #0
 718:	movt	r2, #0
 71c:	mov	r0, r5
 720:	ldr	r1, [r6, #4]
 724:	mov	r3, ip
 728:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 72c:	mov	ip, #0
 730:	movw	r2, #0
 734:	movt	r2, #0
 738:	mov	r0, r5
 73c:	ldr	r1, [r6, #4]
 740:	mov	r3, ip
 744:	b	270 <__flatcc_fb_coerce_scalar_type+0x270>
 748:	movw	r3, #0
 74c:	movt	r3, #0
 750:	movw	r1, #0
 754:	movt	r1, #0
 758:	movw	r0, #0
 75c:	movt	r0, #0
 760:	mov	r2, #52	; 0x34
 764:	bl	0 <__assert_fail>
