Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 28 10:42:16 2022
| Host         : cwshea-HP-Z4-G4-Workstation running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcvu9pflga2104-2L
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2183 |     0 |   1182240 |  0.18 |
|   LUT as Logic             | 1992 |     0 |   1182240 |  0.17 |
|   LUT as Memory            |  191 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |   96 |     0 |           |       |
|     LUT as Shift Register  |   95 |     0 |           |       |
| CLB Registers              | 2045 |     0 |   2364480 |  0.09 |
|   Register as Flip Flop    | 2044 |     0 |   2364480 |  0.09 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
|   Register as AND/OR       |    1 |     0 |   2364480 | <0.01 |
| CARRY8                     |   22 |     0 |    147780 |  0.01 |
| F7 Muxes                   |  110 |     0 |    591120 |  0.02 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 38    |          Yes |           - |        Reset |
| 96    |          Yes |         Set |            - |
| 1904  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  459 |     0 |    147780 |  0.31 |
|   CLBL                                     |  218 |     0 |           |       |
|   CLBM                                     |  241 |     0 |           |       |
| LUT as Logic                               | 1992 |     0 |   1182240 |  0.17 |
|   using O5 output only                     |   59 |       |           |       |
|   using O6 output only                     | 1501 |       |           |       |
|   using O5 and O6                          |  432 |       |           |       |
| LUT as Memory                              |  191 |     0 |    591840 |  0.03 |
|   LUT as Distributed RAM                   |   96 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   96 |       |           |       |
|   LUT as Shift Register                    |   95 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   61 |       |           |       |
|     using O5 and O6                        |   34 |       |           |       |
| CLB Registers                              | 2045 |     0 |   2364480 |  0.09 |
|   Register driven from within the CLB      | 1133 |       |           |       |
|   Register driven from outside the CLB     |  912 |       |           |       |
|     LUT in front of the register is unused |  656 |       |           |       |
|     LUT in front of the register is used   |  256 |       |           |       |
| Unique Control Sets                        |  119 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   34 |     0 |      2160 |  1.57 |
|   RAMB36/FIFO*    |   34 |     0 |      2160 |  1.57 |
|     RAMB36E2 only |   34 |       |           |       |
|   RAMB18          |    0 |     0 |      4320 |  0.00 |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      6840 |  0.04 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   13 |    13 |       832 |  1.56 |
| HPIOB_M          |    2 |     2 |       384 |  0.52 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    7 |     7 |       384 |  1.82 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    6 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    4 |     4 |        64 |  6.25 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       720 |  0.14 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |      1800 |  0.17 |
|   BUFGCE             |    3 |     0 |       720 |  0.42 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    1 |     0 |        30 |  3.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        52 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        13 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        26 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1904 |            Register |
| LUT6       |  885 |                 CLB |
| LUT5       |  463 |                 CLB |
| LUT4       |  440 |                 CLB |
| LUT3       |  414 |                 CLB |
| LUT2       |  204 |                 CLB |
| RAMD32     |  160 |                 CLB |
| SRL16E     |  115 |                 CLB |
| MUXF7      |  110 |                 CLB |
| FDSE       |   96 |            Register |
| FDCE       |   38 |            Register |
| RAMB36E2   |   34 |            BLOCKRAM |
| RAMS32     |   32 |                 CLB |
| CARRY8     |   22 |                 CLB |
| LUT1       |   18 |                 CLB |
| SRLC16E    |   14 |                 CLB |
| OBUF       |    9 |                 I/O |
| FDPE       |    6 |            Register |
| IBUFCTRL   |    3 |              Others |
| DSP48E2    |    3 |          Arithmetic |
| BUFGCE     |    3 |               Clock |
| INBUF      |    2 |                 I/O |
| MMCME4_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
| AND2B1L    |    1 |              Others |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| design_1_xbar_0                  |    1 |
| design_1_rst_clk_wiz_0_100M_0    |    1 |
| design_1_microblaze_0_axi_intc_0 |    1 |
| design_1_microblaze_0_0          |    1 |
| design_1_mdm_1_0                 |    1 |
| design_1_lmb_bram_0              |    1 |
| design_1_ilmb_v10_0              |    1 |
| design_1_ilmb_bram_if_cntlr_0    |    1 |
| design_1_dlmb_v10_0              |    1 |
| design_1_dlmb_bram_if_cntlr_0    |    1 |
| design_1_clk_wiz_0_0             |    1 |
| design_1_blk_mem_gen_0_0         |    1 |
| design_1_axi_uartlite_0_0        |    1 |
| design_1_axi_gpio_0_0            |    1 |
| design_1_axi_bram_ctrl_0_0       |    1 |
| design_1_auto_pc_0               |    1 |
+----------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    1 |       |     17280 | <0.01 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    1 |       |           | <0.01 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    9 |       |     17280 |  0.05 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    9 |       |           |  0.05 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |   10 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    1 |    0 |
| SLR1      |    0 |    0 |    9 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    1 |  458 |    0 |  <0.01 |   0.93 |   0.00 |
|   CLBL                     |    1 |  217 |    0 |  <0.01 |   0.88 |   0.00 |
|   CLBM                     |    0 |  241 |    0 |   0.00 |   0.98 |   0.00 |
| CLB LUTs                   |    1 | 2182 |    0 |  <0.01 |   0.55 |   0.00 |
|   LUT as Logic             |    1 | 1991 |    0 |  <0.01 |   0.51 |   0.00 |
|   LUT as Memory            |    0 |  191 |    0 |   0.00 |   0.10 |   0.00 |
|     LUT as Distributed RAM |    0 |   96 |    0 |   0.00 |   0.05 |   0.00 |
|     LUT as Shift Register  |    0 |   95 |    0 |   0.00 |   0.05 |   0.00 |
| CLB Registers              |    1 | 2044 |    0 |  <0.01 |   0.26 |   0.00 |
| CARRY8                     |    0 |   22 |    0 |   0.00 |   0.04 |   0.00 |
| F7 Muxes                   |    0 |  110 |    0 |   0.00 |   0.06 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |   34 |    0 |   0.00 |   4.72 |   0.00 |
|   RAMB36/FIFO              |    0 |   34 |    0 |   0.00 |   4.72 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    3 |    0 |   0.00 |   0.13 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    1 |  119 |    0 |  <0.01 |   0.12 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         4 |    0.96 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         8 |    3.85 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        13 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


