$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Tue Nov 28 15:08:31 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mipsc_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " HEX2 [6] $end
$var wire 1 # HEX2 [5] $end
$var wire 1 $ HEX2 [4] $end
$var wire 1 % HEX2 [3] $end
$var wire 1 & HEX2 [2] $end
$var wire 1 ' HEX2 [1] $end
$var wire 1 ( HEX2 [0] $end
$var wire 1 ) HEX4 [6] $end
$var wire 1 * HEX4 [5] $end
$var wire 1 + HEX4 [4] $end
$var wire 1 , HEX4 [3] $end
$var wire 1 - HEX4 [2] $end
$var wire 1 . HEX4 [1] $end
$var wire 1 / HEX4 [0] $end
$var wire 1 0 key [3] $end
$var wire 1 1 key [2] $end
$var wire 1 2 key [1] $end
$var wire 1 3 key [0] $end
$var wire 1 4 memEnd [31] $end
$var wire 1 5 memEnd [30] $end
$var wire 1 6 memEnd [29] $end
$var wire 1 7 memEnd [28] $end
$var wire 1 8 memEnd [27] $end
$var wire 1 9 memEnd [26] $end
$var wire 1 : memEnd [25] $end
$var wire 1 ; memEnd [24] $end
$var wire 1 < memEnd [23] $end
$var wire 1 = memEnd [22] $end
$var wire 1 > memEnd [21] $end
$var wire 1 ? memEnd [20] $end
$var wire 1 @ memEnd [19] $end
$var wire 1 A memEnd [18] $end
$var wire 1 B memEnd [17] $end
$var wire 1 C memEnd [16] $end
$var wire 1 D memEnd [15] $end
$var wire 1 E memEnd [14] $end
$var wire 1 F memEnd [13] $end
$var wire 1 G memEnd [12] $end
$var wire 1 H memEnd [11] $end
$var wire 1 I memEnd [10] $end
$var wire 1 J memEnd [9] $end
$var wire 1 K memEnd [8] $end
$var wire 1 L memEnd [7] $end
$var wire 1 M memEnd [6] $end
$var wire 1 N memEnd [5] $end
$var wire 1 O memEnd [4] $end
$var wire 1 P memEnd [3] $end
$var wire 1 Q memEnd [2] $end
$var wire 1 R memEnd [1] $end
$var wire 1 S memEnd [0] $end
$var wire 1 T memTestEndOut [31] $end
$var wire 1 U memTestEndOut [30] $end
$var wire 1 V memTestEndOut [29] $end
$var wire 1 W memTestEndOut [28] $end
$var wire 1 X memTestEndOut [27] $end
$var wire 1 Y memTestEndOut [26] $end
$var wire 1 Z memTestEndOut [25] $end
$var wire 1 [ memTestEndOut [24] $end
$var wire 1 \ memTestEndOut [23] $end
$var wire 1 ] memTestEndOut [22] $end
$var wire 1 ^ memTestEndOut [21] $end
$var wire 1 _ memTestEndOut [20] $end
$var wire 1 ` memTestEndOut [19] $end
$var wire 1 a memTestEndOut [18] $end
$var wire 1 b memTestEndOut [17] $end
$var wire 1 c memTestEndOut [16] $end
$var wire 1 d memTestEndOut [15] $end
$var wire 1 e memTestEndOut [14] $end
$var wire 1 f memTestEndOut [13] $end
$var wire 1 g memTestEndOut [12] $end
$var wire 1 h memTestEndOut [11] $end
$var wire 1 i memTestEndOut [10] $end
$var wire 1 j memTestEndOut [9] $end
$var wire 1 k memTestEndOut [8] $end
$var wire 1 l memTestEndOut [7] $end
$var wire 1 m memTestEndOut [6] $end
$var wire 1 n memTestEndOut [5] $end
$var wire 1 o memTestEndOut [4] $end
$var wire 1 p memTestEndOut [3] $end
$var wire 1 q memTestEndOut [2] $end
$var wire 1 r memTestEndOut [1] $end
$var wire 1 s memTestEndOut [0] $end
$var wire 1 t memTestOut [31] $end
$var wire 1 u memTestOut [30] $end
$var wire 1 v memTestOut [29] $end
$var wire 1 w memTestOut [28] $end
$var wire 1 x memTestOut [27] $end
$var wire 1 y memTestOut [26] $end
$var wire 1 z memTestOut [25] $end
$var wire 1 { memTestOut [24] $end
$var wire 1 | memTestOut [23] $end
$var wire 1 } memTestOut [22] $end
$var wire 1 ~ memTestOut [21] $end
$var wire 1 !! memTestOut [20] $end
$var wire 1 "! memTestOut [19] $end
$var wire 1 #! memTestOut [18] $end
$var wire 1 $! memTestOut [17] $end
$var wire 1 %! memTestOut [16] $end
$var wire 1 &! memTestOut [15] $end
$var wire 1 '! memTestOut [14] $end
$var wire 1 (! memTestOut [13] $end
$var wire 1 )! memTestOut [12] $end
$var wire 1 *! memTestOut [11] $end
$var wire 1 +! memTestOut [10] $end
$var wire 1 ,! memTestOut [9] $end
$var wire 1 -! memTestOut [8] $end
$var wire 1 .! memTestOut [7] $end
$var wire 1 /! memTestOut [6] $end
$var wire 1 0! memTestOut [5] $end
$var wire 1 1! memTestOut [4] $end
$var wire 1 2! memTestOut [3] $end
$var wire 1 3! memTestOut [2] $end
$var wire 1 4! memTestOut [1] $end
$var wire 1 5! memTestOut [0] $end
$var wire 1 6! regEnd [31] $end
$var wire 1 7! regEnd [30] $end
$var wire 1 8! regEnd [29] $end
$var wire 1 9! regEnd [28] $end
$var wire 1 :! regEnd [27] $end
$var wire 1 ;! regEnd [26] $end
$var wire 1 <! regEnd [25] $end
$var wire 1 =! regEnd [24] $end
$var wire 1 >! regEnd [23] $end
$var wire 1 ?! regEnd [22] $end
$var wire 1 @! regEnd [21] $end
$var wire 1 A! regEnd [20] $end
$var wire 1 B! regEnd [19] $end
$var wire 1 C! regEnd [18] $end
$var wire 1 D! regEnd [17] $end
$var wire 1 E! regEnd [16] $end
$var wire 1 F! regEnd [15] $end
$var wire 1 G! regEnd [14] $end
$var wire 1 H! regEnd [13] $end
$var wire 1 I! regEnd [12] $end
$var wire 1 J! regEnd [11] $end
$var wire 1 K! regEnd [10] $end
$var wire 1 L! regEnd [9] $end
$var wire 1 M! regEnd [8] $end
$var wire 1 N! regEnd [7] $end
$var wire 1 O! regEnd [6] $end
$var wire 1 P! regEnd [5] $end
$var wire 1 Q! regEnd [4] $end
$var wire 1 R! regEnd [3] $end
$var wire 1 S! regEnd [2] $end
$var wire 1 T! regEnd [1] $end
$var wire 1 U! regEnd [0] $end
$var wire 1 V! regTestEndOut [31] $end
$var wire 1 W! regTestEndOut [30] $end
$var wire 1 X! regTestEndOut [29] $end
$var wire 1 Y! regTestEndOut [28] $end
$var wire 1 Z! regTestEndOut [27] $end
$var wire 1 [! regTestEndOut [26] $end
$var wire 1 \! regTestEndOut [25] $end
$var wire 1 ]! regTestEndOut [24] $end
$var wire 1 ^! regTestEndOut [23] $end
$var wire 1 _! regTestEndOut [22] $end
$var wire 1 `! regTestEndOut [21] $end
$var wire 1 a! regTestEndOut [20] $end
$var wire 1 b! regTestEndOut [19] $end
$var wire 1 c! regTestEndOut [18] $end
$var wire 1 d! regTestEndOut [17] $end
$var wire 1 e! regTestEndOut [16] $end
$var wire 1 f! regTestEndOut [15] $end
$var wire 1 g! regTestEndOut [14] $end
$var wire 1 h! regTestEndOut [13] $end
$var wire 1 i! regTestEndOut [12] $end
$var wire 1 j! regTestEndOut [11] $end
$var wire 1 k! regTestEndOut [10] $end
$var wire 1 l! regTestEndOut [9] $end
$var wire 1 m! regTestEndOut [8] $end
$var wire 1 n! regTestEndOut [7] $end
$var wire 1 o! regTestEndOut [6] $end
$var wire 1 p! regTestEndOut [5] $end
$var wire 1 q! regTestEndOut [4] $end
$var wire 1 r! regTestEndOut [3] $end
$var wire 1 s! regTestEndOut [2] $end
$var wire 1 t! regTestEndOut [1] $end
$var wire 1 u! regTestEndOut [0] $end
$var wire 1 v! regTestOut2 [31] $end
$var wire 1 w! regTestOut2 [30] $end
$var wire 1 x! regTestOut2 [29] $end
$var wire 1 y! regTestOut2 [28] $end
$var wire 1 z! regTestOut2 [27] $end
$var wire 1 {! regTestOut2 [26] $end
$var wire 1 |! regTestOut2 [25] $end
$var wire 1 }! regTestOut2 [24] $end
$var wire 1 ~! regTestOut2 [23] $end
$var wire 1 !" regTestOut2 [22] $end
$var wire 1 "" regTestOut2 [21] $end
$var wire 1 #" regTestOut2 [20] $end
$var wire 1 $" regTestOut2 [19] $end
$var wire 1 %" regTestOut2 [18] $end
$var wire 1 &" regTestOut2 [17] $end
$var wire 1 '" regTestOut2 [16] $end
$var wire 1 (" regTestOut2 [15] $end
$var wire 1 )" regTestOut2 [14] $end
$var wire 1 *" regTestOut2 [13] $end
$var wire 1 +" regTestOut2 [12] $end
$var wire 1 ," regTestOut2 [11] $end
$var wire 1 -" regTestOut2 [10] $end
$var wire 1 ." regTestOut2 [9] $end
$var wire 1 /" regTestOut2 [8] $end
$var wire 1 0" regTestOut2 [7] $end
$var wire 1 1" regTestOut2 [6] $end
$var wire 1 2" regTestOut2 [5] $end
$var wire 1 3" regTestOut2 [4] $end
$var wire 1 4" regTestOut2 [3] $end
$var wire 1 5" regTestOut2 [2] $end
$var wire 1 6" regTestOut2 [1] $end
$var wire 1 7" regTestOut2 [0] $end

$scope module i1 $end
$var wire 1 8" gnd $end
$var wire 1 9" vcc $end
$var wire 1 :" unknown $end
$var wire 1 ;" devoe $end
$var wire 1 <" devclrn $end
$var wire 1 =" devpor $end
$var wire 1 >" ww_devoe $end
$var wire 1 ?" ww_devclrn $end
$var wire 1 @" ww_devpor $end
$var wire 1 A" ww_clk $end
$var wire 1 B" ww_key [3] $end
$var wire 1 C" ww_key [2] $end
$var wire 1 D" ww_key [1] $end
$var wire 1 E" ww_key [0] $end
$var wire 1 F" ww_regEnd [31] $end
$var wire 1 G" ww_regEnd [30] $end
$var wire 1 H" ww_regEnd [29] $end
$var wire 1 I" ww_regEnd [28] $end
$var wire 1 J" ww_regEnd [27] $end
$var wire 1 K" ww_regEnd [26] $end
$var wire 1 L" ww_regEnd [25] $end
$var wire 1 M" ww_regEnd [24] $end
$var wire 1 N" ww_regEnd [23] $end
$var wire 1 O" ww_regEnd [22] $end
$var wire 1 P" ww_regEnd [21] $end
$var wire 1 Q" ww_regEnd [20] $end
$var wire 1 R" ww_regEnd [19] $end
$var wire 1 S" ww_regEnd [18] $end
$var wire 1 T" ww_regEnd [17] $end
$var wire 1 U" ww_regEnd [16] $end
$var wire 1 V" ww_regEnd [15] $end
$var wire 1 W" ww_regEnd [14] $end
$var wire 1 X" ww_regEnd [13] $end
$var wire 1 Y" ww_regEnd [12] $end
$var wire 1 Z" ww_regEnd [11] $end
$var wire 1 [" ww_regEnd [10] $end
$var wire 1 \" ww_regEnd [9] $end
$var wire 1 ]" ww_regEnd [8] $end
$var wire 1 ^" ww_regEnd [7] $end
$var wire 1 _" ww_regEnd [6] $end
$var wire 1 `" ww_regEnd [5] $end
$var wire 1 a" ww_regEnd [4] $end
$var wire 1 b" ww_regEnd [3] $end
$var wire 1 c" ww_regEnd [2] $end
$var wire 1 d" ww_regEnd [1] $end
$var wire 1 e" ww_regEnd [0] $end
$var wire 1 f" ww_memEnd [31] $end
$var wire 1 g" ww_memEnd [30] $end
$var wire 1 h" ww_memEnd [29] $end
$var wire 1 i" ww_memEnd [28] $end
$var wire 1 j" ww_memEnd [27] $end
$var wire 1 k" ww_memEnd [26] $end
$var wire 1 l" ww_memEnd [25] $end
$var wire 1 m" ww_memEnd [24] $end
$var wire 1 n" ww_memEnd [23] $end
$var wire 1 o" ww_memEnd [22] $end
$var wire 1 p" ww_memEnd [21] $end
$var wire 1 q" ww_memEnd [20] $end
$var wire 1 r" ww_memEnd [19] $end
$var wire 1 s" ww_memEnd [18] $end
$var wire 1 t" ww_memEnd [17] $end
$var wire 1 u" ww_memEnd [16] $end
$var wire 1 v" ww_memEnd [15] $end
$var wire 1 w" ww_memEnd [14] $end
$var wire 1 x" ww_memEnd [13] $end
$var wire 1 y" ww_memEnd [12] $end
$var wire 1 z" ww_memEnd [11] $end
$var wire 1 {" ww_memEnd [10] $end
$var wire 1 |" ww_memEnd [9] $end
$var wire 1 }" ww_memEnd [8] $end
$var wire 1 ~" ww_memEnd [7] $end
$var wire 1 !# ww_memEnd [6] $end
$var wire 1 "# ww_memEnd [5] $end
$var wire 1 ## ww_memEnd [4] $end
$var wire 1 $# ww_memEnd [3] $end
$var wire 1 %# ww_memEnd [2] $end
$var wire 1 &# ww_memEnd [1] $end
$var wire 1 '# ww_memEnd [0] $end
$var wire 1 (# ww_HEX2 [6] $end
$var wire 1 )# ww_HEX2 [5] $end
$var wire 1 *# ww_HEX2 [4] $end
$var wire 1 +# ww_HEX2 [3] $end
$var wire 1 ,# ww_HEX2 [2] $end
$var wire 1 -# ww_HEX2 [1] $end
$var wire 1 .# ww_HEX2 [0] $end
$var wire 1 /# ww_HEX4 [6] $end
$var wire 1 0# ww_HEX4 [5] $end
$var wire 1 1# ww_HEX4 [4] $end
$var wire 1 2# ww_HEX4 [3] $end
$var wire 1 3# ww_HEX4 [2] $end
$var wire 1 4# ww_HEX4 [1] $end
$var wire 1 5# ww_HEX4 [0] $end
$var wire 1 6# ww_regTestOut2 [31] $end
$var wire 1 7# ww_regTestOut2 [30] $end
$var wire 1 8# ww_regTestOut2 [29] $end
$var wire 1 9# ww_regTestOut2 [28] $end
$var wire 1 :# ww_regTestOut2 [27] $end
$var wire 1 ;# ww_regTestOut2 [26] $end
$var wire 1 <# ww_regTestOut2 [25] $end
$var wire 1 =# ww_regTestOut2 [24] $end
$var wire 1 ># ww_regTestOut2 [23] $end
$var wire 1 ?# ww_regTestOut2 [22] $end
$var wire 1 @# ww_regTestOut2 [21] $end
$var wire 1 A# ww_regTestOut2 [20] $end
$var wire 1 B# ww_regTestOut2 [19] $end
$var wire 1 C# ww_regTestOut2 [18] $end
$var wire 1 D# ww_regTestOut2 [17] $end
$var wire 1 E# ww_regTestOut2 [16] $end
$var wire 1 F# ww_regTestOut2 [15] $end
$var wire 1 G# ww_regTestOut2 [14] $end
$var wire 1 H# ww_regTestOut2 [13] $end
$var wire 1 I# ww_regTestOut2 [12] $end
$var wire 1 J# ww_regTestOut2 [11] $end
$var wire 1 K# ww_regTestOut2 [10] $end
$var wire 1 L# ww_regTestOut2 [9] $end
$var wire 1 M# ww_regTestOut2 [8] $end
$var wire 1 N# ww_regTestOut2 [7] $end
$var wire 1 O# ww_regTestOut2 [6] $end
$var wire 1 P# ww_regTestOut2 [5] $end
$var wire 1 Q# ww_regTestOut2 [4] $end
$var wire 1 R# ww_regTestOut2 [3] $end
$var wire 1 S# ww_regTestOut2 [2] $end
$var wire 1 T# ww_regTestOut2 [1] $end
$var wire 1 U# ww_regTestOut2 [0] $end
$var wire 1 V# ww_memTestOut [31] $end
$var wire 1 W# ww_memTestOut [30] $end
$var wire 1 X# ww_memTestOut [29] $end
$var wire 1 Y# ww_memTestOut [28] $end
$var wire 1 Z# ww_memTestOut [27] $end
$var wire 1 [# ww_memTestOut [26] $end
$var wire 1 \# ww_memTestOut [25] $end
$var wire 1 ]# ww_memTestOut [24] $end
$var wire 1 ^# ww_memTestOut [23] $end
$var wire 1 _# ww_memTestOut [22] $end
$var wire 1 `# ww_memTestOut [21] $end
$var wire 1 a# ww_memTestOut [20] $end
$var wire 1 b# ww_memTestOut [19] $end
$var wire 1 c# ww_memTestOut [18] $end
$var wire 1 d# ww_memTestOut [17] $end
$var wire 1 e# ww_memTestOut [16] $end
$var wire 1 f# ww_memTestOut [15] $end
$var wire 1 g# ww_memTestOut [14] $end
$var wire 1 h# ww_memTestOut [13] $end
$var wire 1 i# ww_memTestOut [12] $end
$var wire 1 j# ww_memTestOut [11] $end
$var wire 1 k# ww_memTestOut [10] $end
$var wire 1 l# ww_memTestOut [9] $end
$var wire 1 m# ww_memTestOut [8] $end
$var wire 1 n# ww_memTestOut [7] $end
$var wire 1 o# ww_memTestOut [6] $end
$var wire 1 p# ww_memTestOut [5] $end
$var wire 1 q# ww_memTestOut [4] $end
$var wire 1 r# ww_memTestOut [3] $end
$var wire 1 s# ww_memTestOut [2] $end
$var wire 1 t# ww_memTestOut [1] $end
$var wire 1 u# ww_memTestOut [0] $end
$var wire 1 v# ww_regTestEndOut [31] $end
$var wire 1 w# ww_regTestEndOut [30] $end
$var wire 1 x# ww_regTestEndOut [29] $end
$var wire 1 y# ww_regTestEndOut [28] $end
$var wire 1 z# ww_regTestEndOut [27] $end
$var wire 1 {# ww_regTestEndOut [26] $end
$var wire 1 |# ww_regTestEndOut [25] $end
$var wire 1 }# ww_regTestEndOut [24] $end
$var wire 1 ~# ww_regTestEndOut [23] $end
$var wire 1 !$ ww_regTestEndOut [22] $end
$var wire 1 "$ ww_regTestEndOut [21] $end
$var wire 1 #$ ww_regTestEndOut [20] $end
$var wire 1 $$ ww_regTestEndOut [19] $end
$var wire 1 %$ ww_regTestEndOut [18] $end
$var wire 1 &$ ww_regTestEndOut [17] $end
$var wire 1 '$ ww_regTestEndOut [16] $end
$var wire 1 ($ ww_regTestEndOut [15] $end
$var wire 1 )$ ww_regTestEndOut [14] $end
$var wire 1 *$ ww_regTestEndOut [13] $end
$var wire 1 +$ ww_regTestEndOut [12] $end
$var wire 1 ,$ ww_regTestEndOut [11] $end
$var wire 1 -$ ww_regTestEndOut [10] $end
$var wire 1 .$ ww_regTestEndOut [9] $end
$var wire 1 /$ ww_regTestEndOut [8] $end
$var wire 1 0$ ww_regTestEndOut [7] $end
$var wire 1 1$ ww_regTestEndOut [6] $end
$var wire 1 2$ ww_regTestEndOut [5] $end
$var wire 1 3$ ww_regTestEndOut [4] $end
$var wire 1 4$ ww_regTestEndOut [3] $end
$var wire 1 5$ ww_regTestEndOut [2] $end
$var wire 1 6$ ww_regTestEndOut [1] $end
$var wire 1 7$ ww_regTestEndOut [0] $end
$var wire 1 8$ ww_memTestEndOut [31] $end
$var wire 1 9$ ww_memTestEndOut [30] $end
$var wire 1 :$ ww_memTestEndOut [29] $end
$var wire 1 ;$ ww_memTestEndOut [28] $end
$var wire 1 <$ ww_memTestEndOut [27] $end
$var wire 1 =$ ww_memTestEndOut [26] $end
$var wire 1 >$ ww_memTestEndOut [25] $end
$var wire 1 ?$ ww_memTestEndOut [24] $end
$var wire 1 @$ ww_memTestEndOut [23] $end
$var wire 1 A$ ww_memTestEndOut [22] $end
$var wire 1 B$ ww_memTestEndOut [21] $end
$var wire 1 C$ ww_memTestEndOut [20] $end
$var wire 1 D$ ww_memTestEndOut [19] $end
$var wire 1 E$ ww_memTestEndOut [18] $end
$var wire 1 F$ ww_memTestEndOut [17] $end
$var wire 1 G$ ww_memTestEndOut [16] $end
$var wire 1 H$ ww_memTestEndOut [15] $end
$var wire 1 I$ ww_memTestEndOut [14] $end
$var wire 1 J$ ww_memTestEndOut [13] $end
$var wire 1 K$ ww_memTestEndOut [12] $end
$var wire 1 L$ ww_memTestEndOut [11] $end
$var wire 1 M$ ww_memTestEndOut [10] $end
$var wire 1 N$ ww_memTestEndOut [9] $end
$var wire 1 O$ ww_memTestEndOut [8] $end
$var wire 1 P$ ww_memTestEndOut [7] $end
$var wire 1 Q$ ww_memTestEndOut [6] $end
$var wire 1 R$ ww_memTestEndOut [5] $end
$var wire 1 S$ ww_memTestEndOut [4] $end
$var wire 1 T$ ww_memTestEndOut [3] $end
$var wire 1 U$ ww_memTestEndOut [2] $end
$var wire 1 V$ ww_memTestEndOut [1] $end
$var wire 1 W$ ww_memTestEndOut [0] $end
$var wire 1 X$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 Y$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 Z$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 [$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 \$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 ]$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 ^$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 _$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 `$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 a$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 b$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 c$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 d$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 e$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 f$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 g$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 h$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 i$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 j$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 k$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 l$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 m$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 n$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 o$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 p$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 q$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 r$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 s$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 t$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 u$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 v$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 w$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 x$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 y$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 z$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 {$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 |$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 }$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ~$ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 !% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 "% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 #% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 $% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 %% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 &% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 '% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 (% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 )% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 *% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 +% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 ,% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 -% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 .% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 /% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 0% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 1% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 2% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 3% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 4% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 5% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 6% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 7% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 8% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 9% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 :% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 ;% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 <% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 =% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 >% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 ?% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 @% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 A% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 B% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 C% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 D% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 E% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 F% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 G% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 H% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 I% \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 J% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 K% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 L% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 M% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 N% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 O% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 P% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 Q% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 R% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 S% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 T% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 U% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 V% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 W% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 X% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 Y% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 Z% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 [% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 \% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 ]% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 ^% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 _% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 `% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 a% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 b% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 c% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 d% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 e% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 f% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 g% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 h% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 i% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 j% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 k% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 l% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 m% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 n% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 o% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 p% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 q% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 r% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 s% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 t% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 u% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 v% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 w% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 x% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 y% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 z% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 {% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 |% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 }% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 ~% \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 !& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 "& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 #& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 $& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 %& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 && \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 '& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 (& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 )& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 *& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 +& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 ,& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 -& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 .& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 /& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 0& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 1& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 2& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 3& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 4& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 5& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 6& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 7& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 8& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 9& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 :& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 ;& \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <& \key[2]~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 =& \key[2]~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 >& \key[2]~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ?& \key[2]~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 @& \key[3]~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A& \key[3]~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B& \key[3]~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C& \key[3]~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D& \key[0]~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 E& \key[0]~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 F& \key[0]~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 G& \key[0]~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 H& \clk~input_o\ $end
$var wire 1 I& \key[1]~input_o\ $end
$var wire 1 J& \regEnd[0]~input_o\ $end
$var wire 1 K& \regEnd[1]~input_o\ $end
$var wire 1 L& \regEnd[2]~input_o\ $end
$var wire 1 M& \regEnd[3]~input_o\ $end
$var wire 1 N& \regEnd[4]~input_o\ $end
$var wire 1 O& \regEnd[5]~input_o\ $end
$var wire 1 P& \regEnd[6]~input_o\ $end
$var wire 1 Q& \regEnd[7]~input_o\ $end
$var wire 1 R& \regEnd[8]~input_o\ $end
$var wire 1 S& \regEnd[9]~input_o\ $end
$var wire 1 T& \regEnd[10]~input_o\ $end
$var wire 1 U& \regEnd[11]~input_o\ $end
$var wire 1 V& \regEnd[12]~input_o\ $end
$var wire 1 W& \regEnd[13]~input_o\ $end
$var wire 1 X& \regEnd[14]~input_o\ $end
$var wire 1 Y& \regEnd[15]~input_o\ $end
$var wire 1 Z& \regEnd[16]~input_o\ $end
$var wire 1 [& \regEnd[17]~input_o\ $end
$var wire 1 \& \regEnd[18]~input_o\ $end
$var wire 1 ]& \regEnd[19]~input_o\ $end
$var wire 1 ^& \regEnd[20]~input_o\ $end
$var wire 1 _& \regEnd[21]~input_o\ $end
$var wire 1 `& \regEnd[22]~input_o\ $end
$var wire 1 a& \regEnd[23]~input_o\ $end
$var wire 1 b& \regEnd[24]~input_o\ $end
$var wire 1 c& \regEnd[25]~input_o\ $end
$var wire 1 d& \regEnd[26]~input_o\ $end
$var wire 1 e& \regEnd[27]~input_o\ $end
$var wire 1 f& \regEnd[28]~input_o\ $end
$var wire 1 g& \regEnd[29]~input_o\ $end
$var wire 1 h& \regEnd[30]~input_o\ $end
$var wire 1 i& \regEnd[31]~input_o\ $end
$var wire 1 j& \memEnd[0]~input_o\ $end
$var wire 1 k& \memEnd[1]~input_o\ $end
$var wire 1 l& \memEnd[2]~input_o\ $end
$var wire 1 m& \memEnd[3]~input_o\ $end
$var wire 1 n& \memEnd[4]~input_o\ $end
$var wire 1 o& \memEnd[5]~input_o\ $end
$var wire 1 p& \memEnd[6]~input_o\ $end
$var wire 1 q& \memEnd[7]~input_o\ $end
$var wire 1 r& \memEnd[8]~input_o\ $end
$var wire 1 s& \memEnd[9]~input_o\ $end
$var wire 1 t& \memEnd[10]~input_o\ $end
$var wire 1 u& \memEnd[11]~input_o\ $end
$var wire 1 v& \memEnd[12]~input_o\ $end
$var wire 1 w& \memEnd[13]~input_o\ $end
$var wire 1 x& \memEnd[14]~input_o\ $end
$var wire 1 y& \memEnd[15]~input_o\ $end
$var wire 1 z& \memEnd[16]~input_o\ $end
$var wire 1 {& \memEnd[17]~input_o\ $end
$var wire 1 |& \memEnd[18]~input_o\ $end
$var wire 1 }& \memEnd[19]~input_o\ $end
$var wire 1 ~& \memEnd[20]~input_o\ $end
$var wire 1 !' \memEnd[21]~input_o\ $end
$var wire 1 "' \memEnd[22]~input_o\ $end
$var wire 1 #' \memEnd[23]~input_o\ $end
$var wire 1 $' \memEnd[24]~input_o\ $end
$var wire 1 %' \memEnd[25]~input_o\ $end
$var wire 1 &' \memEnd[26]~input_o\ $end
$var wire 1 '' \memEnd[27]~input_o\ $end
$var wire 1 (' \memEnd[28]~input_o\ $end
$var wire 1 )' \memEnd[29]~input_o\ $end
$var wire 1 *' \memEnd[30]~input_o\ $end
$var wire 1 +' \memEnd[31]~input_o\ $end
$var wire 1 ,' \HEX2[0]~output_o\ $end
$var wire 1 -' \HEX2[1]~output_o\ $end
$var wire 1 .' \HEX2[2]~output_o\ $end
$var wire 1 /' \HEX2[3]~output_o\ $end
$var wire 1 0' \HEX2[4]~output_o\ $end
$var wire 1 1' \HEX2[5]~output_o\ $end
$var wire 1 2' \HEX2[6]~output_o\ $end
$var wire 1 3' \HEX4[0]~output_o\ $end
$var wire 1 4' \HEX4[1]~output_o\ $end
$var wire 1 5' \HEX4[2]~output_o\ $end
$var wire 1 6' \HEX4[3]~output_o\ $end
$var wire 1 7' \HEX4[4]~output_o\ $end
$var wire 1 8' \HEX4[5]~output_o\ $end
$var wire 1 9' \HEX4[6]~output_o\ $end
$var wire 1 :' \regTestOut2[0]~output_o\ $end
$var wire 1 ;' \regTestOut2[1]~output_o\ $end
$var wire 1 <' \regTestOut2[2]~output_o\ $end
$var wire 1 =' \regTestOut2[3]~output_o\ $end
$var wire 1 >' \regTestOut2[4]~output_o\ $end
$var wire 1 ?' \regTestOut2[5]~output_o\ $end
$var wire 1 @' \regTestOut2[6]~output_o\ $end
$var wire 1 A' \regTestOut2[7]~output_o\ $end
$var wire 1 B' \regTestOut2[8]~output_o\ $end
$var wire 1 C' \regTestOut2[9]~output_o\ $end
$var wire 1 D' \regTestOut2[10]~output_o\ $end
$var wire 1 E' \regTestOut2[11]~output_o\ $end
$var wire 1 F' \regTestOut2[12]~output_o\ $end
$var wire 1 G' \regTestOut2[13]~output_o\ $end
$var wire 1 H' \regTestOut2[14]~output_o\ $end
$var wire 1 I' \regTestOut2[15]~output_o\ $end
$var wire 1 J' \regTestOut2[16]~output_o\ $end
$var wire 1 K' \regTestOut2[17]~output_o\ $end
$var wire 1 L' \regTestOut2[18]~output_o\ $end
$var wire 1 M' \regTestOut2[19]~output_o\ $end
$var wire 1 N' \regTestOut2[20]~output_o\ $end
$var wire 1 O' \regTestOut2[21]~output_o\ $end
$var wire 1 P' \regTestOut2[22]~output_o\ $end
$var wire 1 Q' \regTestOut2[23]~output_o\ $end
$var wire 1 R' \regTestOut2[24]~output_o\ $end
$var wire 1 S' \regTestOut2[25]~output_o\ $end
$var wire 1 T' \regTestOut2[26]~output_o\ $end
$var wire 1 U' \regTestOut2[27]~output_o\ $end
$var wire 1 V' \regTestOut2[28]~output_o\ $end
$var wire 1 W' \regTestOut2[29]~output_o\ $end
$var wire 1 X' \regTestOut2[30]~output_o\ $end
$var wire 1 Y' \regTestOut2[31]~output_o\ $end
$var wire 1 Z' \memTestOut[0]~output_o\ $end
$var wire 1 [' \memTestOut[1]~output_o\ $end
$var wire 1 \' \memTestOut[2]~output_o\ $end
$var wire 1 ]' \memTestOut[3]~output_o\ $end
$var wire 1 ^' \memTestOut[4]~output_o\ $end
$var wire 1 _' \memTestOut[5]~output_o\ $end
$var wire 1 `' \memTestOut[6]~output_o\ $end
$var wire 1 a' \memTestOut[7]~output_o\ $end
$var wire 1 b' \memTestOut[8]~output_o\ $end
$var wire 1 c' \memTestOut[9]~output_o\ $end
$var wire 1 d' \memTestOut[10]~output_o\ $end
$var wire 1 e' \memTestOut[11]~output_o\ $end
$var wire 1 f' \memTestOut[12]~output_o\ $end
$var wire 1 g' \memTestOut[13]~output_o\ $end
$var wire 1 h' \memTestOut[14]~output_o\ $end
$var wire 1 i' \memTestOut[15]~output_o\ $end
$var wire 1 j' \memTestOut[16]~output_o\ $end
$var wire 1 k' \memTestOut[17]~output_o\ $end
$var wire 1 l' \memTestOut[18]~output_o\ $end
$var wire 1 m' \memTestOut[19]~output_o\ $end
$var wire 1 n' \memTestOut[20]~output_o\ $end
$var wire 1 o' \memTestOut[21]~output_o\ $end
$var wire 1 p' \memTestOut[22]~output_o\ $end
$var wire 1 q' \memTestOut[23]~output_o\ $end
$var wire 1 r' \memTestOut[24]~output_o\ $end
$var wire 1 s' \memTestOut[25]~output_o\ $end
$var wire 1 t' \memTestOut[26]~output_o\ $end
$var wire 1 u' \memTestOut[27]~output_o\ $end
$var wire 1 v' \memTestOut[28]~output_o\ $end
$var wire 1 w' \memTestOut[29]~output_o\ $end
$var wire 1 x' \memTestOut[30]~output_o\ $end
$var wire 1 y' \memTestOut[31]~output_o\ $end
$var wire 1 z' \regTestEndOut[0]~output_o\ $end
$var wire 1 {' \regTestEndOut[1]~output_o\ $end
$var wire 1 |' \regTestEndOut[2]~output_o\ $end
$var wire 1 }' \regTestEndOut[3]~output_o\ $end
$var wire 1 ~' \regTestEndOut[4]~output_o\ $end
$var wire 1 !( \regTestEndOut[5]~output_o\ $end
$var wire 1 "( \regTestEndOut[6]~output_o\ $end
$var wire 1 #( \regTestEndOut[7]~output_o\ $end
$var wire 1 $( \regTestEndOut[8]~output_o\ $end
$var wire 1 %( \regTestEndOut[9]~output_o\ $end
$var wire 1 &( \regTestEndOut[10]~output_o\ $end
$var wire 1 '( \regTestEndOut[11]~output_o\ $end
$var wire 1 (( \regTestEndOut[12]~output_o\ $end
$var wire 1 )( \regTestEndOut[13]~output_o\ $end
$var wire 1 *( \regTestEndOut[14]~output_o\ $end
$var wire 1 +( \regTestEndOut[15]~output_o\ $end
$var wire 1 ,( \regTestEndOut[16]~output_o\ $end
$var wire 1 -( \regTestEndOut[17]~output_o\ $end
$var wire 1 .( \regTestEndOut[18]~output_o\ $end
$var wire 1 /( \regTestEndOut[19]~output_o\ $end
$var wire 1 0( \regTestEndOut[20]~output_o\ $end
$var wire 1 1( \regTestEndOut[21]~output_o\ $end
$var wire 1 2( \regTestEndOut[22]~output_o\ $end
$var wire 1 3( \regTestEndOut[23]~output_o\ $end
$var wire 1 4( \regTestEndOut[24]~output_o\ $end
$var wire 1 5( \regTestEndOut[25]~output_o\ $end
$var wire 1 6( \regTestEndOut[26]~output_o\ $end
$var wire 1 7( \regTestEndOut[27]~output_o\ $end
$var wire 1 8( \regTestEndOut[28]~output_o\ $end
$var wire 1 9( \regTestEndOut[29]~output_o\ $end
$var wire 1 :( \regTestEndOut[30]~output_o\ $end
$var wire 1 ;( \regTestEndOut[31]~output_o\ $end
$var wire 1 <( \memTestEndOut[0]~output_o\ $end
$var wire 1 =( \memTestEndOut[1]~output_o\ $end
$var wire 1 >( \memTestEndOut[2]~output_o\ $end
$var wire 1 ?( \memTestEndOut[3]~output_o\ $end
$var wire 1 @( \memTestEndOut[4]~output_o\ $end
$var wire 1 A( \memTestEndOut[5]~output_o\ $end
$var wire 1 B( \memTestEndOut[6]~output_o\ $end
$var wire 1 C( \memTestEndOut[7]~output_o\ $end
$var wire 1 D( \memTestEndOut[8]~output_o\ $end
$var wire 1 E( \memTestEndOut[9]~output_o\ $end
$var wire 1 F( \memTestEndOut[10]~output_o\ $end
$var wire 1 G( \memTestEndOut[11]~output_o\ $end
$var wire 1 H( \memTestEndOut[12]~output_o\ $end
$var wire 1 I( \memTestEndOut[13]~output_o\ $end
$var wire 1 J( \memTestEndOut[14]~output_o\ $end
$var wire 1 K( \memTestEndOut[15]~output_o\ $end
$var wire 1 L( \memTestEndOut[16]~output_o\ $end
$var wire 1 M( \memTestEndOut[17]~output_o\ $end
$var wire 1 N( \memTestEndOut[18]~output_o\ $end
$var wire 1 O( \memTestEndOut[19]~output_o\ $end
$var wire 1 P( \memTestEndOut[20]~output_o\ $end
$var wire 1 Q( \memTestEndOut[21]~output_o\ $end
$var wire 1 R( \memTestEndOut[22]~output_o\ $end
$var wire 1 S( \memTestEndOut[23]~output_o\ $end
$var wire 1 T( \memTestEndOut[24]~output_o\ $end
$var wire 1 U( \memTestEndOut[25]~output_o\ $end
$var wire 1 V( \memTestEndOut[26]~output_o\ $end
$var wire 1 W( \memTestEndOut[27]~output_o\ $end
$var wire 1 X( \memTestEndOut[28]~output_o\ $end
$var wire 1 Y( \memTestEndOut[29]~output_o\ $end
$var wire 1 Z( \memTestEndOut[30]~output_o\ $end
$var wire 1 [( \memTestEndOut[31]~output_o\ $end
$var wire 1 \( \key[3]~input_o\ $end
$var wire 1 ]( \key[3]~inputclkctrl_outclk\ $end
$var wire 1 ^( \Add0~0_combout\ $end
$var wire 1 _( \Add0~1\ $end
$var wire 1 `( \Add0~2_combout\ $end
$var wire 1 a( \regTemp~1_combout\ $end
$var wire 1 b( \Add0~3\ $end
$var wire 1 c( \Add0~4_combout\ $end
$var wire 1 d( \Add0~5\ $end
$var wire 1 e( \Add0~6_combout\ $end
$var wire 1 f( \regTemp~0_combout\ $end
$var wire 1 g( \Add0~7\ $end
$var wire 1 h( \Add0~8_combout\ $end
$var wire 1 i( \Add0~9\ $end
$var wire 1 j( \Add0~10_combout\ $end
$var wire 1 k( \Add0~11\ $end
$var wire 1 l( \Add0~12_combout\ $end
$var wire 1 m( \Add0~13\ $end
$var wire 1 n( \Add0~14_combout\ $end
$var wire 1 o( \Add0~15\ $end
$var wire 1 p( \Add0~16_combout\ $end
$var wire 1 q( \Add0~17\ $end
$var wire 1 r( \Add0~18_combout\ $end
$var wire 1 s( \Add0~19\ $end
$var wire 1 t( \Add0~20_combout\ $end
$var wire 1 u( \Add0~21\ $end
$var wire 1 v( \Add0~22_combout\ $end
$var wire 1 w( \Add0~23\ $end
$var wire 1 x( \Add0~24_combout\ $end
$var wire 1 y( \Equal0~6_combout\ $end
$var wire 1 z( \Add0~25\ $end
$var wire 1 {( \Add0~26_combout\ $end
$var wire 1 |( \Add0~27\ $end
$var wire 1 }( \Add0~28_combout\ $end
$var wire 1 ~( \Add0~29\ $end
$var wire 1 !) \Add0~30_combout\ $end
$var wire 1 ") \Add0~31\ $end
$var wire 1 #) \Add0~32_combout\ $end
$var wire 1 $) \Equal0~5_combout\ $end
$var wire 1 %) \Equal0~7_combout\ $end
$var wire 1 &) \Equal0~8_combout\ $end
$var wire 1 ') \Add0~33\ $end
$var wire 1 () \Add0~34_combout\ $end
$var wire 1 )) \Add0~35\ $end
$var wire 1 *) \Add0~36_combout\ $end
$var wire 1 +) \Add0~37\ $end
$var wire 1 ,) \Add0~38_combout\ $end
$var wire 1 -) \Add0~39\ $end
$var wire 1 .) \Add0~40_combout\ $end
$var wire 1 /) \Add0~41\ $end
$var wire 1 0) \Add0~42_combout\ $end
$var wire 1 1) \Add0~43\ $end
$var wire 1 2) \Add0~44_combout\ $end
$var wire 1 3) \Add0~45\ $end
$var wire 1 4) \Add0~46_combout\ $end
$var wire 1 5) \Add0~47\ $end
$var wire 1 6) \Add0~48_combout\ $end
$var wire 1 7) \Equal0~2_combout\ $end
$var wire 1 8) \Add0~49\ $end
$var wire 1 9) \Add0~50_combout\ $end
$var wire 1 :) \Add0~51\ $end
$var wire 1 ;) \Add0~52_combout\ $end
$var wire 1 <) \Add0~53\ $end
$var wire 1 =) \Add0~54_combout\ $end
$var wire 1 >) \Add0~55\ $end
$var wire 1 ?) \Add0~56_combout\ $end
$var wire 1 @) \Add0~57\ $end
$var wire 1 A) \Add0~58_combout\ $end
$var wire 1 B) \Add0~59\ $end
$var wire 1 C) \Add0~60_combout\ $end
$var wire 1 D) \Equal0~0_combout\ $end
$var wire 1 E) \Equal0~1_combout\ $end
$var wire 1 F) \Equal0~3_combout\ $end
$var wire 1 G) \Equal0~4_combout\ $end
$var wire 1 H) \Equal0~9_combout\ $end
$var wire 1 I) \regTemp~2_combout\ $end
$var wire 1 J) \key[0]~input_o\ $end
$var wire 1 K) \key[0]~inputclkctrl_outclk\ $end
$var wire 1 L) \FD|PC|DOUT[0]~4_combout\ $end
$var wire 1 M) \FD|PC|DOUT[0]~5\ $end
$var wire 1 N) \FD|PC|DOUT[1]~6_combout\ $end
$var wire 1 O) \FD|PC|DOUT[1]~7\ $end
$var wire 1 P) \FD|PC|DOUT[2]~8_combout\ $end
$var wire 1 Q) \FD|PC|DOUT[2]~9\ $end
$var wire 1 R) \FD|PC|DOUT[3]~10_combout\ $end
$var wire 1 S) \FD|UCULA|Mux7~0_combout\ $end
$var wire 1 T) \FD|UCULA|Mux6~0_combout\ $end
$var wire 1 U) \FD|UCULA|Mux5~0_combout\ $end
$var wire 1 V) \FD|InstMem|ram~549_combout\ $end
$var wire 1 W) \FD|UCULA|Mux1~0_combout\ $end
$var wire 1 X) \FD|ULA|Add1~0_combout\ $end
$var wire 1 Y) \FD|ULA|Add1~1_combout\ $end
$var wire 1 Z) \FD|UCULA|Mux3~0_combout\ $end
$var wire 1 [) \FD|ULA|Add0~0_combout\ $end
$var wire 1 \) \FD|ULA|Add0~1_combout\ $end
$var wire 1 ]) \FD|ULA|Mux31~0_combout\ $end
$var wire 1 ^) \FD|ULA|tempAdd[0]~0_combout\ $end
$var wire 1 _) \FD|MuxULAMem|C[12]~19_combout\ $end
$var wire 1 `) \FD|ULA|Add1~2\ $end
$var wire 1 a) \FD|ULA|Add1~3_combout\ $end
$var wire 1 b) \FD|ULA|Add0~2\ $end
$var wire 1 c) \FD|ULA|Add0~3_combout\ $end
$var wire 1 d) \FD|ULA|Mux30~0_combout\ $end
$var wire 1 e) \FD|ULA|tempAdd[0]~1\ $end
$var wire 1 f) \FD|ULA|tempAdd[1]~2_combout\ $end
$var wire 1 g) \FD|ULA|Mux30~1_combout\ $end
$var wire 1 h) \FD|MuxULAMem|C[1]~0_combout\ $end
$var wire 1 i) \FD|MuxULAMem|C[1]~1_combout\ $end
$var wire 1 j) \FD|BancoReg|Decoder0~0_combout\ $end
$var wire 1 k) \FD|BancoReg|ram[0][1]~q\ $end
$var wire 1 l) \FD|BancoReg|Mux30~0_combout\ $end
$var wire 1 m) \FD|ULA|Add0~4\ $end
$var wire 1 n) \FD|ULA|Add0~5_combout\ $end
$var wire 1 o) \FD|muxRtImm|C[2]~28_combout\ $end
$var wire 1 p) \FD|ULA|Add1~4\ $end
$var wire 1 q) \FD|ULA|Add1~5_combout\ $end
$var wire 1 r) \FD|ULA|tempAdd[1]~3\ $end
$var wire 1 s) \FD|ULA|tempAdd[2]~4_combout\ $end
$var wire 1 t) \FD|ULA|Mux29~0_combout\ $end
$var wire 1 u) \FD|ULA|Mux29~1_combout\ $end
$var wire 1 v) \FD|MuxULAMem|C[2]~6_combout\ $end
$var wire 1 w) \FD|BancoReg|ram[0][2]~q\ $end
$var wire 1 x) \FD|BancoReg|Mux29~0_combout\ $end
$var wire 1 y) \FD|ULA|Add0~6\ $end
$var wire 1 z) \FD|ULA|Add0~7_combout\ $end
$var wire 1 {) \FD|ULA|Add1~6\ $end
$var wire 1 |) \FD|ULA|Add1~7_combout\ $end
$var wire 1 }) \FD|ULA|tempAdd[2]~5\ $end
$var wire 1 ~) \FD|ULA|tempAdd[3]~6_combout\ $end
$var wire 1 !* \FD|ULA|Mux28~0_combout\ $end
$var wire 1 "* \FD|ULA|Mux28~1_combout\ $end
$var wire 1 #* \FD|MuxULAMem|C[3]~3_combout\ $end
$var wire 1 $* \FD|MuxULAMem|C[3]~2_combout\ $end
$var wire 1 %* \FD|MuxULAMem|C[3]~4_combout\ $end
$var wire 1 &* \FD|BancoReg|ram[0][3]~q\ $end
$var wire 1 '* \FD|BancoReg|Mux28~0_combout\ $end
$var wire 1 (* \FD|ULA|Add0~8\ $end
$var wire 1 )* \FD|ULA|Add0~9_combout\ $end
$var wire 1 ** \FD|ULA|Add1~8\ $end
$var wire 1 +* \FD|ULA|Add1~9_combout\ $end
$var wire 1 ,* \FD|InstMem|ram~550_combout\ $end
$var wire 1 -* \FD|ULA|tempAdd[3]~7\ $end
$var wire 1 .* \FD|ULA|tempAdd[4]~8_combout\ $end
$var wire 1 /* \FD|MuxULAMem|C[4]~7_combout\ $end
$var wire 1 0* \FD|BancoReg|ram[0][4]~feeder_combout\ $end
$var wire 1 1* \FD|BancoReg|ram[0][4]~q\ $end
$var wire 1 2* \FD|muxRtImm|C[4]~27_combout\ $end
$var wire 1 3* \FD|ULA|Add0~10\ $end
$var wire 1 4* \FD|ULA|Add0~11_combout\ $end
$var wire 1 5* \FD|ULA|Add1~10\ $end
$var wire 1 6* \FD|ULA|Add1~11_combout\ $end
$var wire 1 7* \FD|ULA|tempAdd[4]~9\ $end
$var wire 1 8* \FD|ULA|tempAdd[5]~10_combout\ $end
$var wire 1 9* \FD|MuxULAMem|C[5]~8_combout\ $end
$var wire 1 :* \FD|BancoReg|ram[0][5]~feeder_combout\ $end
$var wire 1 ;* \FD|BancoReg|ram[0][5]~q\ $end
$var wire 1 <* \FD|muxRtImm|C[5]~26_combout\ $end
$var wire 1 =* \FD|ULA|Add1~12\ $end
$var wire 1 >* \FD|ULA|Add1~13_combout\ $end
$var wire 1 ?* \FD|ULA|Add0~12\ $end
$var wire 1 @* \FD|ULA|Add0~13_combout\ $end
$var wire 1 A* \FD|ULA|tempAdd[5]~11\ $end
$var wire 1 B* \FD|ULA|tempAdd[6]~12_combout\ $end
$var wire 1 C* \FD|MuxULAMem|C[6]~9_combout\ $end
$var wire 1 D* \FD|BancoReg|ram[0][6]~feeder_combout\ $end
$var wire 1 E* \FD|BancoReg|ram[0][6]~q\ $end
$var wire 1 F* \FD|muxRtImm|C[6]~25_combout\ $end
$var wire 1 G* \FD|ULA|Add1~14\ $end
$var wire 1 H* \FD|ULA|Add1~15_combout\ $end
$var wire 1 I* \FD|ULA|Add0~14\ $end
$var wire 1 J* \FD|ULA|Add0~15_combout\ $end
$var wire 1 K* \FD|ULA|tempAdd[6]~13\ $end
$var wire 1 L* \FD|ULA|tempAdd[7]~14_combout\ $end
$var wire 1 M* \FD|MuxULAMem|C[7]~10_combout\ $end
$var wire 1 N* \FD|BancoReg|ram[0][7]~feeder_combout\ $end
$var wire 1 O* \FD|BancoReg|ram[0][7]~q\ $end
$var wire 1 P* \FD|muxRtImm|C[7]~24_combout\ $end
$var wire 1 Q* \FD|ULA|Add0~16\ $end
$var wire 1 R* \FD|ULA|Add0~17_combout\ $end
$var wire 1 S* \FD|ULA|Add1~16\ $end
$var wire 1 T* \FD|ULA|Add1~17_combout\ $end
$var wire 1 U* \FD|ULA|tempAdd[7]~15\ $end
$var wire 1 V* \FD|ULA|tempAdd[8]~16_combout\ $end
$var wire 1 W* \FD|MuxULAMem|C[8]~11_combout\ $end
$var wire 1 X* \FD|BancoReg|ram[0][8]~feeder_combout\ $end
$var wire 1 Y* \FD|BancoReg|ram[0][8]~q\ $end
$var wire 1 Z* \FD|muxRtImm|C[8]~23_combout\ $end
$var wire 1 [* \FD|ULA|Add0~18\ $end
$var wire 1 \* \FD|ULA|Add0~19_combout\ $end
$var wire 1 ]* \FD|ULA|Add1~18\ $end
$var wire 1 ^* \FD|ULA|Add1~19_combout\ $end
$var wire 1 _* \FD|ULA|tempAdd[8]~17\ $end
$var wire 1 `* \FD|ULA|tempAdd[9]~18_combout\ $end
$var wire 1 a* \FD|MuxULAMem|C[9]~12_combout\ $end
$var wire 1 b* \FD|BancoReg|ram[0][9]~feeder_combout\ $end
$var wire 1 c* \FD|BancoReg|ram[0][9]~q\ $end
$var wire 1 d* \FD|muxRtImm|C[9]~22_combout\ $end
$var wire 1 e* \FD|ULA|Add0~20\ $end
$var wire 1 f* \FD|ULA|Add0~21_combout\ $end
$var wire 1 g* \FD|ULA|Add1~20\ $end
$var wire 1 h* \FD|ULA|Add1~21_combout\ $end
$var wire 1 i* \FD|ULA|tempAdd[9]~19\ $end
$var wire 1 j* \FD|ULA|tempAdd[10]~20_combout\ $end
$var wire 1 k* \FD|MuxULAMem|C[10]~13_combout\ $end
$var wire 1 l* \FD|BancoReg|ram[0][10]~q\ $end
$var wire 1 m* \FD|muxRtImm|C[10]~21_combout\ $end
$var wire 1 n* \FD|ULA|Add1~22\ $end
$var wire 1 o* \FD|ULA|Add1~23_combout\ $end
$var wire 1 p* \FD|ULA|Add0~22\ $end
$var wire 1 q* \FD|ULA|Add0~23_combout\ $end
$var wire 1 r* \FD|ULA|tempAdd[10]~21\ $end
$var wire 1 s* \FD|ULA|tempAdd[11]~22_combout\ $end
$var wire 1 t* \FD|MuxULAMem|C[11]~14_combout\ $end
$var wire 1 u* \FD|BancoReg|ram[0][11]~q\ $end
$var wire 1 v* \FD|muxRtImm|C[11]~20_combout\ $end
$var wire 1 w* \FD|ULA|Add0~24\ $end
$var wire 1 x* \FD|ULA|Add0~25_combout\ $end
$var wire 1 y* \FD|ULA|Add1~24\ $end
$var wire 1 z* \FD|ULA|Add1~25_combout\ $end
$var wire 1 {* \FD|ULA|tempAdd[11]~23\ $end
$var wire 1 |* \FD|ULA|tempAdd[12]~24_combout\ $end
$var wire 1 }* \FD|MuxULAMem|C[12]~15_combout\ $end
$var wire 1 ~* \FD|BancoReg|ram[0][12]~q\ $end
$var wire 1 !+ \FD|muxRtImm|C[12]~19_combout\ $end
$var wire 1 "+ \FD|ULA|Add1~26\ $end
$var wire 1 #+ \FD|ULA|Add1~27_combout\ $end
$var wire 1 $+ \FD|ULA|Add0~26\ $end
$var wire 1 %+ \FD|ULA|Add0~27_combout\ $end
$var wire 1 &+ \FD|ULA|tempAdd[12]~25\ $end
$var wire 1 '+ \FD|ULA|tempAdd[13]~26_combout\ $end
$var wire 1 (+ \FD|MuxULAMem|C[13]~16_combout\ $end
$var wire 1 )+ \FD|BancoReg|ram[0][13]~q\ $end
$var wire 1 *+ \FD|muxRtImm|C[13]~18_combout\ $end
$var wire 1 ++ \FD|ULA|Add0~28\ $end
$var wire 1 ,+ \FD|ULA|Add0~29_combout\ $end
$var wire 1 -+ \FD|ULA|Add1~28\ $end
$var wire 1 .+ \FD|ULA|Add1~29_combout\ $end
$var wire 1 /+ \FD|ULA|tempAdd[13]~27\ $end
$var wire 1 0+ \FD|ULA|tempAdd[14]~28_combout\ $end
$var wire 1 1+ \FD|MuxULAMem|C[14]~17_combout\ $end
$var wire 1 2+ \FD|BancoReg|ram[0][14]~q\ $end
$var wire 1 3+ \FD|muxRtImm|C[14]~17_combout\ $end
$var wire 1 4+ \FD|ULA|Add1~30\ $end
$var wire 1 5+ \FD|ULA|Add1~31_combout\ $end
$var wire 1 6+ \FD|ULA|Add0~30\ $end
$var wire 1 7+ \FD|ULA|Add0~31_combout\ $end
$var wire 1 8+ \FD|ULA|tempAdd[14]~29\ $end
$var wire 1 9+ \FD|ULA|tempAdd[15]~30_combout\ $end
$var wire 1 :+ \FD|MuxULAMem|C[15]~18_combout\ $end
$var wire 1 ;+ \FD|BancoReg|ram[0][15]~q\ $end
$var wire 1 <+ \FD|muxRtImm|C[15]~16_combout\ $end
$var wire 1 =+ \FD|ULA|Add1~32\ $end
$var wire 1 >+ \FD|ULA|Add1~33_combout\ $end
$var wire 1 ?+ \FD|ULA|Add0~32\ $end
$var wire 1 @+ \FD|ULA|Add0~33_combout\ $end
$var wire 1 A+ \FD|ULA|tempAdd[15]~31\ $end
$var wire 1 B+ \FD|ULA|tempAdd[16]~32_combout\ $end
$var wire 1 C+ \FD|MuxULAMem|C[12]~20_combout\ $end
$var wire 1 D+ \FD|MemDados|ram~549_combout\ $end
$var wire 1 E+ \FD|MuxULAMem|C[16]~21_combout\ $end
$var wire 1 F+ \FD|BancoReg|ram[0][16]~q\ $end
$var wire 1 G+ \FD|muxRtImm|C[16]~15_combout\ $end
$var wire 1 H+ \FD|ULA|Add0~34\ $end
$var wire 1 I+ \FD|ULA|Add0~35_combout\ $end
$var wire 1 J+ \FD|ULA|Add1~34\ $end
$var wire 1 K+ \FD|ULA|Add1~35_combout\ $end
$var wire 1 L+ \FD|ULA|tempAdd[16]~33\ $end
$var wire 1 M+ \FD|ULA|tempAdd[17]~34_combout\ $end
$var wire 1 N+ \FD|MuxULAMem|C[17]~22_combout\ $end
$var wire 1 O+ \FD|BancoReg|ram[0][17]~feeder_combout\ $end
$var wire 1 P+ \FD|BancoReg|ram[0][17]~q\ $end
$var wire 1 Q+ \FD|muxRtImm|C[17]~14_combout\ $end
$var wire 1 R+ \FD|ULA|Add0~36\ $end
$var wire 1 S+ \FD|ULA|Add0~37_combout\ $end
$var wire 1 T+ \FD|ULA|Add1~36\ $end
$var wire 1 U+ \FD|ULA|Add1~37_combout\ $end
$var wire 1 V+ \FD|ULA|tempAdd[17]~35\ $end
$var wire 1 W+ \FD|ULA|tempAdd[18]~36_combout\ $end
$var wire 1 X+ \FD|MuxULAMem|C[18]~23_combout\ $end
$var wire 1 Y+ \FD|BancoReg|ram[0][18]~q\ $end
$var wire 1 Z+ \FD|muxRtImm|C[18]~13_combout\ $end
$var wire 1 [+ \FD|ULA|Add0~38\ $end
$var wire 1 \+ \FD|ULA|Add0~39_combout\ $end
$var wire 1 ]+ \FD|ULA|Add1~38\ $end
$var wire 1 ^+ \FD|ULA|Add1~39_combout\ $end
$var wire 1 _+ \FD|ULA|tempAdd[18]~37\ $end
$var wire 1 `+ \FD|ULA|tempAdd[19]~38_combout\ $end
$var wire 1 a+ \FD|MuxULAMem|C[19]~24_combout\ $end
$var wire 1 b+ \FD|BancoReg|ram[0][19]~q\ $end
$var wire 1 c+ \FD|muxRtImm|C[19]~12_combout\ $end
$var wire 1 d+ \FD|ULA|Add1~40\ $end
$var wire 1 e+ \FD|ULA|Add1~41_combout\ $end
$var wire 1 f+ \FD|ULA|Add0~40\ $end
$var wire 1 g+ \FD|ULA|Add0~41_combout\ $end
$var wire 1 h+ \FD|ULA|tempAdd[19]~39\ $end
$var wire 1 i+ \FD|ULA|tempAdd[20]~40_combout\ $end
$var wire 1 j+ \FD|MuxULAMem|C[20]~25_combout\ $end
$var wire 1 k+ \FD|BancoReg|ram[0][20]~q\ $end
$var wire 1 l+ \FD|muxRtImm|C[20]~11_combout\ $end
$var wire 1 m+ \FD|ULA|Add0~42\ $end
$var wire 1 n+ \FD|ULA|Add0~43_combout\ $end
$var wire 1 o+ \FD|ULA|Add1~42\ $end
$var wire 1 p+ \FD|ULA|Add1~43_combout\ $end
$var wire 1 q+ \FD|ULA|tempAdd[20]~41\ $end
$var wire 1 r+ \FD|ULA|tempAdd[21]~42_combout\ $end
$var wire 1 s+ \FD|MuxULAMem|C[21]~26_combout\ $end
$var wire 1 t+ \FD|BancoReg|ram[0][21]~q\ $end
$var wire 1 u+ \FD|muxRtImm|C[21]~10_combout\ $end
$var wire 1 v+ \FD|ULA|Add1~44\ $end
$var wire 1 w+ \FD|ULA|Add1~45_combout\ $end
$var wire 1 x+ \FD|ULA|Add0~44\ $end
$var wire 1 y+ \FD|ULA|Add0~45_combout\ $end
$var wire 1 z+ \FD|ULA|tempAdd[21]~43\ $end
$var wire 1 {+ \FD|ULA|tempAdd[22]~44_combout\ $end
$var wire 1 |+ \FD|MuxULAMem|C[22]~27_combout\ $end
$var wire 1 }+ \FD|BancoReg|ram[0][22]~q\ $end
$var wire 1 ~+ \FD|muxRtImm|C[22]~9_combout\ $end
$var wire 1 !, \FD|ULA|Add0~46\ $end
$var wire 1 ", \FD|ULA|Add0~47_combout\ $end
$var wire 1 #, \FD|ULA|Add1~46\ $end
$var wire 1 $, \FD|ULA|Add1~47_combout\ $end
$var wire 1 %, \FD|ULA|tempAdd[22]~45\ $end
$var wire 1 &, \FD|ULA|tempAdd[23]~46_combout\ $end
$var wire 1 ', \FD|MuxULAMem|C[23]~28_combout\ $end
$var wire 1 (, \FD|BancoReg|ram[0][23]~q\ $end
$var wire 1 ), \FD|muxRtImm|C[23]~8_combout\ $end
$var wire 1 *, \FD|ULA|Add1~48\ $end
$var wire 1 +, \FD|ULA|Add1~49_combout\ $end
$var wire 1 ,, \FD|ULA|Add0~48\ $end
$var wire 1 -, \FD|ULA|Add0~49_combout\ $end
$var wire 1 ., \FD|ULA|tempAdd[23]~47\ $end
$var wire 1 /, \FD|ULA|tempAdd[24]~48_combout\ $end
$var wire 1 0, \FD|MuxULAMem|C[24]~29_combout\ $end
$var wire 1 1, \FD|BancoReg|ram[0][24]~q\ $end
$var wire 1 2, \FD|muxRtImm|C[24]~7_combout\ $end
$var wire 1 3, \FD|ULA|Add0~50\ $end
$var wire 1 4, \FD|ULA|Add0~51_combout\ $end
$var wire 1 5, \FD|ULA|Add1~50\ $end
$var wire 1 6, \FD|ULA|Add1~51_combout\ $end
$var wire 1 7, \FD|ULA|tempAdd[24]~49\ $end
$var wire 1 8, \FD|ULA|tempAdd[25]~50_combout\ $end
$var wire 1 9, \FD|MuxULAMem|C[25]~30_combout\ $end
$var wire 1 :, \FD|BancoReg|ram[0][25]~q\ $end
$var wire 1 ;, \FD|muxRtImm|C[25]~6_combout\ $end
$var wire 1 <, \FD|ULA|Add1~52\ $end
$var wire 1 =, \FD|ULA|Add1~53_combout\ $end
$var wire 1 >, \FD|ULA|Add0~52\ $end
$var wire 1 ?, \FD|ULA|Add0~53_combout\ $end
$var wire 1 @, \FD|ULA|tempAdd[25]~51\ $end
$var wire 1 A, \FD|ULA|tempAdd[26]~52_combout\ $end
$var wire 1 B, \FD|MuxULAMem|C[26]~31_combout\ $end
$var wire 1 C, \FD|BancoReg|ram[0][26]~q\ $end
$var wire 1 D, \FD|muxRtImm|C[26]~5_combout\ $end
$var wire 1 E, \FD|ULA|Add0~54\ $end
$var wire 1 F, \FD|ULA|Add0~55_combout\ $end
$var wire 1 G, \FD|ULA|Add1~54\ $end
$var wire 1 H, \FD|ULA|Add1~55_combout\ $end
$var wire 1 I, \FD|ULA|tempAdd[26]~53\ $end
$var wire 1 J, \FD|ULA|tempAdd[27]~54_combout\ $end
$var wire 1 K, \FD|MuxULAMem|C[27]~32_combout\ $end
$var wire 1 L, \FD|BancoReg|ram[0][27]~q\ $end
$var wire 1 M, \FD|muxRtImm|C[27]~4_combout\ $end
$var wire 1 N, \FD|ULA|Add0~56\ $end
$var wire 1 O, \FD|ULA|Add0~57_combout\ $end
$var wire 1 P, \FD|ULA|Add1~56\ $end
$var wire 1 Q, \FD|ULA|Add1~57_combout\ $end
$var wire 1 R, \FD|ULA|tempAdd[27]~55\ $end
$var wire 1 S, \FD|ULA|tempAdd[28]~56_combout\ $end
$var wire 1 T, \FD|MuxULAMem|C[28]~33_combout\ $end
$var wire 1 U, \FD|BancoReg|ram[0][28]~q\ $end
$var wire 1 V, \FD|muxRtImm|C[28]~3_combout\ $end
$var wire 1 W, \FD|ULA|Add1~58\ $end
$var wire 1 X, \FD|ULA|Add1~59_combout\ $end
$var wire 1 Y, \FD|ULA|Add0~58\ $end
$var wire 1 Z, \FD|ULA|Add0~59_combout\ $end
$var wire 1 [, \FD|ULA|tempAdd[28]~57\ $end
$var wire 1 \, \FD|ULA|tempAdd[29]~58_combout\ $end
$var wire 1 ], \FD|MuxULAMem|C[29]~34_combout\ $end
$var wire 1 ^, \FD|BancoReg|ram[0][29]~feeder_combout\ $end
$var wire 1 _, \FD|BancoReg|ram[0][29]~q\ $end
$var wire 1 `, \FD|muxRtImm|C[29]~2_combout\ $end
$var wire 1 a, \FD|ULA|Add0~60\ $end
$var wire 1 b, \FD|ULA|Add0~61_combout\ $end
$var wire 1 c, \FD|ULA|Add1~60\ $end
$var wire 1 d, \FD|ULA|Add1~61_combout\ $end
$var wire 1 e, \FD|ULA|tempAdd[29]~59\ $end
$var wire 1 f, \FD|ULA|tempAdd[30]~60_combout\ $end
$var wire 1 g, \FD|MuxULAMem|C[30]~35_combout\ $end
$var wire 1 h, \FD|BancoReg|ram[0][30]~feeder_combout\ $end
$var wire 1 i, \FD|BancoReg|ram[0][30]~q\ $end
$var wire 1 j, \FD|muxRtImm|C[30]~1_combout\ $end
$var wire 1 k, \FD|ULA|Add1~62\ $end
$var wire 1 l, \FD|ULA|Add1~63_combout\ $end
$var wire 1 m, \FD|ULA|tempAdd[30]~61\ $end
$var wire 1 n, \FD|ULA|tempAdd[32]~62_combout\ $end
$var wire 1 o, \FD|MuxULAMem|C[31]~36_combout\ $end
$var wire 1 p, \FD|BancoReg|ram[0][31]~q\ $end
$var wire 1 q, \FD|muxRtImm|C[31]~0_combout\ $end
$var wire 1 r, \FD|ULA|Add0~62\ $end
$var wire 1 s, \FD|ULA|Add0~63_combout\ $end
$var wire 1 t, \FD|ULA|sltIn[0]~0_combout\ $end
$var wire 1 u, \FD|ULA|Mux31~1_combout\ $end
$var wire 1 v, \FD|MuxULAMem|C[0]~5_combout\ $end
$var wire 1 w, \FD|BancoReg|ram[0][0]~q\ $end
$var wire 1 x, \FD|BancoReg|Mux95~1_combout\ $end
$var wire 1 y, \FD|BancoReg|ram[5][0]~0_combout\ $end
$var wire 1 z, \FD|BancoReg|Decoder0~1_combout\ $end
$var wire 1 {, \FD|BancoReg|ram[5][0]~q\ $end
$var wire 1 |, \FD|BancoReg|Mux95~0_combout\ $end
$var wire 1 }, \FD|BancoReg|Mux95~2_combout\ $end
$var wire 1 ~, \FD|BancoReg|ram[5][2]~1_combout\ $end
$var wire 1 !- \FD|BancoReg|ram[5][2]~q\ $end
$var wire 1 "- \FD|BancoReg|Mux93~0_combout\ $end
$var wire 1 #- \FD|BancoReg|Mux93~1_combout\ $end
$var wire 1 $- \FD|BancoReg|ram[5][1]~q\ $end
$var wire 1 %- \FD|BancoReg|Mux94~0_combout\ $end
$var wire 1 &- \FD|BancoReg|Mux94~1_combout\ $end
$var wire 1 '- \~GND~combout\ $end
$var wire 1 (- \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 )- \display2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *- \display2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 +- \display2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,- \display2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -- \display2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 .- \display2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /- \display2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0- \key[2]~input_o\ $end
$var wire 1 1- \key[2]~inputclkctrl_outclk\ $end
$var wire 1 2- \FD|BancoReg|Mux63~0_combout\ $end
$var wire 1 3- \Add1~0_combout\ $end
$var wire 1 4- \Add1~1\ $end
$var wire 1 5- \Add1~2_combout\ $end
$var wire 1 6- \memTemp~1_combout\ $end
$var wire 1 7- \Add1~3\ $end
$var wire 1 8- \Add1~4_combout\ $end
$var wire 1 9- \Add1~5\ $end
$var wire 1 :- \Add1~6_combout\ $end
$var wire 1 ;- \memTemp~2_combout\ $end
$var wire 1 <- \Add1~7\ $end
$var wire 1 =- \Add1~8_combout\ $end
$var wire 1 >- \Add1~9\ $end
$var wire 1 ?- \Add1~10_combout\ $end
$var wire 1 @- \Add1~11\ $end
$var wire 1 A- \Add1~12_combout\ $end
$var wire 1 B- \Add1~13\ $end
$var wire 1 C- \Add1~14_combout\ $end
$var wire 1 D- \Add1~15\ $end
$var wire 1 E- \Add1~16_combout\ $end
$var wire 1 F- \Add1~17\ $end
$var wire 1 G- \Add1~18_combout\ $end
$var wire 1 H- \Add1~19\ $end
$var wire 1 I- \Add1~20_combout\ $end
$var wire 1 J- \Equal1~6_combout\ $end
$var wire 1 K- \Add1~21\ $end
$var wire 1 L- \Add1~22_combout\ $end
$var wire 1 M- \Add1~23\ $end
$var wire 1 N- \Add1~24_combout\ $end
$var wire 1 O- \Add1~25\ $end
$var wire 1 P- \Add1~26_combout\ $end
$var wire 1 Q- \Add1~27\ $end
$var wire 1 R- \Add1~28_combout\ $end
$var wire 1 S- \Equal1~5_combout\ $end
$var wire 1 T- \Equal1~7_combout\ $end
$var wire 1 U- \Equal1~8_combout\ $end
$var wire 1 V- \Add1~29\ $end
$var wire 1 W- \Add1~30_combout\ $end
$var wire 1 X- \Add1~31\ $end
$var wire 1 Y- \Add1~32_combout\ $end
$var wire 1 Z- \Add1~33\ $end
$var wire 1 [- \Add1~34_combout\ $end
$var wire 1 \- \Add1~35\ $end
$var wire 1 ]- \Add1~36_combout\ $end
$var wire 1 ^- \Equal1~3_combout\ $end
$var wire 1 _- \Add1~37\ $end
$var wire 1 `- \Add1~38_combout\ $end
$var wire 1 a- \Add1~39\ $end
$var wire 1 b- \Add1~40_combout\ $end
$var wire 1 c- \Add1~41\ $end
$var wire 1 d- \Add1~42_combout\ $end
$var wire 1 e- \Add1~43\ $end
$var wire 1 f- \Add1~44_combout\ $end
$var wire 1 g- \Add1~45\ $end
$var wire 1 h- \Add1~46_combout\ $end
$var wire 1 i- \Add1~47\ $end
$var wire 1 j- \Add1~48_combout\ $end
$var wire 1 k- \Add1~49\ $end
$var wire 1 l- \Add1~50_combout\ $end
$var wire 1 m- \Add1~51\ $end
$var wire 1 n- \Add1~52_combout\ $end
$var wire 1 o- \Add1~53\ $end
$var wire 1 p- \Add1~54_combout\ $end
$var wire 1 q- \Add1~55\ $end
$var wire 1 r- \Add1~56_combout\ $end
$var wire 1 s- \Add1~57\ $end
$var wire 1 t- \Add1~58_combout\ $end
$var wire 1 u- \Add1~59\ $end
$var wire 1 v- \Add1~60_combout\ $end
$var wire 1 w- \Equal1~0_combout\ $end
$var wire 1 x- \Equal1~1_combout\ $end
$var wire 1 y- \Equal1~2_combout\ $end
$var wire 1 z- \Equal1~4_combout\ $end
$var wire 1 {- \Equal1~9_combout\ $end
$var wire 1 |- \memTemp~0_combout\ $end
$var wire 1 }- \FD|BancoReg|Mux62~0_combout\ $end
$var wire 1 ~- \FD|BancoReg|Mux61~0_combout\ $end
$var wire 1 !. \FD|BancoReg|ram[5][3]~q\ $end
$var wire 1 ". \FD|BancoReg|Mux60~0_combout\ $end
$var wire 1 #. \FD|BancoReg|ram[5][4]~q\ $end
$var wire 1 $. \FD|BancoReg|Mux59~0_combout\ $end
$var wire 1 %. \FD|BancoReg|ram[5][5]~q\ $end
$var wire 1 &. \FD|BancoReg|Mux58~0_combout\ $end
$var wire 1 '. \FD|BancoReg|ram[5][6]~q\ $end
$var wire 1 (. \FD|BancoReg|Mux57~0_combout\ $end
$var wire 1 ). \FD|BancoReg|ram[5][7]~q\ $end
$var wire 1 *. \FD|BancoReg|Mux56~0_combout\ $end
$var wire 1 +. \FD|BancoReg|ram[5][8]~q\ $end
$var wire 1 ,. \FD|BancoReg|Mux55~0_combout\ $end
$var wire 1 -. \FD|BancoReg|ram[5][9]~q\ $end
$var wire 1 .. \FD|BancoReg|Mux54~0_combout\ $end
$var wire 1 /. \FD|BancoReg|ram[5][10]~q\ $end
$var wire 1 0. \FD|BancoReg|Mux53~0_combout\ $end
$var wire 1 1. \FD|BancoReg|ram[5][11]~q\ $end
$var wire 1 2. \FD|BancoReg|Mux52~0_combout\ $end
$var wire 1 3. \FD|BancoReg|ram[5][12]~q\ $end
$var wire 1 4. \FD|BancoReg|Mux51~0_combout\ $end
$var wire 1 5. \FD|BancoReg|ram[5][13]~q\ $end
$var wire 1 6. \FD|BancoReg|Mux50~0_combout\ $end
$var wire 1 7. \FD|BancoReg|ram[5][14]~q\ $end
$var wire 1 8. \FD|BancoReg|Mux49~0_combout\ $end
$var wire 1 9. \FD|BancoReg|ram[5][15]~q\ $end
$var wire 1 :. \FD|BancoReg|Mux48~0_combout\ $end
$var wire 1 ;. \FD|BancoReg|ram[5][16]~q\ $end
$var wire 1 <. \FD|BancoReg|Mux47~0_combout\ $end
$var wire 1 =. \FD|BancoReg|ram[5][17]~q\ $end
$var wire 1 >. \FD|BancoReg|Mux46~0_combout\ $end
$var wire 1 ?. \FD|BancoReg|ram[5][18]~q\ $end
$var wire 1 @. \FD|BancoReg|Mux45~0_combout\ $end
$var wire 1 A. \FD|BancoReg|ram[5][19]~q\ $end
$var wire 1 B. \FD|BancoReg|Mux44~0_combout\ $end
$var wire 1 C. \FD|BancoReg|ram[5][20]~q\ $end
$var wire 1 D. \FD|BancoReg|Mux43~0_combout\ $end
$var wire 1 E. \FD|BancoReg|ram[5][21]~q\ $end
$var wire 1 F. \FD|BancoReg|Mux42~0_combout\ $end
$var wire 1 G. \FD|BancoReg|ram[5][22]~q\ $end
$var wire 1 H. \FD|BancoReg|Mux41~0_combout\ $end
$var wire 1 I. \FD|BancoReg|ram[5][23]~q\ $end
$var wire 1 J. \FD|BancoReg|Mux40~0_combout\ $end
$var wire 1 K. \FD|BancoReg|ram[5][24]~feeder_combout\ $end
$var wire 1 L. \FD|BancoReg|ram[5][24]~q\ $end
$var wire 1 M. \FD|BancoReg|Mux39~0_combout\ $end
$var wire 1 N. \FD|BancoReg|ram[5][25]~q\ $end
$var wire 1 O. \FD|BancoReg|Mux38~0_combout\ $end
$var wire 1 P. \FD|BancoReg|ram[5][26]~q\ $end
$var wire 1 Q. \FD|BancoReg|Mux37~0_combout\ $end
$var wire 1 R. \FD|BancoReg|ram[5][27]~q\ $end
$var wire 1 S. \FD|BancoReg|Mux36~0_combout\ $end
$var wire 1 T. \FD|BancoReg|ram[5][28]~q\ $end
$var wire 1 U. \FD|BancoReg|Mux35~0_combout\ $end
$var wire 1 V. \FD|BancoReg|ram[5][29]~feeder_combout\ $end
$var wire 1 W. \FD|BancoReg|ram[5][29]~q\ $end
$var wire 1 X. \FD|BancoReg|Mux34~0_combout\ $end
$var wire 1 Y. \FD|BancoReg|ram[5][30]~q\ $end
$var wire 1 Z. \FD|BancoReg|Mux33~0_combout\ $end
$var wire 1 [. \FD|BancoReg|ram[5][31]~q\ $end
$var wire 1 \. \FD|BancoReg|Mux32~0_combout\ $end
$var wire 1 ]. \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 ^. \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 _. \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 `. \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 a. \display4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 b. \display4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 c. \display4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 d. \display4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 e. \display4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 f. \display4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 g. \display4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 h. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a28\ $end
$var wire 1 i. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a27\ $end
$var wire 1 j. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a26\ $end
$var wire 1 k. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a25\ $end
$var wire 1 l. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a24\ $end
$var wire 1 m. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a23\ $end
$var wire 1 n. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a22\ $end
$var wire 1 o. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a21\ $end
$var wire 1 p. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a20\ $end
$var wire 1 q. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a19\ $end
$var wire 1 r. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a18\ $end
$var wire 1 s. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a17\ $end
$var wire 1 t. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a16\ $end
$var wire 1 u. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 v. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 w. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 x. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 y. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 z. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 {. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 |. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 }. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 ~. \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 !/ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 "/ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 #/ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 $/ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 %/ \FD|BancoReg|ram_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 &/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 '/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 (/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 )/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 */ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 +/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 ,/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 -/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 ./ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 // \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 0/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 1/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 2/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a16\ $end
$var wire 1 3/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a17\ $end
$var wire 1 4/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a18\ $end
$var wire 1 5/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a19\ $end
$var wire 1 6/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a20\ $end
$var wire 1 7/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a21\ $end
$var wire 1 8/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a22\ $end
$var wire 1 9/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a23\ $end
$var wire 1 :/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a24\ $end
$var wire 1 ;/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a25\ $end
$var wire 1 </ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a26\ $end
$var wire 1 =/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a27\ $end
$var wire 1 >/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a28\ $end
$var wire 1 ?/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a29\ $end
$var wire 1 @/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a30\ $end
$var wire 1 A/ \FD|MemDados|ram_rtl_0|auto_generated|ram_block1a31\ $end
$var wire 1 B/ \FD|PC|DOUT\ [31] $end
$var wire 1 C/ \FD|PC|DOUT\ [30] $end
$var wire 1 D/ \FD|PC|DOUT\ [29] $end
$var wire 1 E/ \FD|PC|DOUT\ [28] $end
$var wire 1 F/ \FD|PC|DOUT\ [27] $end
$var wire 1 G/ \FD|PC|DOUT\ [26] $end
$var wire 1 H/ \FD|PC|DOUT\ [25] $end
$var wire 1 I/ \FD|PC|DOUT\ [24] $end
$var wire 1 J/ \FD|PC|DOUT\ [23] $end
$var wire 1 K/ \FD|PC|DOUT\ [22] $end
$var wire 1 L/ \FD|PC|DOUT\ [21] $end
$var wire 1 M/ \FD|PC|DOUT\ [20] $end
$var wire 1 N/ \FD|PC|DOUT\ [19] $end
$var wire 1 O/ \FD|PC|DOUT\ [18] $end
$var wire 1 P/ \FD|PC|DOUT\ [17] $end
$var wire 1 Q/ \FD|PC|DOUT\ [16] $end
$var wire 1 R/ \FD|PC|DOUT\ [15] $end
$var wire 1 S/ \FD|PC|DOUT\ [14] $end
$var wire 1 T/ \FD|PC|DOUT\ [13] $end
$var wire 1 U/ \FD|PC|DOUT\ [12] $end
$var wire 1 V/ \FD|PC|DOUT\ [11] $end
$var wire 1 W/ \FD|PC|DOUT\ [10] $end
$var wire 1 X/ \FD|PC|DOUT\ [9] $end
$var wire 1 Y/ \FD|PC|DOUT\ [8] $end
$var wire 1 Z/ \FD|PC|DOUT\ [7] $end
$var wire 1 [/ \FD|PC|DOUT\ [6] $end
$var wire 1 \/ \FD|PC|DOUT\ [5] $end
$var wire 1 ]/ \FD|PC|DOUT\ [4] $end
$var wire 1 ^/ \FD|PC|DOUT\ [3] $end
$var wire 1 _/ \FD|PC|DOUT\ [2] $end
$var wire 1 `/ \FD|PC|DOUT\ [1] $end
$var wire 1 a/ \FD|PC|DOUT\ [0] $end
$var wire 1 b/ regTemp [30] $end
$var wire 1 c/ regTemp [29] $end
$var wire 1 d/ regTemp [28] $end
$var wire 1 e/ regTemp [27] $end
$var wire 1 f/ regTemp [26] $end
$var wire 1 g/ regTemp [25] $end
$var wire 1 h/ regTemp [24] $end
$var wire 1 i/ regTemp [23] $end
$var wire 1 j/ regTemp [22] $end
$var wire 1 k/ regTemp [21] $end
$var wire 1 l/ regTemp [20] $end
$var wire 1 m/ regTemp [19] $end
$var wire 1 n/ regTemp [18] $end
$var wire 1 o/ regTemp [17] $end
$var wire 1 p/ regTemp [16] $end
$var wire 1 q/ regTemp [15] $end
$var wire 1 r/ regTemp [14] $end
$var wire 1 s/ regTemp [13] $end
$var wire 1 t/ regTemp [12] $end
$var wire 1 u/ regTemp [11] $end
$var wire 1 v/ regTemp [10] $end
$var wire 1 w/ regTemp [9] $end
$var wire 1 x/ regTemp [8] $end
$var wire 1 y/ regTemp [7] $end
$var wire 1 z/ regTemp [6] $end
$var wire 1 {/ regTemp [5] $end
$var wire 1 |/ regTemp [4] $end
$var wire 1 }/ regTemp [3] $end
$var wire 1 ~/ regTemp [2] $end
$var wire 1 !0 regTemp [1] $end
$var wire 1 "0 regTemp [0] $end
$var wire 1 #0 memTemp [30] $end
$var wire 1 $0 memTemp [29] $end
$var wire 1 %0 memTemp [28] $end
$var wire 1 &0 memTemp [27] $end
$var wire 1 '0 memTemp [26] $end
$var wire 1 (0 memTemp [25] $end
$var wire 1 )0 memTemp [24] $end
$var wire 1 *0 memTemp [23] $end
$var wire 1 +0 memTemp [22] $end
$var wire 1 ,0 memTemp [21] $end
$var wire 1 -0 memTemp [20] $end
$var wire 1 .0 memTemp [19] $end
$var wire 1 /0 memTemp [18] $end
$var wire 1 00 memTemp [17] $end
$var wire 1 10 memTemp [16] $end
$var wire 1 20 memTemp [15] $end
$var wire 1 30 memTemp [14] $end
$var wire 1 40 memTemp [13] $end
$var wire 1 50 memTemp [12] $end
$var wire 1 60 memTemp [11] $end
$var wire 1 70 memTemp [10] $end
$var wire 1 80 memTemp [9] $end
$var wire 1 90 memTemp [8] $end
$var wire 1 :0 memTemp [7] $end
$var wire 1 ;0 memTemp [6] $end
$var wire 1 <0 memTemp [5] $end
$var wire 1 =0 memTemp [4] $end
$var wire 1 >0 memTemp [3] $end
$var wire 1 ?0 memTemp [2] $end
$var wire 1 @0 memTemp [1] $end
$var wire 1 A0 memTemp [0] $end
$var wire 1 B0 \FD|MuxULAMem|C\ [31] $end
$var wire 1 C0 \FD|MuxULAMem|C\ [30] $end
$var wire 1 D0 \FD|MuxULAMem|C\ [29] $end
$var wire 1 E0 \FD|MuxULAMem|C\ [28] $end
$var wire 1 F0 \FD|MuxULAMem|C\ [27] $end
$var wire 1 G0 \FD|MuxULAMem|C\ [26] $end
$var wire 1 H0 \FD|MuxULAMem|C\ [25] $end
$var wire 1 I0 \FD|MuxULAMem|C\ [24] $end
$var wire 1 J0 \FD|MuxULAMem|C\ [23] $end
$var wire 1 K0 \FD|MuxULAMem|C\ [22] $end
$var wire 1 L0 \FD|MuxULAMem|C\ [21] $end
$var wire 1 M0 \FD|MuxULAMem|C\ [20] $end
$var wire 1 N0 \FD|MuxULAMem|C\ [19] $end
$var wire 1 O0 \FD|MuxULAMem|C\ [18] $end
$var wire 1 P0 \FD|MuxULAMem|C\ [17] $end
$var wire 1 Q0 \FD|MuxULAMem|C\ [16] $end
$var wire 1 R0 \FD|MuxULAMem|C\ [15] $end
$var wire 1 S0 \FD|MuxULAMem|C\ [14] $end
$var wire 1 T0 \FD|MuxULAMem|C\ [13] $end
$var wire 1 U0 \FD|MuxULAMem|C\ [12] $end
$var wire 1 V0 \FD|MuxULAMem|C\ [11] $end
$var wire 1 W0 \FD|MuxULAMem|C\ [10] $end
$var wire 1 X0 \FD|MuxULAMem|C\ [9] $end
$var wire 1 Y0 \FD|MuxULAMem|C\ [8] $end
$var wire 1 Z0 \FD|MuxULAMem|C\ [7] $end
$var wire 1 [0 \FD|MuxULAMem|C\ [6] $end
$var wire 1 \0 \FD|MuxULAMem|C\ [5] $end
$var wire 1 ]0 \FD|MuxULAMem|C\ [4] $end
$var wire 1 ^0 \FD|MuxULAMem|C\ [3] $end
$var wire 1 _0 \FD|MuxULAMem|C\ [2] $end
$var wire 1 `0 \FD|MuxULAMem|C\ [1] $end
$var wire 1 a0 \FD|MuxULAMem|C\ [0] $end
$var wire 1 b0 \ALT_INV_key[0]~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
08"
19"
x:"
1;"
1<"
1="
1>"
1?"
1@"
0A"
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
12'
03'
04'
05'
06'
07'
08'
19'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
1^(
0_(
0`(
0a(
1b(
0c(
0d(
0e(
0f(
1g(
0h(
0i(
0j(
1k(
0l(
0m(
0n(
1o(
0p(
0q(
0r(
1s(
0t(
0u(
0v(
1w(
0x(
1y(
0z(
0{(
1|(
0}(
0~(
0!)
1")
0#)
1$)
1%)
0&)
0')
0()
1))
0*)
0+)
0,)
1-)
0.)
0/)
00)
11)
02)
03)
04)
15)
06)
17)
08)
09)
1:)
0;)
0<)
0=)
1>)
0?)
0@)
0A)
1B)
0C)
0D)
1E)
1F)
0G)
0H)
1I)
0J)
0K)
1L)
0M)
0N)
1O)
0P)
0Q)
0R)
0S)
1T)
0U)
1V)
1W)
1X)
1Y)
1Z)
0[)
0\)
1])
1^)
1_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
1m)
1n)
0o)
1p)
0q)
1r)
1s)
0t)
1u)
0v)
0w)
1x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
1$*
1%*
0&*
0'*
1(*
0)*
1**
0+*
1,*
1-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
1=*
0>*
1?*
0@*
1A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
1Q*
0R*
1S*
0T*
1U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
1e*
0f*
1g*
0h*
1i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
1w*
0x*
1y*
0z*
1{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
1++
0,+
1-+
0.+
1/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
1=+
0>+
1?+
0@+
1A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
1R+
0S+
1T+
0U+
1V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
1d+
0e+
1f+
0g+
1h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
1v+
0w+
1x+
0y+
1z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
1*,
0+,
1,,
0-,
1.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
1<,
0=,
1>,
0?,
1@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
1N,
0O,
1P,
0Q,
1R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
1a,
0b,
1c,
0d,
1e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
1u,
0v,
0w,
0x,
1y,
1z,
0{,
0|,
0},
1~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
1/-
00-
01-
12-
13-
04-
05-
06-
17-
08-
09-
0:-
0;-
1<-
0=-
0>-
0?-
1@-
0A-
0B-
0C-
1D-
0E-
0F-
0G-
1H-
0I-
1J-
0K-
0L-
1M-
0N-
0O-
0P-
1Q-
0R-
1S-
0T-
0U-
0V-
0W-
1X-
0Y-
0Z-
0[-
1\-
0]-
1^-
0_-
0`-
1a-
0b-
0c-
0d-
1e-
0f-
0g-
0h-
1i-
0j-
0k-
0l-
1m-
0n-
0o-
0p-
1q-
0r-
0s-
0t-
1u-
0v-
1w-
1x-
1y-
1z-
0{-
1|-
0}-
1~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
1g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
1b0
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
xB/
xC/
xD/
xE/
xF/
xG/
xH/
xI/
xJ/
xK/
xL/
xM/
xN/
xO/
xP/
xQ/
xR/
xS/
xT/
xU/
xV/
xW/
xX/
xY/
xZ/
x[/
x\/
x]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
x^0
x_0
x`0
xa0
1@&
1A&
1B&
0C&
1D&
1E&
1F&
0G&
1<&
1=&
1>&
0?&
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
1{$
0|$
1}$
0~$
1!%
0"%
0#%
0$%
1%%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
1k%
0l%
1m%
0n%
1o%
0p%
1q%
0r%
0s%
0t%
1u%
$end
#20000
10
1B"
1\(
1C&
1](
1"0
0^(
1_(
1},
1)-
1,-
1--
1.-
1`(
0I)
1z'
0%%
1a(
17$
1:'
1$%
1u!
1U#
11'
10'
1/'
1,'
17"
1)#
1*#
1+#
1.#
1(
1%
1$
1#
#40000
00
0B"
0\(
0C&
0](
#70000
10
1B"
1\(
1C&
1](
1!0
0"0
1^(
0_(
0},
0`(
0b(
1&)
1|,
1&-
1c(
0a(
0)-
1+-
0,-
0--
0/-
1`(
1b(
1I)
0z'
1{'
1%%
0$%
1#%
0c(
1a(
07$
16$
1;'
0:'
1$%
0#%
0u!
1t!
1T#
0U#
02'
00'
0/'
1.'
0,'
07"
16"
0(#
0*#
0+#
1,#
0.#
0(
1&
0%
0$
0"
#80000
00
1!
13
1E"
0B"
1A"
1H&
0\(
1J)
0C&
1G&
1K)
0](
0b0
#100000
10
1B"
1\(
1C&
1](
1"0
0^(
1_(
0&)
1},
0+-
1--
0`(
0b(
0I)
1z'
0%%
1c(
0a(
17$
1:'
0$%
1#%
1u!
1U#
10'
0.'
17"
1*#
0,#
0&
1$
#130000
00
0B"
0\(
0C&
0](
#140000
03
0E"
0J)
0G&
0K)
1b0
1a/
1{,
1!-
1!.
1".
0~-
02-
0L)
1M)
0V)
0W)
0Z)
1j)
0,*
0z,
0m%
0k%
1j%
0!%
0}$
0X)
1v)
0x)
0$*
1C+
1v,
0".
1N)
0j%
0y,
0%*
0n)
0~,
0Y)
0{$
0^)
0s)
0u)
0u,
0q%
0o%
0v,
0v)
1D+
1~,
1y,
#160000
10
0!
1B"
0A"
0H&
1\(
1C&
1](
0!0
1~/
0"0
1^(
0_(
0},
0c(
1d(
1"-
1`(
1b(
0&-
0#%
1c(
0d(
1a(
1#-
1e(
0--
0.-
1/-
0`(
1I)
0z'
1|'
0{'
1%%
1$%
1#%
0a(
1f(
1)-
1,-
1--
0/-
0e(
07$
15$
06$
0;'
0:'
0$%
1"%
0u!
0t!
1s!
0f(
0T#
0U#
12'
01'
00'
1<'
0"%
07"
06"
1(#
0)#
0*#
1S#
02'
10'
1/'
1,'
0$
0#
1"
15"
0(#
1*#
1+#
1.#
1(
1%
1$
0"
#210000
00
0B"
0\(
0C&
0](
#240000
1!
1A"
1H&
#250000
10
1B"
1\(
1C&
1](
1"0
0^(
1_(
1x,
1},
0"-
0#-
0)-
1*-
0,-
0},
1`(
0I)
1z'
0%%
1a(
0*-
0--
1/-
17$
1:'
1$%
1u!
1U#
0:'
0/'
1-'
0,'
0<'
17"
0U#
0+#
1-#
0.#
0S#
12'
00'
0-'
07"
05"
0(
1'
0%
1(#
0*#
0-#
0'
0$
1"
#250500
1I%
1(-
0/-
1='
1R#
02'
14"
0(#
0"
#300000
00
0B"
0\(
0C&
0](
#320000
0!
0A"
0H&
#400000
1!
1A"
1H&
#480000
0!
0A"
0H&
#560000
1!
1A"
1H&
#640000
0!
0A"
0H&
#720000
1!
1A"
1H&
#800000
0!
0A"
0H&
#880000
1!
1A"
1H&
#960000
0!
0A"
0H&
#1000000
