set a(0-1418) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-1417 XREFS 102279 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1424 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1419) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-1417 XREFS 102280 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1424 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1420) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-1417 XREFS 102281 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1424 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1421) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-1417 XREFS 102282 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1424 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1422) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1417 XREFS 102283 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1424 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1423) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1417 XREFS 102284 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1424 {}}} SUCCS {{259 0 0-1424 {}}} CYCLES {}}
set a(0-1425) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102285 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1757 {}}} CYCLES {}}
set a(0-1426) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102286 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-1738 {}}} CYCLES {}}
set a(0-1427) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102287 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1762 {}}} CYCLES {}}
set a(0-1428) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102288 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-1711 {}}} CYCLES {}}
set a(0-1429) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1424 XREFS 102289 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-1686 {}}} CYCLES {}}
set a(0-1430) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1424 XREFS 102290 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1684 {}}} CYCLES {}}
set a(0-1431) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-1424 XREFS 102291 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-1651 {}}} CYCLES {}}
set a(0-1432) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-1424 XREFS 102292 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1649 {}}} CYCLES {}}
set a(0-1433) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-1424 XREFS 102293 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1616 {}}} CYCLES {}}
set a(0-1434) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102294 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1613 {}}} CYCLES {}}
set a(0-1435) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102295 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-1598 {}}} CYCLES {}}
set a(0-1436) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-1424 XREFS 102296 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1582 {}}} CYCLES {}}
set a(0-1437) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102297 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1579 {}}} CYCLES {}}
set a(0-1438) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102298 LOC {0 0.9999999250000037 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {} SUCCS {{258 0 0-1570 {}}} CYCLES {}}
set a(0-1439) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1424 XREFS 102299 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-1541 {}}} CYCLES {}}
set a(0-1440) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102300 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-1441 {}}} CYCLES {}}
set a(0-1441) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1424 XREFS 102301 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1440 {}}} SUCCS {{259 0 0-1442 {}}} CYCLES {}}
set a(0-1442) {NAME if:conc#3 TYPE CONCATENATE PAR 0-1424 XREFS 102302 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1441 {}}} SUCCS {{258 0 0-1453 {}}} CYCLES {}}
set a(0-1443) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102303 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1444 {}}} CYCLES {}}
set a(0-1444) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1424 XREFS 102304 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1443 {}}} SUCCS {{259 0 0-1445 {}}} CYCLES {}}
set a(0-1445) {NAME if:conc#4 TYPE CONCATENATE PAR 0-1424 XREFS 102305 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1444 {}}} SUCCS {{258 0 0-1451 {}}} CYCLES {}}
set a(0-1446) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102306 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1447 {}}} CYCLES {}}
set a(0-1447) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1424 XREFS 102307 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1446 {}}} SUCCS {{258 0 0-1450 {}}} CYCLES {}}
set a(0-1448) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102308 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1449 {}}} CYCLES {}}
set a(0-1449) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1424 XREFS 102309 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1448 {}}} SUCCS {{259 0 0-1450 {}}} CYCLES {}}
set a(0-1450) {NAME if:conc#5 TYPE CONCATENATE PAR 0-1424 XREFS 102310 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-1447 {}} {259 0 0-1449 {}}} SUCCS {{259 0 0-1451 {}}} CYCLES {}}
set a(0-1451) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1424 XREFS 102311 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-1445 {}} {259 0 0-1450 {}}} SUCCS {{259 0 0-1452 {}}} CYCLES {}}
set a(0-1452) {NAME if:slc TYPE READSLICE PAR 0-1424 XREFS 102312 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1451 {}}} SUCCS {{259 0 0-1453 {}}} CYCLES {}}
set a(0-1453) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1424 XREFS 102313 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1442 {}} {259 0 0-1452 {}}} SUCCS {{258 0 0-1468 {}}} CYCLES {}}
set a(0-1454) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102314 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1455 {}}} CYCLES {}}
set a(0-1455) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1424 XREFS 102315 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1454 {}}} SUCCS {{259 0 0-1456 {}}} CYCLES {}}
set a(0-1456) {NAME if:not#1 TYPE NOT PAR 0-1424 XREFS 102316 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1455 {}}} SUCCS {{259 0 0-1457 {}}} CYCLES {}}
set a(0-1457) {NAME if:conc#6 TYPE CONCATENATE PAR 0-1424 XREFS 102317 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1456 {}}} SUCCS {{259 0 0-1458 {}}} CYCLES {}}
set a(0-1458) {NAME if:conc TYPE CONCATENATE PAR 0-1424 XREFS 102318 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1457 {}}} SUCCS {{258 0 0-1466 {}}} CYCLES {}}
set a(0-1459) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102319 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1460 {}}} CYCLES {}}
set a(0-1460) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1424 XREFS 102320 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1459 {}}} SUCCS {{259 0 0-1461 {}}} CYCLES {}}
set a(0-1461) {NAME if:not#2 TYPE NOT PAR 0-1424 XREFS 102321 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1460 {}}} SUCCS {{259 0 0-1462 {}}} CYCLES {}}
set a(0-1462) {NAME if:conc#1 TYPE CONCATENATE PAR 0-1424 XREFS 102322 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1461 {}}} SUCCS {{258 0 0-1465 {}}} CYCLES {}}
set a(0-1463) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102323 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1464 {}}} CYCLES {}}
set a(0-1464) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1424 XREFS 102324 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1463 {}}} SUCCS {{259 0 0-1465 {}}} CYCLES {}}
set a(0-1465) {NAME if:conc#7 TYPE CONCATENATE PAR 0-1424 XREFS 102325 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-1462 {}} {259 0 0-1464 {}}} SUCCS {{259 0 0-1466 {}}} CYCLES {}}
set a(0-1466) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1424 XREFS 102326 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1458 {}} {259 0 0-1465 {}}} SUCCS {{259 0 0-1467 {}}} CYCLES {}}
set a(0-1467) {NAME if:slc#1 TYPE READSLICE PAR 0-1424 XREFS 102327 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-1466 {}}} SUCCS {{259 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1424 XREFS 102328 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-1453 {}} {259 0 0-1467 {}}} SUCCS {{259 0 0-1469 {}} {258 0 0-1473 {}} {258 0 0-1474 {}} {258 0 0-1478 {}}} CYCLES {}}
set a(0-1469) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-1424 XREFS 102329 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1468 {}}} SUCCS {{259 0 0-1470 {}}} CYCLES {}}
set a(0-1470) {NAME if:not#3 TYPE NOT PAR 0-1424 XREFS 102330 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1469 {}}} SUCCS {{259 0 0-1471 {}}} CYCLES {}}
set a(0-1471) {NAME if:conc#2 TYPE CONCATENATE PAR 0-1424 XREFS 102331 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1470 {}}} SUCCS {{259 0 0-1472 {}}} CYCLES {}}
set a(0-1472) {NAME if:conc#9 TYPE CONCATENATE PAR 0-1424 XREFS 102332 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1471 {}}} SUCCS {{258 0 0-1476 {}}} CYCLES {}}
set a(0-1473) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-1424 XREFS 102333 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1468 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1474) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-1424 XREFS 102334 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1468 {}}} SUCCS {{259 0 0-1475 {}}} CYCLES {}}
set a(0-1475) {NAME if:conc#10 TYPE CONCATENATE PAR 0-1424 XREFS 102335 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1473 {}} {259 0 0-1474 {}}} SUCCS {{259 0 0-1476 {}}} CYCLES {}}
set a(0-1476) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1424 XREFS 102336 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-1472 {}} {259 0 0-1475 {}}} SUCCS {{259 0 0-1477 {}}} CYCLES {}}
set a(0-1477) {NAME if:slc#2 TYPE READSLICE PAR 0-1424 XREFS 102337 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1476 {}}} SUCCS {{258 0 0-1480 {}}} CYCLES {}}
set a(0-1478) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-1424 XREFS 102338 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-1468 {}}} SUCCS {{259 0 0-1479 {}}} CYCLES {}}
set a(0-1479) {NAME if:conc#8 TYPE CONCATENATE PAR 0-1424 XREFS 102339 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1478 {}}} SUCCS {{259 0 0-1480 {}}} CYCLES {}}
set a(0-1480) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1424 XREFS 102340 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-1477 {}} {259 0 0-1479 {}}} SUCCS {{259 0 0-1481 {}} {258 0 0-1484 {}}} CYCLES {}}
set a(0-1481) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1424 XREFS 102341 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1480 {}}} SUCCS {{259 0 0-1482 {}}} CYCLES {}}
set a(0-1482) {NAME if:not TYPE NOT PAR 0-1424 XREFS 102342 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1481 {}}} SUCCS {{259 0 0-1483 {}}} CYCLES {}}
set a(0-1483) {NAME if:xor TYPE XOR PAR 0-1424 XREFS 102343 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1482 {}}} SUCCS {{259 0 0-1484 {}}} CYCLES {}}
set a(0-1484) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1424 XREFS 102344 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-1480 {}} {259 0 0-1483 {}}} SUCCS {{259 0 0-1485 {}} {258 0 0-1486 {}} {258 0 0-1487 {}} {258 0 0-1488 {}}} CYCLES {}}
set a(0-1485) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-1424 XREFS 102345 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-1484 {}}} SUCCS {{258 0 0-1489 {}}} CYCLES {}}
set a(0-1486) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-1424 XREFS 102346 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1484 {}}} SUCCS {{258 0 0-1489 {}}} CYCLES {}}
set a(0-1487) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-1424 XREFS 102347 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1484 {}}} SUCCS {{258 0 0-1489 {}}} CYCLES {}}
set a(0-1488) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-1424 XREFS 102348 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1484 {}}} SUCCS {{259 0 0-1489 {}}} CYCLES {}}
set a(0-1489) {NAME or TYPE OR PAR 0-1424 XREFS 102349 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1487 {}} {258 0 0-1486 {}} {258 0 0-1485 {}} {259 0 0-1488 {}}} SUCCS {{258 0 0-1491 {}} {258 0 0-1494 {}}} CYCLES {}}
set a(0-1490) {NAME asn#195 TYPE ASSIGN PAR 0-1424 XREFS 102350 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1767 {}}} SUCCS {{258 0 0-1492 {}} {256 0 0-1767 {}}} CYCLES {}}
set a(0-1491) {NAME exs TYPE SIGNEXTEND PAR 0-1424 XREFS 102351 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1489 {}}} SUCCS {{259 0 0-1492 {}}} CYCLES {}}
set a(0-1492) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1424 XREFS 102352 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1490 {}} {259 0 0-1491 {}}} SUCCS {{258 0 0-1581 {}} {258 0 0-1582 {}}} CYCLES {}}
set a(0-1493) {NAME asn#196 TYPE ASSIGN PAR 0-1424 XREFS 102353 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1768 {}}} SUCCS {{258 0 0-1495 {}} {256 0 0-1768 {}}} CYCLES {}}
set a(0-1494) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1424 XREFS 102354 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1489 {}}} SUCCS {{259 0 0-1495 {}}} CYCLES {}}
set a(0-1495) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1424 XREFS 102355 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1493 {}} {259 0 0-1494 {}}} SUCCS {{258 0 0-1615 {}} {258 0 0-1616 {}}} CYCLES {}}
set a(0-1496) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102356 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1497 {}}} CYCLES {}}
set a(0-1497) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-1424 XREFS 102357 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1496 {}}} SUCCS {{259 0 0-1498 {}}} CYCLES {}}
set a(0-1498) {NAME asel TYPE SELECT PAR 0-1424 XREFS 102358 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1497 {}}} SUCCS {{146 0 0-1499 {}} {146 0 0-1500 {}} {146 0 0-1501 {}} {146 0 0-1502 {}} {146 0 0-1503 {}} {146 0 0-1504 {}} {146 0 0-1505 {}} {146 0 0-1506 {}} {146 0 0-1507 {}} {146 0 0-1508 {}} {146 0 0-1509 {}} {146 0 0-1510 {}} {146 0 0-1511 {}} {146 0 0-1512 {}} {146 0 0-1513 {}} {146 0 0-1514 {}} {146 0 0-1515 {}} {146 0 0-1516 {}} {146 0 0-1517 {}} {146 0 0-1518 {}} {146 0 0-1519 {}}} CYCLES {}}
set a(0-1499) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102359 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1500 {}}} CYCLES {}}
set a(0-1500) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1424 XREFS 102360 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1499 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1501) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102361 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1502 {}}} CYCLES {}}
set a(0-1502) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1424 XREFS 102362 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1501 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1503) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102363 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1504 {}}} CYCLES {}}
set a(0-1504) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1424 XREFS 102364 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1503 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1505) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102365 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1506 {}}} CYCLES {}}
set a(0-1506) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1424 XREFS 102366 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1505 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1507) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102367 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1508 {}}} CYCLES {}}
set a(0-1508) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1424 XREFS 102368 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1507 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1509) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102369 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1510 {}}} CYCLES {}}
set a(0-1510) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1424 XREFS 102370 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1509 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1511) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102371 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1424 XREFS 102372 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1511 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1513) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102373 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1424 XREFS 102374 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1513 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1515) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102375 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1516 {}}} CYCLES {}}
set a(0-1516) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1424 XREFS 102376 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1515 {}}} SUCCS {{258 0 0-1519 {}}} CYCLES {}}
set a(0-1517) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102377 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1424 XREFS 102378 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {259 0 0-1517 {}}} SUCCS {{259 0 0-1519 {}}} CYCLES {}}
set a(0-1519) {NAME aif:nor TYPE NOR PAR 0-1424 XREFS 102379 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1498 {}} {258 0 0-1516 {}} {258 0 0-1514 {}} {258 0 0-1512 {}} {258 0 0-1510 {}} {258 0 0-1508 {}} {258 0 0-1506 {}} {258 0 0-1504 {}} {258 0 0-1502 {}} {258 0 0-1500 {}} {259 0 0-1518 {}}} SUCCS {{258 0 0-1541 {}}} CYCLES {}}
set a(0-1520) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102380 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1521 {}}} CYCLES {}}
set a(0-1521) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1424 XREFS 102381 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1520 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1522) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102382 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-1424 XREFS 102383 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1522 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1524) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102384 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-1424 XREFS 102385 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1524 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1526) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102386 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1527 {}}} CYCLES {}}
set a(0-1527) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-1424 XREFS 102387 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1526 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1528) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102388 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-1424 XREFS 102389 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1528 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1530) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102390 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-1424 XREFS 102391 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1530 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1532) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102392 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1533 {}}} CYCLES {}}
set a(0-1533) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-1424 XREFS 102393 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1532 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1534) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102394 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1535 {}}} CYCLES {}}
set a(0-1535) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-1424 XREFS 102395 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1534 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1536) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102396 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-1424 XREFS 102397 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1536 {}}} SUCCS {{258 0 0-1540 {}}} CYCLES {}}
set a(0-1538) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102398 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1539 {}}} CYCLES {}}
set a(0-1539) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-1424 XREFS 102399 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1538 {}}} SUCCS {{259 0 0-1540 {}}} CYCLES {}}
set a(0-1540) {NAME if#1:nor TYPE NOR PAR 0-1424 XREFS 102400 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1537 {}} {258 0 0-1535 {}} {258 0 0-1533 {}} {258 0 0-1531 {}} {258 0 0-1529 {}} {258 0 0-1527 {}} {258 0 0-1525 {}} {258 0 0-1523 {}} {258 0 0-1521 {}} {259 0 0-1539 {}}} SUCCS {{259 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {NAME if#1:and TYPE AND PAR 0-1424 XREFS 102401 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1519 {}} {258 0 0-1439 {}} {259 0 0-1540 {}}} SUCCS {{258 0 0-1543 {}} {258 0 0-1547 {}} {258 0 0-1551 {}} {258 0 0-1555 {}}} CYCLES {}}
set a(0-1542) {NAME asn#197 TYPE ASSIGN PAR 0-1424 XREFS 102402 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1769 {}}} SUCCS {{258 0 0-1545 {}} {256 0 0-1769 {}}} CYCLES {}}
set a(0-1543) {NAME not#23 TYPE NOT PAR 0-1424 XREFS 102403 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1541 {}}} SUCCS {{259 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1424 XREFS 102404 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1543 {}}} SUCCS {{259 0 0-1545 {}}} CYCLES {}}
set a(0-1545) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1424 XREFS 102405 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1542 {}} {259 0 0-1544 {}}} SUCCS {{258 0 0-1632 {}} {258 0 0-1633 {}} {258 0 0-1634 {}} {258 0 0-1635 {}} {258 0 0-1636 {}} {258 0 0-1637 {}} {258 0 0-1638 {}} {258 0 0-1639 {}} {258 0 0-1640 {}} {258 0 0-1641 {}} {258 0 0-1649 {}}} CYCLES {}}
set a(0-1546) {NAME asn#198 TYPE ASSIGN PAR 0-1424 XREFS 102406 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1770 {}}} SUCCS {{258 0 0-1549 {}} {256 0 0-1770 {}}} CYCLES {}}
set a(0-1547) {NAME not#24 TYPE NOT PAR 0-1424 XREFS 102407 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1541 {}}} SUCCS {{259 0 0-1548 {}}} CYCLES {}}
set a(0-1548) {NAME exs#8 TYPE SIGNEXTEND PAR 0-1424 XREFS 102408 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1547 {}}} SUCCS {{259 0 0-1549 {}}} CYCLES {}}
set a(0-1549) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1424 XREFS 102409 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1546 {}} {259 0 0-1548 {}}} SUCCS {{258 0 0-1622 {}} {258 0 0-1623 {}} {258 0 0-1624 {}} {258 0 0-1625 {}} {258 0 0-1626 {}} {258 0 0-1627 {}} {258 0 0-1628 {}} {258 0 0-1629 {}} {258 0 0-1630 {}} {258 0 0-1631 {}} {258 0 0-1651 {}}} CYCLES {}}
set a(0-1550) {NAME asn#199 TYPE ASSIGN PAR 0-1424 XREFS 102410 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1771 {}}} SUCCS {{258 0 0-1553 {}} {256 0 0-1771 {}}} CYCLES {}}
set a(0-1551) {NAME not#25 TYPE NOT PAR 0-1424 XREFS 102411 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1541 {}}} SUCCS {{259 0 0-1552 {}}} CYCLES {}}
set a(0-1552) {NAME exs#9 TYPE SIGNEXTEND PAR 0-1424 XREFS 102412 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1551 {}}} SUCCS {{259 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1424 XREFS 102413 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1550 {}} {259 0 0-1552 {}}} SUCCS {{258 0 0-1667 {}} {258 0 0-1668 {}} {258 0 0-1669 {}} {258 0 0-1670 {}} {258 0 0-1671 {}} {258 0 0-1672 {}} {258 0 0-1673 {}} {258 0 0-1674 {}} {258 0 0-1675 {}} {258 0 0-1676 {}} {258 0 0-1684 {}}} CYCLES {}}
set a(0-1554) {NAME asn#200 TYPE ASSIGN PAR 0-1424 XREFS 102414 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1772 {}}} SUCCS {{258 0 0-1557 {}} {256 0 0-1772 {}}} CYCLES {}}
set a(0-1555) {NAME not TYPE NOT PAR 0-1424 XREFS 102415 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1541 {}}} SUCCS {{259 0 0-1556 {}}} CYCLES {}}
set a(0-1556) {NAME exs#10 TYPE SIGNEXTEND PAR 0-1424 XREFS 102416 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1555 {}}} SUCCS {{259 0 0-1557 {}}} CYCLES {}}
set a(0-1557) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1424 XREFS 102417 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1554 {}} {259 0 0-1556 {}}} SUCCS {{258 0 0-1657 {}} {258 0 0-1658 {}} {258 0 0-1659 {}} {258 0 0-1660 {}} {258 0 0-1661 {}} {258 0 0-1662 {}} {258 0 0-1663 {}} {258 0 0-1664 {}} {258 0 0-1665 {}} {258 0 0-1666 {}} {258 0 0-1686 {}}} CYCLES {}}
set a(0-1558) {NAME asn#201 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102418 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {} SUCCS {{259 0 0-1559 {}}} CYCLES {}}
set a(0-1559) {NAME slc(vin)#3 TYPE READSLICE PAR 0-1424 XREFS 102419 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {{259 0 0-1558 {}}} SUCCS {{259 0 0-1560 {}}} CYCLES {}}
set a(0-1560) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#2:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1424 XREFS 102420 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.5398678835434574 1 0.7967652206985905} PREDS {{259 0 0-1559 {}}} SUCCS {{259 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {NAME slc TYPE READSLICE PAR 0-1424 XREFS 102421 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-1560 {}}} SUCCS {{259 0 0-1562 {}} {258 0 0-1569 {}}} CYCLES {}}
set a(0-1562) {NAME asel#1 TYPE SELECT PAR 0-1424 XREFS 102422 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-1561 {}}} SUCCS {{146 0 0-1563 {}} {146 0 0-1564 {}} {146 0 0-1565 {}} {146 0 0-1566 {}} {146 0 0-1567 {}} {146 0 0-1568 {}}} CYCLES {}}
set a(0-1563) {NAME asn#202 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102423 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-1562 {}}} SUCCS {{259 0 0-1564 {}}} CYCLES {}}
set a(0-1564) {NAME slc(vin)#4 TYPE READSLICE PAR 0-1424 XREFS 102424 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-1562 {}} {259 0 0-1563 {}}} SUCCS {{259 0 0-1565 {}}} CYCLES {}}
set a(0-1565) {NAME aif#1:not#1 TYPE NOT PAR 0-1424 XREFS 102425 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-1562 {}} {259 0 0-1564 {}}} SUCCS {{259 0 0-1566 {}}} CYCLES {}}
set a(0-1566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-1424 XREFS 102426 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7431024341798451 1 0.9999997713349782} PREDS {{146 0 0-1562 {}} {259 0 0-1565 {}}} SUCCS {{259 0 0-1567 {}}} CYCLES {}}
set a(0-1567) {NAME aif#1:slc TYPE READSLICE PAR 0-1424 XREFS 102427 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-1562 {}} {259 0 0-1566 {}}} SUCCS {{259 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {NAME if#2:not TYPE NOT PAR 0-1424 XREFS 102428 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-1562 {}} {259 0 0-1567 {}}} SUCCS {{258 0 0-1570 {}}} CYCLES {}}
set a(0-1569) {NAME if#2:not#3 TYPE NOT PAR 0-1424 XREFS 102429 LOC {1 0.16004121699793916 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{258 0 0-1561 {}}} SUCCS {{259 0 0-1570 {}}} CYCLES {}}
set a(0-1570) {NAME if#2:and TYPE AND PAR 0-1424 XREFS 102430 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{258 0 0-1568 {}} {258 0 0-1438 {}} {259 0 0-1569 {}}} SUCCS {{259 0 0-1571 {}} {258 0 0-1579 {}}} CYCLES {}}
set a(0-1571) {NAME asel#3 TYPE SELECT PAR 0-1424 XREFS 102431 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{259 0 0-1570 {}}} SUCCS {{146 0 0-1572 {}} {146 0 0-1573 {}} {146 0 0-1574 {}} {146 0 0-1575 {}} {146 0 0-1576 {}} {146 0 0-1577 {}} {146 0 0-1578 {}}} CYCLES {}}
set a(0-1572) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102432 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-1571 {}}} SUCCS {{259 0 0-1573 {}}} CYCLES {}}
set a(0-1573) {NAME slc(vin)#5 TYPE READSLICE PAR 0-1424 XREFS 102433 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-1571 {}} {259 0 0-1572 {}}} SUCCS {{259 0 0-1574 {}}} CYCLES {}}
set a(0-1574) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-1424 XREFS 102434 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-1571 {}} {259 0 0-1573 {}}} SUCCS {{259 0 0-1575 {}}} CYCLES {}}
set a(0-1575) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-1424 XREFS 102435 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-1571 {}} {259 0 0-1574 {}}} SUCCS {{259 0 0-1576 {}}} CYCLES {}}
set a(0-1576) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102436 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 2 0.2858318386500577} PREDS {{146 0 0-1571 {}} {259 0 0-1575 {}}} SUCCS {{259 0 0-1577 {}}} CYCLES {}}
set a(0-1577) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-1424 XREFS 102437 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1571 {}} {259 0 0-1576 {}}} SUCCS {{259 0 0-1578 {}}} CYCLES {}}
set a(0-1578) {NAME if#2:not#1 TYPE NOT PAR 0-1424 XREFS 102438 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1571 {}} {259 0 0-1577 {}}} SUCCS {{259 0 0-1579 {}}} CYCLES {}}
set a(0-1579) {NAME if#2:and#1 TYPE AND PAR 0-1424 XREFS 102439 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1570 {}} {258 0 0-1437 {}} {259 0 0-1578 {}}} SUCCS {{259 0 0-1580 {}} {258 0 0-1582 {}}} CYCLES {}}
set a(0-1580) {NAME asel#7 TYPE SELECT PAR 0-1424 XREFS 102440 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1579 {}}} SUCCS {{146 0 0-1581 {}}} CYCLES {}}
set a(0-1581) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1424 XREFS 102441 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-1580 {}} {258 0 0-1492 {}}} SUCCS {{259 0 0-1582 {}}} CYCLES {}}
set a(0-1582) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1424 XREFS 102442 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-1579 {}} {258 0 0-1492 {}} {258 0 0-1436 {}} {259 0 0-1581 {}}} SUCCS {{258 0 0-1617 {}} {258 0 0-1767 {}}} CYCLES {}}
set a(0-1583) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102443 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-1584 {}}} CYCLES {}}
set a(0-1584) {NAME slc(vin) TYPE READSLICE PAR 0-1424 XREFS 102444 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1583 {}}} SUCCS {{259 0 0-1585 {}}} CYCLES {}}
set a(0-1585) {NAME aif#11:not#1 TYPE NOT PAR 0-1424 XREFS 102445 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1584 {}}} SUCCS {{259 0 0-1586 {}}} CYCLES {}}
set a(0-1586) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1424 XREFS 102446 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1585 {}}} SUCCS {{259 0 0-1587 {}}} CYCLES {}}
set a(0-1587) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102447 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-1586 {}}} SUCCS {{259 0 0-1588 {}}} CYCLES {}}
set a(0-1588) {NAME aif#11:slc TYPE READSLICE PAR 0-1424 XREFS 102448 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-1587 {}}} SUCCS {{259 0 0-1589 {}} {258 0 0-1597 {}}} CYCLES {}}
set a(0-1589) {NAME asel#13 TYPE SELECT PAR 0-1424 XREFS 102449 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-1588 {}}} SUCCS {{146 0 0-1590 {}} {146 0 0-1591 {}} {146 0 0-1592 {}} {146 0 0-1593 {}} {146 0 0-1594 {}} {146 0 0-1595 {}} {146 0 0-1596 {}}} CYCLES {}}
set a(0-1590) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102450 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1589 {}}} SUCCS {{259 0 0-1591 {}}} CYCLES {}}
set a(0-1591) {NAME slc(vin)#1 TYPE READSLICE PAR 0-1424 XREFS 102451 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1589 {}} {259 0 0-1590 {}}} SUCCS {{259 0 0-1592 {}}} CYCLES {}}
set a(0-1592) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1424 XREFS 102452 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1589 {}} {259 0 0-1591 {}}} SUCCS {{259 0 0-1593 {}}} CYCLES {}}
set a(0-1593) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1424 XREFS 102453 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1589 {}} {259 0 0-1592 {}}} SUCCS {{259 0 0-1594 {}}} CYCLES {}}
set a(0-1594) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102454 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-1589 {}} {259 0 0-1593 {}}} SUCCS {{259 0 0-1595 {}}} CYCLES {}}
set a(0-1595) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1424 XREFS 102455 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1589 {}} {259 0 0-1594 {}}} SUCCS {{259 0 0-1596 {}}} CYCLES {}}
set a(0-1596) {NAME if#3:not#1 TYPE NOT PAR 0-1424 XREFS 102456 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1589 {}} {259 0 0-1595 {}}} SUCCS {{258 0 0-1598 {}}} CYCLES {}}
set a(0-1597) {NAME if#3:not TYPE NOT PAR 0-1424 XREFS 102457 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1588 {}}} SUCCS {{259 0 0-1598 {}}} CYCLES {}}
set a(0-1598) {NAME if#3:and TYPE AND PAR 0-1424 XREFS 102458 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1596 {}} {258 0 0-1435 {}} {259 0 0-1597 {}}} SUCCS {{259 0 0-1599 {}} {258 0 0-1613 {}}} CYCLES {}}
set a(0-1599) {NAME asel#17 TYPE SELECT PAR 0-1424 XREFS 102459 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-1598 {}}} SUCCS {{146 0 0-1600 {}} {146 0 0-1601 {}} {146 0 0-1602 {}} {130 0 0-1603 {}} {130 0 0-1604 {}}} CYCLES {}}
set a(0-1600) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102460 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1599 {}}} SUCCS {{259 0 0-1601 {}}} CYCLES {}}
set a(0-1601) {NAME slc(vin)#6 TYPE READSLICE PAR 0-1424 XREFS 102461 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1599 {}} {259 0 0-1600 {}}} SUCCS {{259 0 0-1602 {}}} CYCLES {}}
set a(0-1602) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1424 XREFS 102462 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-1599 {}} {259 0 0-1601 {}}} SUCCS {{259 0 0-1603 {}}} CYCLES {}}
set a(0-1603) {NAME aif#17:slc TYPE READSLICE PAR 0-1424 XREFS 102463 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1599 {}} {259 0 0-1602 {}}} SUCCS {{259 0 0-1604 {}} {258 0 0-1612 {}}} CYCLES {}}
set a(0-1604) {NAME aif#17:asel TYPE SELECT PAR 0-1424 XREFS 102464 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1599 {}} {259 0 0-1603 {}}} SUCCS {{146 0 0-1605 {}} {146 0 0-1606 {}} {146 0 0-1607 {}} {146 0 0-1608 {}} {146 0 0-1609 {}} {146 0 0-1610 {}} {146 0 0-1611 {}}} CYCLES {}}
set a(0-1605) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102465 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1604 {}}} SUCCS {{259 0 0-1606 {}}} CYCLES {}}
set a(0-1606) {NAME slc(vin)#2 TYPE READSLICE PAR 0-1424 XREFS 102466 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1604 {}} {259 0 0-1605 {}}} SUCCS {{259 0 0-1607 {}}} CYCLES {}}
set a(0-1607) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-1424 XREFS 102467 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1604 {}} {259 0 0-1606 {}}} SUCCS {{259 0 0-1608 {}}} CYCLES {}}
set a(0-1608) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-1424 XREFS 102468 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1604 {}} {259 0 0-1607 {}}} SUCCS {{259 0 0-1609 {}}} CYCLES {}}
set a(0-1609) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102469 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-1604 {}} {259 0 0-1608 {}}} SUCCS {{259 0 0-1610 {}}} CYCLES {}}
set a(0-1610) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-1424 XREFS 102470 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1604 {}} {259 0 0-1609 {}}} SUCCS {{259 0 0-1611 {}}} CYCLES {}}
set a(0-1611) {NAME if#3:not#2 TYPE NOT PAR 0-1424 XREFS 102471 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1604 {}} {259 0 0-1610 {}}} SUCCS {{258 0 0-1613 {}}} CYCLES {}}
set a(0-1612) {NAME if#3:not#4 TYPE NOT PAR 0-1424 XREFS 102472 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1603 {}}} SUCCS {{259 0 0-1613 {}}} CYCLES {}}
set a(0-1613) {NAME if#3:and#2 TYPE AND PAR 0-1424 XREFS 102473 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1598 {}} {258 0 0-1611 {}} {258 0 0-1434 {}} {259 0 0-1612 {}}} SUCCS {{259 0 0-1614 {}} {258 0 0-1616 {}}} CYCLES {}}
set a(0-1614) {NAME sel#3 TYPE SELECT PAR 0-1424 XREFS 102474 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1613 {}}} SUCCS {{146 0 0-1615 {}}} CYCLES {}}
set a(0-1615) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1424 XREFS 102475 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-1614 {}} {258 0 0-1495 {}}} SUCCS {{259 0 0-1616 {}}} CYCLES {}}
set a(0-1616) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1424 XREFS 102476 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-1613 {}} {258 0 0-1495 {}} {258 0 0-1433 {}} {259 0 0-1615 {}}} SUCCS {{258 0 0-1652 {}} {258 0 0-1768 {}}} CYCLES {}}
set a(0-1617) {NAME not#2 TYPE NOT PAR 0-1424 XREFS 102477 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-1582 {}}} SUCCS {{259 0 0-1618 {}}} CYCLES {}}
set a(0-1618) {NAME conc TYPE CONCATENATE PAR 0-1424 XREFS 102478 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1617 {}}} SUCCS {{259 0 0-1619 {}}} CYCLES {}}
set a(0-1619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1424 XREFS 102479 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-1618 {}}} SUCCS {{259 0 0-1620 {}}} CYCLES {}}
set a(0-1620) {NAME slc#2 TYPE READSLICE PAR 0-1424 XREFS 102480 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1619 {}}} SUCCS {{259 0 0-1621 {}} {258 0 0-1648 {}} {258 0 0-1650 {}}} CYCLES {}}
set a(0-1621) {NAME sel#4 TYPE SELECT PAR 0-1424 XREFS 102481 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1620 {}}} SUCCS {{146 0 0-1622 {}} {146 0 0-1623 {}} {146 0 0-1624 {}} {146 0 0-1625 {}} {146 0 0-1626 {}} {146 0 0-1627 {}} {146 0 0-1628 {}} {146 0 0-1629 {}} {146 0 0-1630 {}} {146 0 0-1631 {}} {146 0 0-1632 {}} {146 0 0-1633 {}} {146 0 0-1634 {}} {146 0 0-1635 {}} {146 0 0-1636 {}} {146 0 0-1637 {}} {146 0 0-1638 {}} {146 0 0-1639 {}} {146 0 0-1640 {}} {146 0 0-1641 {}} {130 0 0-1642 {}} {130 0 0-1643 {}}} CYCLES {}}
set a(0-1622) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-1424 XREFS 102482 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1623) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-1424 XREFS 102483 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1624) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-1424 XREFS 102484 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1625) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-1424 XREFS 102485 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1626) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-1424 XREFS 102486 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1627) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-1424 XREFS 102487 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1628) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-1424 XREFS 102488 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1629) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-1424 XREFS 102489 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1630) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-1424 XREFS 102490 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1631) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-1424 XREFS 102491 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1549 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1632) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1424 XREFS 102492 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1633) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1424 XREFS 102493 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1634) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1424 XREFS 102494 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1635) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1424 XREFS 102495 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1636) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1424 XREFS 102496 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1637) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1424 XREFS 102497 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1638) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1424 XREFS 102498 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1639) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1424 XREFS 102499 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1640) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1424 XREFS 102500 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{258 0 0-1642 {}}} CYCLES {}}
set a(0-1641) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1424 XREFS 102501 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1621 {}} {258 0 0-1545 {}}} SUCCS {{259 0 0-1642 {}}} CYCLES {}}
set a(0-1642) {NAME if#4:if:nor TYPE NOR PAR 0-1424 XREFS 102502 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1621 {}} {258 0 0-1640 {}} {258 0 0-1639 {}} {258 0 0-1638 {}} {258 0 0-1637 {}} {258 0 0-1636 {}} {258 0 0-1635 {}} {258 0 0-1634 {}} {258 0 0-1633 {}} {258 0 0-1632 {}} {258 0 0-1631 {}} {258 0 0-1630 {}} {258 0 0-1629 {}} {258 0 0-1628 {}} {258 0 0-1627 {}} {258 0 0-1626 {}} {258 0 0-1625 {}} {258 0 0-1624 {}} {258 0 0-1623 {}} {258 0 0-1622 {}} {259 0 0-1641 {}}} SUCCS {{259 0 0-1643 {}} {258 0 0-1648 {}} {258 0 0-1650 {}}} CYCLES {}}
set a(0-1643) {NAME if#4:sel TYPE SELECT PAR 0-1424 XREFS 102503 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1621 {}} {259 0 0-1642 {}}} SUCCS {{146 0 0-1644 {}} {146 0 0-1645 {}} {146 0 0-1646 {}} {146 0 0-1647 {}}} CYCLES {}}
set a(0-1644) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102504 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1643 {}}} SUCCS {{259 0 0-1645 {}}} CYCLES {}}
set a(0-1645) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1424 XREFS 102505 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1643 {}} {259 0 0-1644 {}}} SUCCS {{258 0 0-1649 {}}} CYCLES {}}
set a(0-1646) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102506 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1643 {}}} SUCCS {{259 0 0-1647 {}}} CYCLES {}}
set a(0-1647) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1424 XREFS 102507 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1643 {}} {259 0 0-1646 {}}} SUCCS {{258 0 0-1651 {}}} CYCLES {}}
set a(0-1648) {NAME and#6 TYPE AND PAR 0-1424 XREFS 102508 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-1620 {}} {258 0 0-1642 {}}} SUCCS {{259 0 0-1649 {}}} CYCLES {}}
set a(0-1649) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1424 XREFS 102509 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-1545 {}} {258 0 0-1645 {}} {258 0 0-1432 {}} {259 0 0-1648 {}}} SUCCS {{258 0 0-1690 {}} {258 0 0-1769 {}}} CYCLES {}}
set a(0-1650) {NAME and#7 TYPE AND PAR 0-1424 XREFS 102510 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-1620 {}} {258 0 0-1642 {}}} SUCCS {{259 0 0-1651 {}}} CYCLES {}}
set a(0-1651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1424 XREFS 102511 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-1549 {}} {258 0 0-1647 {}} {258 0 0-1431 {}} {259 0 0-1650 {}}} SUCCS {{258 0 0-1716 {}} {258 0 0-1770 {}}} CYCLES {}}
set a(0-1652) {NAME not#3 TYPE NOT PAR 0-1424 XREFS 102512 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-1616 {}}} SUCCS {{259 0 0-1653 {}}} CYCLES {}}
set a(0-1653) {NAME conc#1 TYPE CONCATENATE PAR 0-1424 XREFS 102513 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1652 {}}} SUCCS {{259 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1424 XREFS 102514 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-1653 {}}} SUCCS {{259 0 0-1655 {}}} CYCLES {}}
set a(0-1655) {NAME slc#3 TYPE READSLICE PAR 0-1424 XREFS 102515 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1654 {}}} SUCCS {{259 0 0-1656 {}} {258 0 0-1683 {}} {258 0 0-1685 {}}} CYCLES {}}
set a(0-1656) {NAME sel#6 TYPE SELECT PAR 0-1424 XREFS 102516 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1655 {}}} SUCCS {{146 0 0-1657 {}} {146 0 0-1658 {}} {146 0 0-1659 {}} {146 0 0-1660 {}} {146 0 0-1661 {}} {146 0 0-1662 {}} {146 0 0-1663 {}} {146 0 0-1664 {}} {146 0 0-1665 {}} {146 0 0-1666 {}} {146 0 0-1667 {}} {146 0 0-1668 {}} {146 0 0-1669 {}} {146 0 0-1670 {}} {146 0 0-1671 {}} {146 0 0-1672 {}} {146 0 0-1673 {}} {146 0 0-1674 {}} {146 0 0-1675 {}} {146 0 0-1676 {}} {130 0 0-1677 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1657) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1424 XREFS 102517 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1658) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1424 XREFS 102518 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1659) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1424 XREFS 102519 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1660) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1424 XREFS 102520 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1661) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1424 XREFS 102521 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1662) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1424 XREFS 102522 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1663) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1424 XREFS 102523 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1664) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1424 XREFS 102524 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1665) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1424 XREFS 102525 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1666) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1424 XREFS 102526 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1557 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1667) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1424 XREFS 102527 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1668) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1424 XREFS 102528 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1669) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1424 XREFS 102529 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1670) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1424 XREFS 102530 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1671) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1424 XREFS 102531 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1672) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1424 XREFS 102532 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1673) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1424 XREFS 102533 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1674) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1424 XREFS 102534 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1675) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1424 XREFS 102535 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{258 0 0-1677 {}}} CYCLES {}}
set a(0-1676) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1424 XREFS 102536 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1656 {}} {258 0 0-1553 {}}} SUCCS {{259 0 0-1677 {}}} CYCLES {}}
set a(0-1677) {NAME if#6:if:nor TYPE NOR PAR 0-1424 XREFS 102537 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1656 {}} {258 0 0-1675 {}} {258 0 0-1674 {}} {258 0 0-1673 {}} {258 0 0-1672 {}} {258 0 0-1671 {}} {258 0 0-1670 {}} {258 0 0-1669 {}} {258 0 0-1668 {}} {258 0 0-1667 {}} {258 0 0-1666 {}} {258 0 0-1665 {}} {258 0 0-1664 {}} {258 0 0-1663 {}} {258 0 0-1662 {}} {258 0 0-1661 {}} {258 0 0-1660 {}} {258 0 0-1659 {}} {258 0 0-1658 {}} {258 0 0-1657 {}} {259 0 0-1676 {}}} SUCCS {{259 0 0-1678 {}} {258 0 0-1683 {}} {258 0 0-1685 {}}} CYCLES {}}
set a(0-1678) {NAME if#6:sel TYPE SELECT PAR 0-1424 XREFS 102538 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1656 {}} {259 0 0-1677 {}}} SUCCS {{146 0 0-1679 {}} {146 0 0-1680 {}} {146 0 0-1681 {}} {146 0 0-1682 {}}} CYCLES {}}
set a(0-1679) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102539 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1678 {}}} SUCCS {{259 0 0-1680 {}}} CYCLES {}}
set a(0-1680) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1424 XREFS 102540 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1678 {}} {259 0 0-1679 {}}} SUCCS {{258 0 0-1684 {}}} CYCLES {}}
set a(0-1681) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102541 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1678 {}}} SUCCS {{259 0 0-1682 {}}} CYCLES {}}
set a(0-1682) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1424 XREFS 102542 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1678 {}} {259 0 0-1681 {}}} SUCCS {{258 0 0-1686 {}}} CYCLES {}}
set a(0-1683) {NAME and#8 TYPE AND PAR 0-1424 XREFS 102543 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-1655 {}} {258 0 0-1677 {}}} SUCCS {{259 0 0-1684 {}}} CYCLES {}}
set a(0-1684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1424 XREFS 102544 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-1553 {}} {258 0 0-1680 {}} {258 0 0-1430 {}} {259 0 0-1683 {}}} SUCCS {{258 0 0-1697 {}} {258 0 0-1771 {}}} CYCLES {}}
set a(0-1685) {NAME and#9 TYPE AND PAR 0-1424 XREFS 102545 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-1655 {}} {258 0 0-1677 {}}} SUCCS {{259 0 0-1686 {}}} CYCLES {}}
set a(0-1686) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1424 XREFS 102546 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-1557 {}} {258 0 0-1682 {}} {258 0 0-1429 {}} {259 0 0-1685 {}}} SUCCS {{258 0 0-1743 {}} {258 0 0-1772 {}}} CYCLES {}}
set a(0-1687) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102547 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1688 {}}} CYCLES {}}
set a(0-1688) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1424 XREFS 102548 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1687 {}}} SUCCS {{259 0 0-1689 {}}} CYCLES {}}
set a(0-1689) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-1424 XREFS 102549 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1688 {}}} SUCCS {{258 0 0-1692 {}}} CYCLES {}}
set a(0-1690) {NAME deltax_square_red:not TYPE NOT PAR 0-1424 XREFS 102550 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-1649 {}}} SUCCS {{259 0 0-1691 {}}} CYCLES {}}
set a(0-1691) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-1424 XREFS 102551 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1690 {}}} SUCCS {{259 0 0-1692 {}}} CYCLES {}}
set a(0-1692) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1424 XREFS 102552 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-1689 {}} {259 0 0-1691 {}}} SUCCS {{259 0 0-1693 {}}} CYCLES {}}
set a(0-1693) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-1424 XREFS 102553 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1692 {}}} SUCCS {{258 0 0-1701 {}} {258 0 0-1703 {}} {258 0 0-1709 {}}} CYCLES {}}
set a(0-1694) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102554 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1695 {}}} CYCLES {}}
set a(0-1695) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1424 XREFS 102555 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1694 {}}} SUCCS {{259 0 0-1696 {}}} CYCLES {}}
set a(0-1696) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1424 XREFS 102556 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1695 {}}} SUCCS {{258 0 0-1699 {}}} CYCLES {}}
set a(0-1697) {NAME deltax_square_blue:not TYPE NOT PAR 0-1424 XREFS 102557 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-1684 {}}} SUCCS {{259 0 0-1698 {}}} CYCLES {}}
set a(0-1698) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1424 XREFS 102558 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1697 {}}} SUCCS {{259 0 0-1699 {}}} CYCLES {}}
set a(0-1699) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1424 XREFS 102559 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-1696 {}} {259 0 0-1698 {}}} SUCCS {{259 0 0-1700 {}}} CYCLES {}}
set a(0-1700) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1424 XREFS 102560 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1699 {}}} SUCCS {{258 0 0-1728 {}} {258 0 0-1730 {}} {258 0 0-1736 {}}} CYCLES {}}
set a(0-1701) {NAME slc#8 TYPE READSLICE PAR 0-1424 XREFS 102561 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-1693 {}}} SUCCS {{259 0 0-1702 {}}} CYCLES {}}
set a(0-1702) {NAME asel#39 TYPE SELECT PAR 0-1424 XREFS 102562 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1701 {}}} SUCCS {{146 0 0-1703 {}} {146 0 0-1704 {}} {146 0 0-1705 {}} {146 0 0-1706 {}} {146 0 0-1707 {}} {146 0 0-1708 {}}} CYCLES {}}
set a(0-1703) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-1424 XREFS 102563 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1702 {}} {258 0 0-1693 {}}} SUCCS {{259 0 0-1704 {}}} CYCLES {}}
set a(0-1704) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1424 XREFS 102564 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1702 {}} {259 0 0-1703 {}}} SUCCS {{259 0 0-1705 {}}} CYCLES {}}
set a(0-1705) {NAME if#12:conc TYPE CONCATENATE PAR 0-1424 XREFS 102565 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1702 {}} {259 0 0-1704 {}}} SUCCS {{259 0 0-1706 {}}} CYCLES {}}
set a(0-1706) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102566 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-1702 {}} {259 0 0-1705 {}}} SUCCS {{259 0 0-1707 {}}} CYCLES {}}
set a(0-1707) {NAME aif#39:slc TYPE READSLICE PAR 0-1424 XREFS 102567 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1702 {}} {259 0 0-1706 {}}} SUCCS {{259 0 0-1708 {}}} CYCLES {}}
set a(0-1708) {NAME if#12:not TYPE NOT PAR 0-1424 XREFS 102568 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1702 {}} {259 0 0-1707 {}}} SUCCS {{258 0 0-1711 {}}} CYCLES {}}
set a(0-1709) {NAME slc#6 TYPE READSLICE PAR 0-1424 XREFS 102569 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-1693 {}}} SUCCS {{259 0 0-1710 {}}} CYCLES {}}
set a(0-1710) {NAME if#12:not#2 TYPE NOT PAR 0-1424 XREFS 102570 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1709 {}}} SUCCS {{259 0 0-1711 {}}} CYCLES {}}
set a(0-1711) {NAME if#12:and TYPE AND PAR 0-1424 XREFS 102571 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-1708 {}} {258 0 0-1428 {}} {259 0 0-1710 {}}} SUCCS {{259 0 0-1712 {}} {258 0 0-1762 {}}} CYCLES {}}
set a(0-1712) {NAME asel#41 TYPE SELECT PAR 0-1424 XREFS 102572 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1711 {}}} SUCCS {{146 0 0-1713 {}} {146 0 0-1714 {}} {146 0 0-1715 {}} {146 0 0-1716 {}} {146 0 0-1717 {}} {146 0 0-1718 {}} {130 0 0-1719 {}} {146 0 0-1720 {}} {130 0 0-1721 {}}} CYCLES {}}
set a(0-1713) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102573 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1712 {}}} SUCCS {{259 0 0-1714 {}}} CYCLES {}}
set a(0-1714) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1424 XREFS 102574 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1712 {}} {259 0 0-1713 {}}} SUCCS {{259 0 0-1715 {}}} CYCLES {}}
set a(0-1715) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-1424 XREFS 102575 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1712 {}} {259 0 0-1714 {}}} SUCCS {{258 0 0-1718 {}}} CYCLES {}}
set a(0-1716) {NAME deltay_square_red:not TYPE NOT PAR 0-1424 XREFS 102576 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1712 {}} {258 0 0-1651 {}}} SUCCS {{259 0 0-1717 {}}} CYCLES {}}
set a(0-1717) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-1424 XREFS 102577 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1712 {}} {259 0 0-1716 {}}} SUCCS {{259 0 0-1718 {}}} CYCLES {}}
set a(0-1718) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1424 XREFS 102578 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-1712 {}} {258 0 0-1715 {}} {259 0 0-1717 {}}} SUCCS {{259 0 0-1719 {}}} CYCLES {}}
set a(0-1719) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-1424 XREFS 102579 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1712 {}} {259 0 0-1718 {}}} SUCCS {{259 0 0-1720 {}} {258 0 0-1722 {}} {258 0 0-1759 {}}} CYCLES {}}
set a(0-1720) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-1424 XREFS 102580 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1712 {}} {259 0 0-1719 {}}} SUCCS {{259 0 0-1721 {}}} CYCLES {}}
set a(0-1721) {NAME aif#41:asel TYPE SELECT PAR 0-1424 XREFS 102581 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1712 {}} {259 0 0-1720 {}}} SUCCS {{146 0 0-1722 {}} {146 0 0-1723 {}} {146 0 0-1724 {}} {146 0 0-1725 {}} {146 0 0-1726 {}} {146 0 0-1727 {}}} CYCLES {}}
set a(0-1722) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-1424 XREFS 102582 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1721 {}} {258 0 0-1719 {}}} SUCCS {{259 0 0-1723 {}}} CYCLES {}}
set a(0-1723) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1424 XREFS 102583 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1721 {}} {259 0 0-1722 {}}} SUCCS {{259 0 0-1724 {}}} CYCLES {}}
set a(0-1724) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-1424 XREFS 102584 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1721 {}} {259 0 0-1723 {}}} SUCCS {{259 0 0-1725 {}}} CYCLES {}}
set a(0-1725) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102585 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1721 {}} {259 0 0-1724 {}}} SUCCS {{259 0 0-1726 {}}} CYCLES {}}
set a(0-1726) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1424 XREFS 102586 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1721 {}} {259 0 0-1725 {}}} SUCCS {{259 0 0-1727 {}}} CYCLES {}}
set a(0-1727) {NAME if#12:not#1 TYPE NOT PAR 0-1424 XREFS 102587 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1721 {}} {259 0 0-1726 {}}} SUCCS {{258 0 0-1762 {}}} CYCLES {}}
set a(0-1728) {NAME slc#9 TYPE READSLICE PAR 0-1424 XREFS 102588 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-1700 {}}} SUCCS {{259 0 0-1729 {}}} CYCLES {}}
set a(0-1729) {NAME asel#45 TYPE SELECT PAR 0-1424 XREFS 102589 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1728 {}}} SUCCS {{146 0 0-1730 {}} {146 0 0-1731 {}} {146 0 0-1732 {}} {146 0 0-1733 {}} {146 0 0-1734 {}} {146 0 0-1735 {}}} CYCLES {}}
set a(0-1730) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1424 XREFS 102590 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1729 {}} {258 0 0-1700 {}}} SUCCS {{259 0 0-1731 {}}} CYCLES {}}
set a(0-1731) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1424 XREFS 102591 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1729 {}} {259 0 0-1730 {}}} SUCCS {{259 0 0-1732 {}}} CYCLES {}}
set a(0-1732) {NAME if#13:conc TYPE CONCATENATE PAR 0-1424 XREFS 102592 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1729 {}} {259 0 0-1731 {}}} SUCCS {{259 0 0-1733 {}}} CYCLES {}}
set a(0-1733) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102593 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-1729 {}} {259 0 0-1732 {}}} SUCCS {{259 0 0-1734 {}}} CYCLES {}}
set a(0-1734) {NAME aif#45:slc TYPE READSLICE PAR 0-1424 XREFS 102594 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1729 {}} {259 0 0-1733 {}}} SUCCS {{259 0 0-1735 {}}} CYCLES {}}
set a(0-1735) {NAME if#13:not TYPE NOT PAR 0-1424 XREFS 102595 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1729 {}} {259 0 0-1734 {}}} SUCCS {{258 0 0-1738 {}}} CYCLES {}}
set a(0-1736) {NAME slc#7 TYPE READSLICE PAR 0-1424 XREFS 102596 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-1700 {}}} SUCCS {{259 0 0-1737 {}}} CYCLES {}}
set a(0-1737) {NAME if#13:not#2 TYPE NOT PAR 0-1424 XREFS 102597 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1736 {}}} SUCCS {{259 0 0-1738 {}}} CYCLES {}}
set a(0-1738) {NAME if#13:and TYPE AND PAR 0-1424 XREFS 102598 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-1735 {}} {258 0 0-1426 {}} {259 0 0-1737 {}}} SUCCS {{259 0 0-1739 {}} {258 0 0-1757 {}}} CYCLES {}}
set a(0-1739) {NAME asel#47 TYPE SELECT PAR 0-1424 XREFS 102599 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1738 {}}} SUCCS {{146 0 0-1740 {}} {146 0 0-1741 {}} {146 0 0-1742 {}} {146 0 0-1743 {}} {146 0 0-1744 {}} {146 0 0-1745 {}} {130 0 0-1746 {}} {146 0 0-1747 {}} {130 0 0-1748 {}}} CYCLES {}}
set a(0-1740) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-1424 XREFS 102600 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1739 {}}} SUCCS {{259 0 0-1741 {}}} CYCLES {}}
set a(0-1741) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1424 XREFS 102601 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1739 {}} {259 0 0-1740 {}}} SUCCS {{259 0 0-1742 {}}} CYCLES {}}
set a(0-1742) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1424 XREFS 102602 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1739 {}} {259 0 0-1741 {}}} SUCCS {{258 0 0-1745 {}}} CYCLES {}}
set a(0-1743) {NAME deltay_square_blue:not TYPE NOT PAR 0-1424 XREFS 102603 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1739 {}} {258 0 0-1686 {}}} SUCCS {{259 0 0-1744 {}}} CYCLES {}}
set a(0-1744) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1424 XREFS 102604 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1739 {}} {259 0 0-1743 {}}} SUCCS {{259 0 0-1745 {}}} CYCLES {}}
set a(0-1745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1424 XREFS 102605 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-1739 {}} {258 0 0-1742 {}} {259 0 0-1744 {}}} SUCCS {{259 0 0-1746 {}}} CYCLES {}}
set a(0-1746) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1424 XREFS 102606 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1739 {}} {259 0 0-1745 {}}} SUCCS {{259 0 0-1747 {}} {258 0 0-1749 {}} {258 0 0-1755 {}}} CYCLES {}}
set a(0-1747) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1424 XREFS 102607 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1739 {}} {259 0 0-1746 {}}} SUCCS {{259 0 0-1748 {}}} CYCLES {}}
set a(0-1748) {NAME aif#47:asel TYPE SELECT PAR 0-1424 XREFS 102608 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1739 {}} {259 0 0-1747 {}}} SUCCS {{146 0 0-1749 {}} {146 0 0-1750 {}} {146 0 0-1751 {}} {146 0 0-1752 {}} {146 0 0-1753 {}} {146 0 0-1754 {}}} CYCLES {}}
set a(0-1749) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1424 XREFS 102609 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1748 {}} {258 0 0-1746 {}}} SUCCS {{259 0 0-1750 {}}} CYCLES {}}
set a(0-1750) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1424 XREFS 102610 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1748 {}} {259 0 0-1749 {}}} SUCCS {{259 0 0-1751 {}}} CYCLES {}}
set a(0-1751) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-1424 XREFS 102611 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1748 {}} {259 0 0-1750 {}}} SUCCS {{259 0 0-1752 {}}} CYCLES {}}
set a(0-1752) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1424 XREFS 102612 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1748 {}} {259 0 0-1751 {}}} SUCCS {{259 0 0-1753 {}}} CYCLES {}}
set a(0-1753) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1424 XREFS 102613 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1748 {}} {259 0 0-1752 {}}} SUCCS {{259 0 0-1754 {}}} CYCLES {}}
set a(0-1754) {NAME if#13:not#1 TYPE NOT PAR 0-1424 XREFS 102614 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1748 {}} {259 0 0-1753 {}}} SUCCS {{258 0 0-1757 {}}} CYCLES {}}
set a(0-1755) {NAME aif#47:slc TYPE READSLICE PAR 0-1424 XREFS 102615 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-1746 {}}} SUCCS {{259 0 0-1756 {}}} CYCLES {}}
set a(0-1756) {NAME if#13:not#3 TYPE NOT PAR 0-1424 XREFS 102616 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1755 {}}} SUCCS {{259 0 0-1757 {}}} CYCLES {}}
set a(0-1757) {NAME if#13:and#2 TYPE AND PAR 0-1424 XREFS 102617 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1738 {}} {258 0 0-1754 {}} {258 0 0-1425 {}} {259 0 0-1756 {}}} SUCCS {{258 0 0-1761 {}} {258 0 0-1764 {}}} CYCLES {}}
set a(0-1758) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1424 XREFS 102618 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1758 {}} {80 0 0-1766 {}}} SUCCS {{260 0 0-1758 {}} {80 0 0-1766 {}}} CYCLES {}}
set a(0-1759) {NAME aif#41:slc TYPE READSLICE PAR 0-1424 XREFS 102619 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-1719 {}}} SUCCS {{259 0 0-1760 {}}} CYCLES {}}
set a(0-1760) {NAME if#12:not#3 TYPE NOT PAR 0-1424 XREFS 102620 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1759 {}}} SUCCS {{258 0 0-1762 {}}} CYCLES {}}
set a(0-1761) {NAME not#18 TYPE NOT PAR 0-1424 XREFS 102621 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1757 {}}} SUCCS {{259 0 0-1762 {}}} CYCLES {}}
set a(0-1762) {NAME and#10 TYPE AND PAR 0-1424 XREFS 102622 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1711 {}} {258 0 0-1760 {}} {258 0 0-1727 {}} {258 0 0-1427 {}} {259 0 0-1761 {}}} SUCCS {{259 0 0-1763 {}}} CYCLES {}}
set a(0-1763) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1424 XREFS 102623 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1762 {}}} SUCCS {{258 0 0-1765 {}}} CYCLES {}}
set a(0-1764) {NAME exs#2 TYPE SIGNEXTEND PAR 0-1424 XREFS 102624 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1757 {}}} SUCCS {{259 0 0-1765 {}}} CYCLES {}}
set a(0-1765) {NAME conc#9 TYPE CONCATENATE PAR 0-1424 XREFS 102625 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1763 {}} {259 0 0-1764 {}}} SUCCS {{259 0 0-1766 {}}} CYCLES {}}
set a(0-1766) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1424 XREFS 102626 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1766 {}} {80 0 0-1758 {}} {259 0 0-1765 {}}} SUCCS {{80 0 0-1758 {}} {260 0 0-1766 {}}} CYCLES {}}
set a(0-1767) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-1424 XREFS 102627 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-1767 {}} {256 0 0-1490 {}} {258 0 0-1582 {}}} SUCCS {{262 0 0-1490 {}} {260 0 0-1767 {}}} CYCLES {}}
set a(0-1768) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-1424 XREFS 102628 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-1768 {}} {256 0 0-1493 {}} {258 0 0-1616 {}}} SUCCS {{262 0 0-1493 {}} {260 0 0-1768 {}}} CYCLES {}}
set a(0-1769) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-1424 XREFS 102629 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-1769 {}} {256 0 0-1542 {}} {258 0 0-1649 {}}} SUCCS {{262 0 0-1542 {}} {260 0 0-1769 {}}} CYCLES {}}
set a(0-1770) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-1424 XREFS 102630 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1770 {}} {256 0 0-1546 {}} {258 0 0-1651 {}}} SUCCS {{262 0 0-1546 {}} {260 0 0-1770 {}}} CYCLES {}}
set a(0-1771) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1424 XREFS 102631 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-1771 {}} {256 0 0-1550 {}} {258 0 0-1684 {}}} SUCCS {{262 0 0-1550 {}} {260 0 0-1771 {}}} CYCLES {}}
set a(0-1772) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1424 XREFS 102632 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1772 {}} {256 0 0-1554 {}} {258 0 0-1686 {}}} SUCCS {{262 0 0-1554 {}} {260 0 0-1772 {}}} CYCLES {}}
set a(0-1424) {CHI {0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-1417 XREFS 102633 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1424 {}} {258 0 0-1422 {}} {258 0 0-1421 {}} {258 0 0-1420 {}} {258 0 0-1419 {}} {258 0 0-1418 {}} {259 0 0-1423 {}}} SUCCS {{772 0 0-1418 {}} {772 0 0-1419 {}} {772 0 0-1420 {}} {772 0 0-1421 {}} {772 0 0-1422 {}} {772 0 0-1423 {}} {774 0 0-1424 {}}} CYCLES {}}
set a(0-1417) {CHI {0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 102634 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1417-TOTALCYCLES) {4}
set a(0-1417-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1451 0-1480 0-1560} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1453 0-1468 0-1476 0-1619 0-1654} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1466 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1484 0-1581 0-1615} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-1492 0-1495} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1545 0-1549 0-1553 0-1557} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-1566 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-1576 0-1587 0-1594 0-1706 0-1725 0-1733 0-1752} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-1582 0-1616} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-1602 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-1609 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1649 0-1651 0-1684 0-1686} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1692 0-1699 0-1718 0-1745} mgc_ioport.mgc_out_stdreg(4,4) 0-1758 mgc_ioport.mgc_out_stdreg(2,30) 0-1766}
set a(0-1417-PROC_NAME) {core}
set a(0-1417-HIER_NAME) {/markers/core}
set a(TOP) {0-1417}

