SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,Main_0.RS4GpsGps_TxGps.IBufTxInProgress_i.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock,Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
2,Main_0.RS4GpsGps_TxGps.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS4GpsGps_TxGps.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
3,Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS4GpsGps_TxGps.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
4,Main_0.RxdGps_RxGps.UartFifo.fifo_i.ram[7:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,Main_0.RxdGps_RxGps.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
5,Main_0.RxdGps_RxGps.ClkSyncWrite.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,Main_0.RxdGps_RxGps.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
6,Main_0.RxdGps_RxGps.Uart.Uart.DataO[7:0],ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
7,Main_0.RxdGps_RxGps.Uart.Uart.RReg[7:0],ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
8,Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3:0],ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
9,Main_0.RxdGps_RxGps.Uart.ClkSyncRxd.Temp1,ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.IBufRxdGps.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
10,Main_0.RS4UsbUsb_TxUsb.IBufTxInProgress_i.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock,Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
11,Main_0.RS4UsbUsb_TxUsb.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS4UsbUsb_TxUsb.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
12,Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS4UsbUsb_TxUsb.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
13,Main_0.RxdUsb_RxUsb.UartFifo.fifo_i.ram[7:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,Main_0.RxdUsb_RxUsb.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
14,Main_0.RxdUsb_RxUsb.ClkSyncWrite.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,Main_0.RxdUsb_RxUsb.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
15,Main_0.RxdUsb_RxUsb.Uart.Uart.DataO[7:0],ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
16,Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[7:0],ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
17,Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[3:0],ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
18,Main_0.RxdUsb_RxUsb.Uart.ClkSyncRxd.Temp1,ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.IBufRxdUsb.O,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
19,Main_0.RS433_Tx3.IBufTxInProgress_i.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock,Main_0.RS433_Tx3.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
20,Main_0.RS433_Tx3.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS433_Tx3.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
21,Main_0.RS433_Tx3.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS433_Tx3.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
22,Main_0.RS433_Rx3.UartFifo.fifo_i.ram[7:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,Main_0.RS433_Rx3.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
23,Main_0.RS433_Rx3.ClkSyncWrite.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,Main_0.RS433_Rx3.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
24,Main_0.RS433_Rx3.Uart.Uart.DataO[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
25,Main_0.RS433_Rx3.Uart.Uart.RReg[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
26,Main_0.RS433_Rx3.Uart.Uart.samplecnt[3:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
27,Main_0.RS433_Rx3.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.IBufRxd3.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
28,Main_0.RS422_Tx2.IBufTxInProgress_i.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock,Main_0.RS422_Tx2.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
29,Main_0.RS422_Tx2.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS422_Tx2.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
30,Main_0.RS422_Tx2.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS422_Tx2.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
31,Main_0.RS422_Rx2.UartFifo.fifo_i.ram[7:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,Main_0.RS422_Rx2.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
32,Main_0.RS422_Rx2.ClkSyncWrite.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,Main_0.RS422_Rx2.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
33,Main_0.RS422_Rx2.Uart.Uart.DataO[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
34,Main_0.RS422_Rx2.Uart.Uart.RReg[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
35,Main_0.RS422_Rx2.Uart.Uart.samplecnt[3:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
36,Main_0.RS422_Rx2.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.IBufRxd2.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
37,Main_0.RS422_Tx1.IBufTxInProgress_i.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock,Main_0.RS422_Tx1.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
38,Main_0.RS422_Tx1.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS422_Tx1.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
39,Main_0.RS422_Tx1.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS422_Tx1.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
40,Main_0.RS422_Rx1.UartFifo.fifo_i.ram[7:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,Main_0.RS422_Rx1.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
41,Main_0.RS422_Rx1.ClkSyncWrite.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,Main_0.RS422_Rx1.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
42,Main_0.RS422_Rx1.Uart.Uart.DataO[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
43,Main_0.RS422_Rx1.Uart.Uart.RReg[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
44,Main_0.RS422_Rx1.Uart.Uart.samplecnt[3:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
45,Main_0.RS422_Rx1.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.IBufRxd1.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
46,Main_0.RS422_Tx0.IBufTxInProgress_i.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock,Main_0.RS422_Tx0.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
47,Main_0.RS422_Tx0.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS422_Tx0.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
48,Main_0.RS422_Tx0.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RS422_Tx0.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
49,Main_0.RS422_Rx0.UartFifo.fifo_i.ram[7:0],FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,Main_0.RS422_Rx0.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
50,Main_0.RS422_Rx0.ClkSyncWrite.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,Main_0.RS422_Rx0.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
51,Main_0.RS422_Rx0.Uart.Uart.DataO[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
52,Main_0.RS422_Rx0.Uart.Uart.RReg[7:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
53,Main_0.RS422_Rx0.Uart.Uart.samplecnt[3:0],VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.BootupReset.shot_i,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
54,Main_0.RS422_Rx0.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.IBufRxd0.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
55,Main_0.GenRamDataBus\.26\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
56,Main_0.GenRamDataBus\.19\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
57,Main_0.GenRamDataBus\.9\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
58,Main_0.GenRamDataBus\.31\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
59,Main_0.GenRamDataBus\.30\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
60,Main_0.GenRamDataBus\.29\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
61,Main_0.GenRamDataBus\.28\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
62,Main_0.GenRamDataBus\.27\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
63,Main_0.GenRamDataBus\.15\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
64,Main_0.GenRamDataBus\.2\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
65,Main_0.GenRamDataBus\.12\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
66,Main_0.GenRamDataBus\.5\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
67,Main_0.GenRamDataBus\.11\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
68,Main_0.GenRamDataBus\.4\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
69,Main_0.GenRamDataBus\.10\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
70,Main_0.GenRamDataBus\.3\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
71,Main_0.GenRamDataBus\.1\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
72,Main_0.GenRamDataBus\.7\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
73,Main_0.GenRamDataBus\.8\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
74,Main_0.GenRamDataBus\.21\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
75,Main_0.GenRamDataBus\.16\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
76,Main_0.GenRamDataBus\.22\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
77,Main_0.GenRamDataBus\.13\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
78,Main_0.GenRamDataBus\.0\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
79,Main_0.GenRamDataBus\.25\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
80,Main_0.GenRamDataBus\.18\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
81,Main_0.GenRamDataBus\.24\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
82,Main_0.GenRamDataBus\.17\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
83,Main_0.GenRamDataBus\.23\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
84,Main_0.GenRamDataBus\.14\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
85,Main_0.GenRamDataBus\.20\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
86,Main_0.GenRamDataBus\.6\.IBUF_RamData_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
87,Main_0.GenRamAddrBus\.4\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
88,Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
89,Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
90,Main_0.GenRamAddrBus\.5\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
91,Main_0.GenRamAddrBus\.9\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
92,Main_0.GenRamAddrBus\.2\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
93,Main_0.GenRamAddrBus\.7\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
94,Main_0.GenRamAddrBus\.0\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
95,Main_0.GenRamAddrBus\.8\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
96,Main_0.GenRamAddrBus\.1\.IBUF_RamAddr_i.O,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
97,Main_0.IBufWrnRd.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
98,Main_0.IBufCE.Temp1,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
99,Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock,Main_0.RegisterSpace.DataOut[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
100,Filterwheel_sb_0.CORERESETP_0.ddr_settled_q1,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,Filterwheel_sb_0.CORERESETP_0.ddr_settled,Different Clock Domains,YES,2,YES,Safe CDC path detected.
101,Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_q1,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,Filterwheel_sb_0.CORERESETP_0.release_sdif0_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.
102,Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_q1,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,Filterwheel_sb_0.CORERESETP_0.release_sdif1_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.
103,Filterwheel_sb_0.CORERESETP_0.release_sdif2_core_q1,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,Filterwheel_sb_0.CORERESETP_0.release_sdif2_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.
104,Filterwheel_sb_0.CORERESETP_0.release_sdif3_core_q1,Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock,Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,Filterwheel_sb_0.CORERESETP_0.release_sdif3_core,Different Clock Domains,YES,2,YES,Safe CDC path detected.