// Seed: 3693174822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1._id_0 = 0;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  ;
  logic [(  1 'd0 ) : -1  <  1] id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_1 = 32'd42
) (
    input  wand  _id_0,
    output uwire _id_1
);
  logic [{  1  ,  id_0  ,  id_0  }  ||  id_1 : ""] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
