<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdptx_selftest.c File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdptx_selftest.c File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains a diagnostic self-test function for the <a class="el" href="struct_x_dptx.html">XDptx</a> driver. It will check many of the DisplayPort TX's register values against the default reset values as a sanity-check that the core is ready to be used.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.0   als  05/17/14 Initial release.
 3.0   als  12/16/14 Stream naming now starts at 1 to follow IP.
 </pre>
<p>
<code>#include &quot;<a class="el" href="xdptx_8h.html">xdptx.h</a>&quot;</code><br>
<code>#include &quot;xstatus.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__selftest_8c.html#0f3e36d00cbb3c9550cf880bb03cfea9">XDptx_SelfTest</a> (<a class="el" href="struct_x_dptx.html">XDptx</a> *InstancePtr)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__selftest_8c.html#65af729ef8da95153475f2224b4329c2">ResetValues</a> [53][2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__selftest_8c.html#7a190e8d88f6885fdd71e6bbda945c72">ResetValuesMsa</a> [20][2]</td></tr>

</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="0f3e36d00cbb3c9550cf880bb03cfea9"></a><!-- doxytag: member="xdptx_selftest.c::XDptx_SelfTest" ref="0f3e36d00cbb3c9550cf880bb03cfea9" args="(XDptx *InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDptx_SelfTest           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_dptx.html">XDptx</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function runs a self-test on the <a class="el" href="struct_x_dptx.html">XDptx</a> driver/device. The sanity test checks whether or not all tested registers hold their default reset values.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the <a class="el" href="struct_x_dptx.html">XDptx</a> instance.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if the self-test passed - all tested registers hold their default reset values.</li><li>XST_FAILURE otherwise.</li></ul>
</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="65af729ef8da95153475f2224b4329c2"></a><!-- doxytag: member="xdptx_selftest.c::ResetValues" ref="65af729ef8da95153475f2224b4329c2" args="[53][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdptx__selftest_8c.html#65af729ef8da95153475f2224b4329c2">ResetValues</a>[53][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This table contains the default values for the DisplayPort TX core's general usage registers.
</div>
</div><p>
<a class="anchor" name="7a190e8d88f6885fdd71e6bbda945c72"></a><!-- doxytag: member="xdptx_selftest.c::ResetValuesMsa" ref="7a190e8d88f6885fdd71e6bbda945c72" args="[20][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdptx__selftest_8c.html#7a190e8d88f6885fdd71e6bbda945c72">ResetValuesMsa</a>[20][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
        {<a class="code" href="xdptx__hw_8h.html#abfdf1c8ce7c380c8e1a1e8f054f5120">XDPTX_MAIN_STREAM_HTOTAL</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#0106cb54397959b72820d01d2738e44f">XDPTX_MAIN_STREAM_VTOTAL</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#3191336d71991f45e685370166b75235">XDPTX_MAIN_STREAM_POLARITY</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#4f0cf03e1278c8fa08884e3684115c12">XDPTX_MAIN_STREAM_HSWIDTH</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#b76db8018242c149a8f04425b96a0073">XDPTX_MAIN_STREAM_VSWIDTH</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#46f4a5ce423759c35bc5e033cc959065">XDPTX_MAIN_STREAM_HRES</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#550fd6231df126304130eeddd06eecb4">XDPTX_MAIN_STREAM_VRES</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#e9e74dfaeeef0afcab887f8c2d8e16c8">XDPTX_MAIN_STREAM_HSTART</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#146ad1908ab33bcea4ff20864857fcda">XDPTX_MAIN_STREAM_VSTART</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#98a49091321fa30ac74a868dfdda94ea">XDPTX_MAIN_STREAM_MISC0</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#f8260d6919b171a531a5140e36b53d5f">XDPTX_MAIN_STREAM_MISC1</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#12525c000e5e27377091080aeb16f676">XDPTX_M_VID</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#636b945926097deba9547fe7b03523a6">XDPTX_TU_SIZE</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#40b298687646706b016e22b7519d307d">XDPTX_N_VID</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#82d867d418c722d84dccf08c1c01cfb6">XDPTX_USER_PIXEL_WIDTH</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#878e506f4f5d3177baddd2c56b779b93">XDPTX_USER_DATA_COUNT_PER_LANE</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#369f88c7bed81fcc320ed60590ee198b">XDPTX_MAIN_STREAM_INTERLACED</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#ef02dda0634e52791bb332de791a79c3">XDPTX_MIN_BYTES_PER_TU</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#d6fb8fc7ffbc02a36aec3763720e5d51">XDPTX_FRAC_BYTES_PER_TU</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#8e570f6926e0dc55c65a0c73dc0c7113">XDPTX_INIT_WAIT</a>, 32}
}
</pre></div>This table contains the default values for the DisplayPort TX core's main stream attribute (MSA) registers.
</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
