

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Sat Jan 29 01:57:49 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    80129|   117761| 0.801 ms | 1.178 ms |  80130|  117762|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc_fu_283  |dataflow_parent_loop_proc  |     5002|     7354| 50.020 us | 73.540 us |  5002|  7354|   none  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- LOOP_K_MOST_OUTER         |    80128|   117760| 20032 ~ 29440 |          -|          -|     4|    no    |
        | + LOOP_C_MOST_OUTER        |    20030|    29438| 20030 ~ 29438 |          -|          -|     1|    no    |
        |  ++ LOOP_H_MOST_OUTER      |    20028|    29436| 10014 ~ 14718 |          -|          -|     2|    no    |
        |   +++ LOOP_W_MOST_OUTER    |    10012|    14716|  5006 ~ 7358  |          -|          -|     2|    no    |
        |    ++++ LOOP_R_MOST_OUTER  |     5004|     7356|  5004 ~ 7356  |          -|          -|     1|    no    |
        +----------------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_37"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem0, void"   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem1, void"   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem2, void"   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_29, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem3, void"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1184 %param"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_20"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_25, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_21, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_30, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_36, i32, i32, void @empty_20, i32, i32, void @empty_3, void @empty_17, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_18, i32, i32, void @empty_20, i32, i32, void @empty_20, void @empty_20, void @empty_20, i32, i32, i32, i32, void @empty_20, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%conv_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv_out" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 31 'read' 'conv_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 32 'read' 'data_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%weight_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 33 'read' 'weight_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%bias_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 34 'read' 'bias_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 35 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%param_L2_TILENUM_S = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 36 'partselect' 'param_L2_TILENUM_S' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln282_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 38 'partselect' 'trunc_ln282_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln282_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 39 'partselect' 'trunc_ln282_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln282_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 40 'partselect' 'trunc_ln282_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln282_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 41 'partselect' 'trunc_ln282_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.60ns)   --->   "%br_ln282 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 42 'br' 'br_ln282' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kmo = phi i32, void %.lr.ph89, i32 %kmo_1, void %._crit_edge85.loopexit"   --->   Operation 43 'phi' 'kmo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i32 %kmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 44 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln282 = icmp_eq  i32 %kmo, i32 %trunc_ln282_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 45 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%kmo_1 = add i32, i32 %kmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 46 'add' 'kmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void %.split28, void %._crit_edge90.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 47 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln282 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 49 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.60ns)   --->   "%br_ln284 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 50 'br' 'br_ln284' <Predicate = (!icmp_ln282)> <Delay = 0.60>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln432 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:432]   --->   Operation 51 'ret' 'ret_ln432' <Predicate = (icmp_ln282)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cmo = phi i32, void %.split28, i32 %cmo_1, void %._crit_edge80.loopexit"   --->   Operation 52 'phi' 'cmo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln284 = icmp_eq  i32 %cmo, i32 %trunc_ln282_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 53 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%cmo_1 = add i32 %cmo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 54 'add' 'cmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %.split26, void %._crit_edge85.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 55 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:284]   --->   Operation 57 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.60ns)   --->   "%br_ln286 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 58 'br' 'br_ln286' <Predicate = (!icmp_ln284)> <Delay = 0.60>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln284)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%hmo = phi i32, void %.split26, i32 %hmo_1, void %._crit_edge75.loopexit"   --->   Operation 60 'phi' 'hmo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i32 %hmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 61 'trunc' 'trunc_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln286 = icmp_eq  i32 %hmo, i32 %trunc_ln282_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 62 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.88ns)   --->   "%hmo_1 = add i32, i32 %hmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 63 'add' 'hmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %.split24, void %._crit_edge80.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 64 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln286 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 66 'specloopname' 'specloopname_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.60ns)   --->   "%br_ln288 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 67 'br' 'br_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.60>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%wmo = phi i32, void %.split24, i32 %wmo_1, void %._crit_edge70.loopexit"   --->   Operation 69 'phi' 'wmo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i32 %wmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 70 'trunc' 'trunc_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln288 = icmp_eq  i32 %wmo, i32 %trunc_ln282_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 71 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.88ns)   --->   "%wmo_1 = add i32, i32 %wmo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 72 'add' 'wmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %.split22, void %._crit_edge75.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 73 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln288 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 75 'specloopname' 'specloopname_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln290 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 76 'br' 'br_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.60>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%rmo = phi i32, void %.split22, i32 %rmo_1, void %.split20"   --->   Operation 78 'phi' 'rmo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln290 = icmp_eq  i32 %rmo, i32 %trunc_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 79 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.88ns)   --->   "%rmo_1 = add i32 %rmo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 80 'add' 'rmo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split20, void %._crit_edge70.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 81 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln221 = call void @dataflow_parent_loop_proc, i32 %param_L2_TILENUM_S, i1184 %param_read, i30 %trunc_ln282, i64 %bias_in_read, i8 %gmem0, i32 %cmo, i32 %rmo, i64 %weight_in_read, i8 %gmem1, i30 %trunc_ln286, i30 %trunc_ln288, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 82 'call' 'call_ln221' <Predicate = (!icmp_ln290)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln290 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290]   --->   Operation 85 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln221 = call void @dataflow_parent_loop_proc, i32 %param_L2_TILENUM_S, i1184 %param_read, i30 %trunc_ln282, i64 %bias_in_read, i8 %gmem0, i32 %cmo, i32 %rmo, i64 %weight_in_read, i8 %gmem1, i30 %trunc_ln286, i30 %trunc_ln288, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:221]   --->   Operation 86 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0       (spectopmodule    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specstablecontent_ln0   (specstablecontent) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
conv_out_read           (read             ) [ 00111111]
data_in_read            (read             ) [ 00111111]
weight_in_read          (read             ) [ 00111111]
bias_in_read            (read             ) [ 00111111]
param_read              (read             ) [ 00111111]
param_L2_TILENUM_S      (partselect       ) [ 00111111]
trunc_ln                (partselect       ) [ 00111111]
trunc_ln282_4           (partselect       ) [ 00111111]
trunc_ln282_5           (partselect       ) [ 00111111]
trunc_ln282_6           (partselect       ) [ 00111111]
trunc_ln282_7           (partselect       ) [ 00111111]
br_ln282                (br               ) [ 01111111]
kmo                     (phi              ) [ 00100000]
trunc_ln282             (trunc            ) [ 00011111]
icmp_ln282              (icmp             ) [ 00111111]
kmo_1                   (add              ) [ 01111111]
br_ln282                (br               ) [ 00000000]
speclooptripcount_ln282 (speclooptripcount) [ 00000000]
specloopname_ln282      (specloopname     ) [ 00000000]
br_ln284                (br               ) [ 00111111]
ret_ln432               (ret              ) [ 00000000]
cmo                     (phi              ) [ 00010111]
icmp_ln284              (icmp             ) [ 00111111]
cmo_1                   (add              ) [ 00111111]
br_ln284                (br               ) [ 00000000]
speclooptripcount_ln284 (speclooptripcount) [ 00000000]
specloopname_ln284      (specloopname     ) [ 00000000]
br_ln286                (br               ) [ 00111111]
br_ln0                  (br               ) [ 01111111]
hmo                     (phi              ) [ 00001000]
trunc_ln286             (trunc            ) [ 00000111]
icmp_ln286              (icmp             ) [ 00111111]
hmo_1                   (add              ) [ 00111111]
br_ln286                (br               ) [ 00000000]
speclooptripcount_ln286 (speclooptripcount) [ 00000000]
specloopname_ln286      (specloopname     ) [ 00000000]
br_ln288                (br               ) [ 00111111]
br_ln0                  (br               ) [ 00111111]
wmo                     (phi              ) [ 00000100]
trunc_ln288             (trunc            ) [ 00000011]
icmp_ln288              (icmp             ) [ 00111111]
wmo_1                   (add              ) [ 00111111]
br_ln288                (br               ) [ 00000000]
speclooptripcount_ln288 (speclooptripcount) [ 00000000]
specloopname_ln288      (specloopname     ) [ 00000000]
br_ln290                (br               ) [ 00111111]
br_ln0                  (br               ) [ 00111111]
rmo                     (phi              ) [ 00000011]
icmp_ln290              (icmp             ) [ 00111111]
rmo_1                   (add              ) [ 00111111]
br_ln290                (br               ) [ 00000000]
br_ln0                  (br               ) [ 00111111]
speclooptripcount_ln290 (speclooptripcount) [ 00000000]
specloopname_ln290      (specloopname     ) [ 00000000]
call_ln221              (call             ) [ 00000000]
br_ln0                  (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="param">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_l2_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_l2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_l2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_l2_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_l2_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_l2_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_l2_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_l2_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_l2_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_l2_reduction_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_l2_4">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l2_reduction_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l2_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l2_reduction_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l2_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_l2_reduction_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_l2_7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_l2_reduction_8">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_l2_8">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="output_l2_reduction_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="output_l2_9">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="output_l2_reduction_10">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="output_l2_10">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="output_l2_reduction_11">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="output_l2_11">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="output_l2_reduction_12">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="output_l2_12">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="output_l2_reduction_13">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="output_l2_13">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="output_l2_reduction_14">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="output_l2_14">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="output_l2_reduction_15">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="output_l2_15">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="output_l2_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="output_l2_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="output_l2_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="output_l2_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1184.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="conv_out_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data_in_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weight_in_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bias_in_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="param_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1184" slack="0"/>
<pin id="222" dir="0" index="1" bw="1184" slack="0"/>
<pin id="223" dir="1" index="2" bw="1184" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="kmo_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kmo (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="kmo_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kmo/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="cmo_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cmo (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="cmo_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cmo/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="hmo_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hmo (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="hmo_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hmo/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="wmo_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wmo (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="wmo_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wmo/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="rmo_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rmo (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="rmo_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rmo/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_dataflow_parent_loop_proc_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="5"/>
<pin id="286" dir="0" index="2" bw="1184" slack="5"/>
<pin id="287" dir="0" index="3" bw="30" slack="4"/>
<pin id="288" dir="0" index="4" bw="64" slack="5"/>
<pin id="289" dir="0" index="5" bw="8" slack="0"/>
<pin id="290" dir="0" index="6" bw="32" slack="3"/>
<pin id="291" dir="0" index="7" bw="32" slack="0"/>
<pin id="292" dir="0" index="8" bw="64" slack="5"/>
<pin id="293" dir="0" index="9" bw="8" slack="0"/>
<pin id="294" dir="0" index="10" bw="30" slack="2"/>
<pin id="295" dir="0" index="11" bw="30" slack="1"/>
<pin id="296" dir="0" index="12" bw="64" slack="5"/>
<pin id="297" dir="0" index="13" bw="8" slack="0"/>
<pin id="298" dir="0" index="14" bw="32" slack="0"/>
<pin id="299" dir="0" index="15" bw="64" slack="5"/>
<pin id="300" dir="0" index="16" bw="8" slack="0"/>
<pin id="301" dir="0" index="17" bw="8" slack="0"/>
<pin id="302" dir="0" index="18" bw="8" slack="0"/>
<pin id="303" dir="0" index="19" bw="8" slack="0"/>
<pin id="304" dir="0" index="20" bw="8" slack="0"/>
<pin id="305" dir="0" index="21" bw="8" slack="0"/>
<pin id="306" dir="0" index="22" bw="8" slack="0"/>
<pin id="307" dir="0" index="23" bw="8" slack="0"/>
<pin id="308" dir="0" index="24" bw="8" slack="0"/>
<pin id="309" dir="0" index="25" bw="8" slack="0"/>
<pin id="310" dir="0" index="26" bw="8" slack="0"/>
<pin id="311" dir="0" index="27" bw="8" slack="0"/>
<pin id="312" dir="0" index="28" bw="32" slack="0"/>
<pin id="313" dir="0" index="29" bw="32" slack="0"/>
<pin id="314" dir="0" index="30" bw="32" slack="0"/>
<pin id="315" dir="0" index="31" bw="32" slack="0"/>
<pin id="316" dir="0" index="32" bw="32" slack="0"/>
<pin id="317" dir="0" index="33" bw="32" slack="0"/>
<pin id="318" dir="0" index="34" bw="32" slack="0"/>
<pin id="319" dir="0" index="35" bw="32" slack="0"/>
<pin id="320" dir="0" index="36" bw="32" slack="0"/>
<pin id="321" dir="0" index="37" bw="32" slack="0"/>
<pin id="322" dir="0" index="38" bw="32" slack="0"/>
<pin id="323" dir="0" index="39" bw="32" slack="0"/>
<pin id="324" dir="0" index="40" bw="32" slack="0"/>
<pin id="325" dir="0" index="41" bw="32" slack="0"/>
<pin id="326" dir="0" index="42" bw="32" slack="0"/>
<pin id="327" dir="0" index="43" bw="32" slack="0"/>
<pin id="328" dir="0" index="44" bw="32" slack="0"/>
<pin id="329" dir="0" index="45" bw="32" slack="0"/>
<pin id="330" dir="0" index="46" bw="32" slack="0"/>
<pin id="331" dir="0" index="47" bw="32" slack="0"/>
<pin id="332" dir="0" index="48" bw="32" slack="0"/>
<pin id="333" dir="0" index="49" bw="32" slack="0"/>
<pin id="334" dir="0" index="50" bw="32" slack="0"/>
<pin id="335" dir="0" index="51" bw="32" slack="0"/>
<pin id="336" dir="0" index="52" bw="32" slack="0"/>
<pin id="337" dir="0" index="53" bw="32" slack="0"/>
<pin id="338" dir="0" index="54" bw="32" slack="0"/>
<pin id="339" dir="0" index="55" bw="32" slack="0"/>
<pin id="340" dir="0" index="56" bw="32" slack="0"/>
<pin id="341" dir="0" index="57" bw="32" slack="0"/>
<pin id="342" dir="0" index="58" bw="32" slack="0"/>
<pin id="343" dir="0" index="59" bw="32" slack="0"/>
<pin id="344" dir="1" index="60" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln221/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="param_L2_TILENUM_S_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="1184" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="0" index="3" bw="10" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_L2_TILENUM_S/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1184" slack="0"/>
<pin id="409" dir="0" index="2" bw="10" slack="0"/>
<pin id="410" dir="0" index="3" bw="10" slack="0"/>
<pin id="411" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln282_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1184" slack="0"/>
<pin id="419" dir="0" index="2" bw="9" slack="0"/>
<pin id="420" dir="0" index="3" bw="9" slack="0"/>
<pin id="421" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_4/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln282_5_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1184" slack="0"/>
<pin id="429" dir="0" index="2" bw="10" slack="0"/>
<pin id="430" dir="0" index="3" bw="10" slack="0"/>
<pin id="431" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_5/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln282_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1184" slack="0"/>
<pin id="439" dir="0" index="2" bw="9" slack="0"/>
<pin id="440" dir="0" index="3" bw="9" slack="0"/>
<pin id="441" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_6/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln282_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1184" slack="0"/>
<pin id="449" dir="0" index="2" bw="9" slack="0"/>
<pin id="450" dir="0" index="3" bw="9" slack="0"/>
<pin id="451" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_7/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln282_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln282/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln282_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="kmo_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kmo_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln284_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cmo_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cmo_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln286_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln286/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln286_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="3"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="hmo_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hmo_1/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln288_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln288/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln288_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="4"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="wmo_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wmo_1/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln290_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="5"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="rmo_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rmo_1/6 "/>
</bind>
</comp>

<comp id="523" class="1005" name="conv_out_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="5"/>
<pin id="525" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="data_in_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="5"/>
<pin id="530" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="weight_in_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="5"/>
<pin id="535" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="weight_in_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="bias_in_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="5"/>
<pin id="540" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="bias_in_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="param_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1184" slack="5"/>
<pin id="545" dir="1" index="1" bw="1184" slack="5"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="param_L2_TILENUM_S_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="5"/>
<pin id="550" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="param_L2_TILENUM_S "/>
</bind>
</comp>

<comp id="553" class="1005" name="trunc_ln_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="5"/>
<pin id="555" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="558" class="1005" name="trunc_ln282_4_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="4"/>
<pin id="560" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln282_4 "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln282_5_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="3"/>
<pin id="565" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln282_5 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln282_6_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="2"/>
<pin id="570" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln282_6 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln282_7_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_7 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln282_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="30" slack="4"/>
<pin id="580" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln282 "/>
</bind>
</comp>

<comp id="586" class="1005" name="kmo_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="kmo_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="cmo_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cmo_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="trunc_ln286_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="30" slack="2"/>
<pin id="601" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln286 "/>
</bind>
</comp>

<comp id="607" class="1005" name="hmo_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="hmo_1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="trunc_ln288_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="30" slack="1"/>
<pin id="614" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln288 "/>
</bind>
</comp>

<comp id="620" class="1005" name="wmo_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wmo_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="rmo_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rmo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="200"><net_src comp="142" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="142" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="142" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="142" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="144" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="114" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="114" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="114" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="114" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="114" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="345"><net_src comp="192" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="283" pin=5"/></net>

<net id="347"><net_src comp="237" pin="1"/><net_sink comp="283" pin=6"/></net>

<net id="348"><net_src comp="275" pin="4"/><net_sink comp="283" pin=7"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="283" pin=9"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="283" pin=13"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="283" pin=14"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="283" pin=16"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="283" pin=17"/></net>

<net id="354"><net_src comp="22" pin="0"/><net_sink comp="283" pin=18"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="283" pin=19"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="283" pin=20"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="283" pin=21"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="283" pin=22"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="283" pin=23"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="283" pin=24"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="283" pin=25"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="283" pin=26"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="283" pin=27"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="283" pin=28"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="283" pin=29"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="283" pin=30"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="283" pin=31"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="283" pin=32"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="283" pin=33"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="283" pin=34"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="283" pin=35"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="283" pin=36"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="283" pin=37"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="283" pin=38"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="283" pin=39"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="283" pin=40"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="283" pin=41"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="283" pin=42"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="283" pin=43"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="283" pin=44"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="283" pin=45"/></net>

<net id="382"><net_src comp="78" pin="0"/><net_sink comp="283" pin=46"/></net>

<net id="383"><net_src comp="80" pin="0"/><net_sink comp="283" pin=47"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="283" pin=48"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="283" pin=49"/></net>

<net id="386"><net_src comp="86" pin="0"/><net_sink comp="283" pin=50"/></net>

<net id="387"><net_src comp="88" pin="0"/><net_sink comp="283" pin=51"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="283" pin=52"/></net>

<net id="389"><net_src comp="92" pin="0"/><net_sink comp="283" pin=53"/></net>

<net id="390"><net_src comp="94" pin="0"/><net_sink comp="283" pin=54"/></net>

<net id="391"><net_src comp="96" pin="0"/><net_sink comp="283" pin=55"/></net>

<net id="392"><net_src comp="98" pin="0"/><net_sink comp="283" pin=56"/></net>

<net id="393"><net_src comp="100" pin="0"/><net_sink comp="283" pin=57"/></net>

<net id="394"><net_src comp="102" pin="0"/><net_sink comp="283" pin=58"/></net>

<net id="395"><net_src comp="104" pin="0"/><net_sink comp="283" pin=59"/></net>

<net id="402"><net_src comp="146" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="220" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="148" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="150" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="412"><net_src comp="146" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="220" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="152" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="154" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="146" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="220" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="156" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="158" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="146" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="220" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="160" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="162" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="146" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="220" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="164" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="166" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="452"><net_src comp="146" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="220" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="168" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="170" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="230" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="230" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="172" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="230" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="241" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="241" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="172" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="253" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="253" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="172" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="253" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="264" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="264" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="172" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="264" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="275" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="275" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="172" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="196" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="283" pin=15"/></net>

<net id="531"><net_src comp="202" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="283" pin=12"/></net>

<net id="536"><net_src comp="208" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="283" pin=8"/></net>

<net id="541"><net_src comp="214" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="283" pin=4"/></net>

<net id="546"><net_src comp="220" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="551"><net_src comp="396" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="556"><net_src comp="406" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="561"><net_src comp="416" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="566"><net_src comp="426" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="571"><net_src comp="436" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="576"><net_src comp="446" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="581"><net_src comp="456" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="283" pin=3"/></net>

<net id="589"><net_src comp="465" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="597"><net_src comp="476" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="602"><net_src comp="482" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="283" pin=10"/></net>

<net id="610"><net_src comp="491" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="615"><net_src comp="497" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="283" pin=11"/></net>

<net id="623"><net_src comp="506" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="631"><net_src comp="517" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="275" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {6 7 }
	Port: bias_l2_0 | {6 7 }
	Port: bias_l2_1 | {6 7 }
	Port: bias_l2_2 | {6 7 }
	Port: bias_l2_3 | {6 7 }
	Port: weight_l2_0 | {6 7 }
	Port: weight_l2_1 | {6 7 }
	Port: weight_l2_2 | {6 7 }
	Port: weight_l2_3 | {6 7 }
	Port: data_l2_0 | {6 7 }
	Port: data_l2_1 | {6 7 }
	Port: data_l2_2 | {6 7 }
	Port: data_l2_3 | {6 7 }
	Port: output_l2_reduction_0 | {6 7 }
	Port: output_l2_reduction_1 | {6 7 }
	Port: output_l2_reduction_2 | {6 7 }
	Port: output_l2_reduction_3 | {6 7 }
	Port: output_l2_reduction_4 | {6 7 }
	Port: output_l2_4 | {6 7 }
	Port: output_l2_reduction_5 | {6 7 }
	Port: output_l2_5 | {6 7 }
	Port: output_l2_reduction_6 | {6 7 }
	Port: output_l2_6 | {6 7 }
	Port: output_l2_reduction_7 | {6 7 }
	Port: output_l2_7 | {6 7 }
	Port: output_l2_reduction_8 | {6 7 }
	Port: output_l2_8 | {6 7 }
	Port: output_l2_reduction_9 | {6 7 }
	Port: output_l2_9 | {6 7 }
	Port: output_l2_reduction_10 | {6 7 }
	Port: output_l2_10 | {6 7 }
	Port: output_l2_reduction_11 | {6 7 }
	Port: output_l2_11 | {6 7 }
	Port: output_l2_reduction_12 | {6 7 }
	Port: output_l2_12 | {6 7 }
	Port: output_l2_reduction_13 | {6 7 }
	Port: output_l2_13 | {6 7 }
	Port: output_l2_reduction_14 | {6 7 }
	Port: output_l2_14 | {6 7 }
	Port: output_l2_reduction_15 | {6 7 }
	Port: output_l2_15 | {6 7 }
	Port: output_l2_0 | {6 7 }
	Port: output_l2_1 | {6 7 }
	Port: output_l2_2 | {6 7 }
	Port: output_l2_3 | {6 7 }
 - Input state : 
	Port: Conv_sysarr : gmem0 | {6 7 }
	Port: Conv_sysarr : gmem1 | {6 7 }
	Port: Conv_sysarr : gmem2 | {6 7 }
	Port: Conv_sysarr : gmem3 | {6 7 }
	Port: Conv_sysarr : param | {1 }
	Port: Conv_sysarr : bias_in | {1 }
	Port: Conv_sysarr : weight_in | {1 }
	Port: Conv_sysarr : data_in | {1 }
	Port: Conv_sysarr : conv_out | {1 }
	Port: Conv_sysarr : bias_l2_0 | {6 7 }
	Port: Conv_sysarr : bias_l2_1 | {6 7 }
	Port: Conv_sysarr : bias_l2_2 | {6 7 }
	Port: Conv_sysarr : bias_l2_3 | {6 7 }
	Port: Conv_sysarr : weight_l2_0 | {6 7 }
	Port: Conv_sysarr : weight_l2_1 | {6 7 }
	Port: Conv_sysarr : weight_l2_2 | {6 7 }
	Port: Conv_sysarr : weight_l2_3 | {6 7 }
	Port: Conv_sysarr : data_l2_0 | {6 7 }
	Port: Conv_sysarr : data_l2_1 | {6 7 }
	Port: Conv_sysarr : data_l2_2 | {6 7 }
	Port: Conv_sysarr : data_l2_3 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_0 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_1 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_2 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_3 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_4 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_5 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_6 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_7 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_8 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_9 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_10 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_11 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_12 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_13 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_14 | {6 7 }
	Port: Conv_sysarr : output_l2_reduction_15 | {6 7 }
	Port: Conv_sysarr : output_l2_0 | {6 7 }
	Port: Conv_sysarr : output_l2_1 | {6 7 }
	Port: Conv_sysarr : output_l2_2 | {6 7 }
	Port: Conv_sysarr : output_l2_3 | {6 7 }
  - Chain level:
	State 1
	State 2
		trunc_ln282 : 1
		icmp_ln282 : 1
		kmo_1 : 1
		br_ln282 : 2
	State 3
		icmp_ln284 : 1
		cmo_1 : 1
		br_ln284 : 2
	State 4
		trunc_ln286 : 1
		icmp_ln286 : 1
		hmo_1 : 1
		br_ln286 : 2
	State 5
		trunc_ln288 : 1
		icmp_ln288 : 1
		wmo_1 : 1
		br_ln288 : 2
	State 6
		icmp_ln290 : 1
		rmo_1 : 1
		br_ln290 : 2
		call_ln221 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_283 |    32   |   134   | 133.933 |  43536  |  52286  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |             kmo_1_fu_465             |    0    |    0    |    0    |    0    |    39   |
|          |             cmo_1_fu_476             |    0    |    0    |    0    |    0    |    39   |
|    add   |             hmo_1_fu_491             |    0    |    0    |    0    |    0    |    39   |
|          |             wmo_1_fu_506             |    0    |    0    |    0    |    0    |    39   |
|          |             rmo_1_fu_517             |    0    |    0    |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |           icmp_ln282_fu_460          |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln284_fu_471          |    0    |    0    |    0    |    0    |    20   |
|   icmp   |           icmp_ln286_fu_486          |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln288_fu_501          |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln290_fu_512          |    0    |    0    |    0    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |       conv_out_read_read_fu_196      |    0    |    0    |    0    |    0    |    0    |
|          |       data_in_read_read_fu_202       |    0    |    0    |    0    |    0    |    0    |
|   read   |      weight_in_read_read_fu_208      |    0    |    0    |    0    |    0    |    0    |
|          |       bias_in_read_read_fu_214       |    0    |    0    |    0    |    0    |    0    |
|          |        param_read_read_fu_220        |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |       param_L2_TILENUM_S_fu_396      |    0    |    0    |    0    |    0    |    0    |
|          |            trunc_ln_fu_406           |    0    |    0    |    0    |    0    |    0    |
|partselect|         trunc_ln282_4_fu_416         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln282_5_fu_426         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln282_6_fu_436         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln282_7_fu_446         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|          |          trunc_ln282_fu_456          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln286_fu_482          |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln288_fu_497          |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                      |    32   |   134   | 133.933 |  43536  |  52581  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|       bias_l2_0      |    0   |   16   |    1   |
|       bias_l2_1      |    0   |   16   |    1   |
|       bias_l2_2      |    0   |   16   |    1   |
|       bias_l2_3      |    0   |   16   |    1   |
|       data_l2_0      |    1   |    0   |    0   |
|       data_l2_1      |    1   |    0   |    0   |
|       data_l2_2      |    1   |    0   |    0   |
|       data_l2_3      |    1   |    0   |    0   |
|      output_l2_0     |    4   |    0   |    0   |
|      output_l2_1     |    4   |    0   |    0   |
|     output_l2_10     |    4   |    0   |    0   |
|     output_l2_11     |    4   |    0   |    0   |
|     output_l2_12     |    4   |    0   |    0   |
|     output_l2_13     |    4   |    0   |    0   |
|     output_l2_14     |    4   |    0   |    0   |
|     output_l2_15     |    4   |    0   |    0   |
|      output_l2_2     |    4   |    0   |    0   |
|      output_l2_3     |    4   |    0   |    0   |
|      output_l2_4     |    4   |    0   |    0   |
|      output_l2_5     |    4   |    0   |    0   |
|      output_l2_6     |    4   |    0   |    0   |
|      output_l2_7     |    4   |    0   |    0   |
|      output_l2_8     |    4   |    0   |    0   |
|      output_l2_9     |    4   |    0   |    0   |
| output_l2_reduction_0|    4   |    0   |    0   |
| output_l2_reduction_1|    4   |    0   |    0   |
|output_l2_reduction_10|    4   |    0   |    0   |
|output_l2_reduction_11|    4   |    0   |    0   |
|output_l2_reduction_12|    4   |    0   |    0   |
|output_l2_reduction_13|    4   |    0   |    0   |
|output_l2_reduction_14|    4   |    0   |    0   |
|output_l2_reduction_15|    4   |    0   |    0   |
| output_l2_reduction_2|    4   |    0   |    0   |
| output_l2_reduction_3|    4   |    0   |    0   |
| output_l2_reduction_4|    4   |    0   |    0   |
| output_l2_reduction_5|    4   |    0   |    0   |
| output_l2_reduction_6|    4   |    0   |    0   |
| output_l2_reduction_7|    4   |    0   |    0   |
| output_l2_reduction_8|    4   |    0   |    0   |
| output_l2_reduction_9|    4   |    0   |    0   |
|      weight_l2_0     |    2   |    0   |    0   |
|      weight_l2_1     |    2   |    0   |    0   |
|      weight_l2_2     |    2   |    0   |    0   |
|      weight_l2_3     |    2   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   140  |   64   |    4   |
+----------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   bias_in_read_reg_538   |   64   |
|       cmo_1_reg_594      |   32   |
|        cmo_reg_237       |   32   |
|   conv_out_read_reg_523  |   64   |
|   data_in_read_reg_528   |   64   |
|       hmo_1_reg_607      |   32   |
|        hmo_reg_249       |   32   |
|       kmo_1_reg_586      |   32   |
|        kmo_reg_226       |   32   |
|param_L2_TILENUM_S_reg_548|   32   |
|    param_read_reg_543    |  1184  |
|       rmo_1_reg_628      |   32   |
|        rmo_reg_271       |   32   |
|   trunc_ln282_4_reg_558  |   32   |
|   trunc_ln282_5_reg_563  |   32   |
|   trunc_ln282_6_reg_568  |   32   |
|   trunc_ln282_7_reg_573  |   32   |
|    trunc_ln282_reg_578   |   30   |
|    trunc_ln286_reg_599   |   30   |
|    trunc_ln288_reg_612   |   30   |
|     trunc_ln_reg_553     |   32   |
|  weight_in_read_reg_533  |   64   |
|       wmo_1_reg_620      |   32   |
|        wmo_reg_260       |   32   |
+--------------------------+--------+
|           Total          |  2042  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| cmo_reg_237 |  p0  |   2  |  32  |   64   ||    9    |
| rmo_reg_271 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   128  ||  1.206  ||    18   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   32   |   134  |   133  |  43536 |  52581 |
|   Memory  |   140  |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |  2042  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   172  |   134  |   135  |  45642 |  52603 |
+-----------+--------+--------+--------+--------+--------+
