// Seed: 3750162853
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  initial begin
    id_2[1'b0 : 1'b0] = id_3;
  end
endmodule
