Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Xhaar/Desktop/MIPS2000VHDL/Toplevel_tb_isim_beh.exe" -prj "C:/Users/Xhaar/Desktop/MIPS2000VHDL/Toplevel_tb_beh.prj" "work.Toplevel_tb" 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/rom.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/lfsr.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/counter.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/atpg_counter.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/SLT.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/SHIFT.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/OR_tree.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mux_4to1_x64.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mux_4to1_32x.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_lfsr.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_dtrm.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_atpg.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_32x32.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/misr.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/LU.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/addsub32x.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/XOR32bit.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/spdistram_512x32_3.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/spdistram_512x32_2.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/spdistram_512x32_1.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/spdistram_512x32_0.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/spdistram_2kx8.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/SL2.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/reg_file_block.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/R32we.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/R32.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mux_5to1_32x.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mux_2to1_32x.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/MUX3to1x32bit.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/INC.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/EXT_sz.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/DFT_Mult.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/DFF.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/CNTR_aux.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/BUS32_aux.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/AND2bit.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/ADD32bit.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/IMEM.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/DMEM.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/datapath.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/CNTR_fsm.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/CNTR_comp.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/toplevel.vhd" into library work
Parsing VHDL file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/Toplevel_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package textio from library std
Using precompiled package vital_timing from library ieee
Using precompiled package vital_primitives from library ieee
Compiling architecture structural of entity bus32_aux [bus32_aux_default]
Compiling architecture behavioral of entity cntr_comb [cntr_comb_default]
Compiling architecture behavioral of entity cntr_fsm [cntr_fsm_default]
Compiling architecture behavioral of entity r32we [r32we_default]
Compiling architecture behavioral of entity inc [inc_default]
Compiling architecture behavioral of entity r32 [r32_default]
Compiling architecture regfile_block of entity regfile_bl [regfile_bl_default]
Compiling architecture behavioral of entity ext_sz [ext_sz_default]
Compiling architecture structural of entity cntr_aux [cntr_aux_default]
Compiling architecture structural of entity sl2 [sl2_default]
Compiling architecture structural of entity mux_2to1_32x [mux_2to1_32x_default]
Compiling architecture behavioral of entity add32bit [add32bit_default]
Compiling architecture structural of entity addsub32x [addsub32x_default]
Compiling architecture structural of entity lu [lu_default]
Compiling architecture structural of entity mux4to1_32x [mux4to1_32x_default]
Compiling architecture structural of entity or_tree [or_tree_default]
Compiling architecture behavioral of entity slt [slt_default]
Compiling architecture behavioral of entity shift [shift_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity dff [dff_default]
Compiling architecture behavioral of entity xor32bit [xor32bit_default]
Compiling architecture behavioral of entity and2bit [and2bit_default]
Compiling architecture behavioral of entity mux3to1x32bit [mux3to1x32bit_default]
Compiling architecture modular of entity lfsr [lfsr_default]
Compiling architecture stractural of entity mult_lfsr [mult_lfsr_default]
Compiling architecture behv of entity counter [\counter(8)\]
Compiling architecture stractural of entity mult_dtrm [mult_dtrm_default]
Compiling architecture behavioral of entity atpg_counter [atpg_counter_default]
Compiling architecture arch of entity rom [rom_default]
Compiling architecture behavioral of entity mult_atpg [mult_atpg_default]
Compiling architecture structural of entity mux_4to1_x64 [mux_4to1_x64_default]
Compiling architecture behavioral of entity mult_32x32 [mult_32x32_default]
Compiling architecture modular of entity misr [misr_default]
Compiling architecture stractural of entity dft_mult [dft_mult_default]
Compiling architecture behavioral of entity mux_5to1_32x [mux_5to1_32x_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling package vcomponents
Compiling package vpkg
Compiling architecture ramb16_s9_v of entity ramb16_s9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture syn of entity spdistram [spdistram_default]
Compiling architecture structural of entity dmem [dmem_default]
Compiling architecture ramb16_s36_v of entity ramb16_s36 [\RAMB16_S36("0000000000000000000...]
Compiling architecture syn of entity spdistram32_0 [spdistram32_0_default]
Compiling architecture ramb16_s36_v of entity ramb16_s36 [\RAMB16_S36("0000000000000000000...]
Compiling architecture syn of entity spdistram32_1 [spdistram32_1_default]
Compiling architecture syn of entity spdistram32_2 [spdistram32_2_default]
Compiling architecture syn of entity spdistram32_3 [spdistram32_3_default]
Compiling architecture structural of entity imem [imem_default]
Compiling architecture behavioral of entity toplevel [toplevel_default]
Compiling architecture behavior of entity toplevel_tb
Time Resolution for simulation is 1ps.
Waiting for 36 sub-compilation(s) to finish...
Compiled 105 VHDL Units
Built simulation executable C:/Users/Xhaar/Desktop/MIPS2000VHDL/Toplevel_tb_isim_beh.exe
Fuse Memory Usage: 55704 KB
Fuse CPU Usage: 1639 ms
