# arithmetic-logical-unit
A Verilog Simulation of Arithmetic and Logical Unit


## Output

<img width="600" height="800" alt="Screenshot From 2025-10-12 10-52-24" src="https://github.com/user-attachments/assets/72b5d7fc-bc62-42c9-8265-5d2e4fd15653" />

<img width="600" height="800" alt="Screenshot From 2025-10-12 10-52-37" src="https://github.com/user-attachments/assets/0938dad7-3bc3-47fe-88d1-dd58542688a7" />
