.include "macros.inc"

.section .text, "ax"
.global TRKDoNotifyStopped
TRKDoNotifyStopped:
/* 800C3908 000BE808  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800C390C 000BE80C  7C 08 02 A6 */	mflr r0
/* 800C3910 000BE810  90 01 00 24 */	stw r0, 0x24(r1)
/* 800C3914 000BE814  38 81 00 08 */	addi r4, r1, 8
/* 800C3918 000BE818  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800C391C 000BE81C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800C3920 000BE820  7C 7E 1B 78 */	mr r30, r3
/* 800C3924 000BE824  38 61 00 0C */	addi r3, r1, 0xc
/* 800C3928 000BE828  4B FF E3 7D */	bl TRKGetFreeBuffer
/* 800C392C 000BE82C  7C 7F 1B 79 */	or. r31, r3, r3
/* 800C3930 000BE830  40 82 00 54 */	bne lbl_800C3984
/* 800C3934 000BE834  40 82 00 20 */	bne lbl_800C3954
/* 800C3938 000BE838  2C 1E 00 90 */	cmpwi r30, 0x90
/* 800C393C 000BE83C  40 82 00 10 */	bne lbl_800C394C
/* 800C3940 000BE840  80 61 00 08 */	lwz r3, 8(r1)
/* 800C3944 000BE844  48 00 09 09 */	bl TRKTargetAddStopInfo
/* 800C3948 000BE848  48 00 00 0C */	b lbl_800C3954
lbl_800C394C:
/* 800C394C 000BE84C  80 61 00 08 */	lwz r3, 8(r1)
/* 800C3950 000BE850  48 00 08 79 */	bl TRKTargetAddExceptionInfo
lbl_800C3954:
/* 800C3954 000BE854  80 61 00 08 */	lwz r3, 8(r1)
/* 800C3958 000BE858  38 81 00 10 */	addi r4, r1, 0x10
/* 800C395C 000BE85C  38 A0 00 02 */	li r5, 2
/* 800C3960 000BE860  38 C0 00 03 */	li r6, 3
/* 800C3964 000BE864  38 E0 00 01 */	li r7, 1
/* 800C3968 000BE868  4B FF FB E9 */	bl TRKRequestSend
/* 800C396C 000BE86C  7C 7F 1B 79 */	or. r31, r3, r3
/* 800C3970 000BE870  40 82 00 0C */	bne lbl_800C397C
/* 800C3974 000BE874  80 61 00 10 */	lwz r3, 0x10(r1)
/* 800C3978 000BE878  4B FF E2 9D */	bl TRKReleaseBuffer
lbl_800C397C:
/* 800C397C 000BE87C  80 61 00 0C */	lwz r3, 0xc(r1)
/* 800C3980 000BE880  4B FF E2 95 */	bl TRKReleaseBuffer
lbl_800C3984:
/* 800C3984 000BE884  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800C3988 000BE888  7F E3 FB 78 */	mr r3, r31
/* 800C398C 000BE88C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800C3990 000BE890  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800C3994 000BE894  7C 08 03 A6 */	mtlr r0
/* 800C3998 000BE898  38 21 00 20 */	addi r1, r1, 0x20
/* 800C399C 000BE89C  4E 80 00 20 */	blr 
