package li.cil.sedna.riscv;

import it.unimi.dsi.fastutil.ints.Int2ObjectMap;
import it.unimi.dsi.fastutil.ints.Int2ObjectOpenHashMap;
import it.unimi.dsi.fastutil.ints.IntOpenHashSet;
import it.unimi.dsi.fastutil.ints.IntSet;
import li.cil.sedna.api.memory.MemoryMap;
import li.cil.sedna.api.memory.MemoryRange;
import li.cil.sedna.api.device.InterruptController;
import li.cil.sedna.api.device.Steppable;
import li.cil.sedna.api.memory.MemoryAccessException;
import li.cil.sedna.api.device.MemoryMappedDevice;
import li.cil.sedna.api.device.PhysicalMemory;
import li.cil.sedna.api.Sizes;
import li.cil.sedna.api.device.rtc.RealTimeCounter;
import li.cil.sedna.utils.BitUtils;
import li.cil.sedna.memory.exception.*;
import li.cil.sedna.riscv.dbt.Trace;
import li.cil.sedna.riscv.dbt.Translator;
import li.cil.sedna.riscv.dbt.TranslatorJob;
import li.cil.sedna.riscv.exception.R5BreakpointException;
import li.cil.sedna.riscv.exception.R5ECallException;
import li.cil.sedna.riscv.exception.R5Exception;
import li.cil.sedna.riscv.exception.R5IllegalInstructionException;
import org.apache.logging.log4j.LogManager;
import org.apache.logging.log4j.Logger;

import javax.annotation.Nullable;
import java.util.Arrays;
import java.util.concurrent.ConcurrentLinkedQueue;
import java.util.concurrent.ExecutorService;
import java.util.concurrent.Executors;
import java.util.concurrent.atomic.AtomicInteger;

/**
 * RISC-V
 * <p>
 * Based on ISA specifications found at https://riscv.org/technical/specifications/
 * <ul>
 * <li>Volume 1, Unprivileged Spec v.20191213</li>
 * <li>Volume 2, Privileged Spec v.20190608</li>
 * </ul>
 * <p>
 * Implemented extensions:
 * <ul>
 * <li>RV32I Base Integer Instruction Set, Version 2.1</li>
 * <li>"Zifencei" Instruction-Fetch Fence, Version 2.0</li>
 * <li>"M" Standard Extension for Integer Multiplication and Division, Version 2.0</li>
 * <li>"A" Standard Extension for Atomic Instructions, Version 2.1</li>
 * <li>"Zicsr", Control and Status Register (CSR) Instructions, Version 2.0</li>
 * <li>TODO "F" Standard Extension for Single-Precision Floating-Point, Version 2.2</li>
 * <li>TODO "D"</li>
 * <li>"C" Standard Extension for Compressed Instructions, Version 2.0</li>
 * </ul>
 */
public class R5CPU implements Steppable, RealTimeCounter, InterruptController {
    private static final Logger LOGGER = LogManager.getLogger();

    private static final int PC_INIT = 0x1000; // Initial position of program counter.

    private static final int XLEN = 32; // Integer register width.

    // Base ISA descriptor CSR (misa) (V2p16).
    private static final int MISA = (R5.mxl(XLEN) << (XLEN - 2)) | R5.isa('I', 'M', 'A', 'S', 'U', 'C'); // 'F', 'D'

    // UBE, SBE, MBE hardcoded to zero for little endianness.
    private static final int MSTATUS_MASK = ~R5.STATUS_UBE_MASK;

    // No time and no high perf counters.
    private static final int COUNTEREN_MASK = R5.MCOUNTERN_CY | R5.MCOUNTERN_IR;

    // Supervisor status (sstatus) CSR mask over mstatus.
    private static final int SSTATUS_MASK = (R5.STATUS_UIE_MASK | R5.STATUS_SIE_MASK |
                                             R5.STATUS_UPIE_MASK | R5.STATUS_SPIE_MASK |
                                             R5.STATUS_SPP_MASK | R5.STATUS_FS_MASK |
                                             R5.STATUS_XS_MASK | R5.STATUS_SUM_MASK |
                                             R5.STATUS_MXR_MASK | R5.STATUS_SD_MASK);

    // Translation look-aside buffer config.
    private static final int TLB_SIZE = 256; // Must be a power of two for fast modulo via `& (TLB_SIZE - 1)`.

    // Knobs for tweaking dynamic binary translation.
    private static final int HOT_TRACE_COUNT = 16; // Must be a power of to for (x - 1) masking.
    private static final int TRACE_COUNT_THRESHOLD = 20;
    private static final int EXPECTED_MAX_TRACE_COUNT = 4 * 1024;

    ///////////////////////////////////////////////////////////////////
    // RV32I
    private int pc; // Program counter.
    private final int[] x = new int[32]; // Integer registers.

    ///////////////////////////////////////////////////////////////////
    // RV32F
//    private final float[] f = new float[32]; // Float registers.
//    private byte fflags; // fcsr[4:0] := NV . DZ . OF . UF . NX
//    private byte frm; // fcsr[7:5]

    ///////////////////////////////////////////////////////////////////
    // RV32A
    private int reservation_set = -1; // Reservation set for RV32A's LR/SC.

    ///////////////////////////////////////////////////////////////////
    // User-level CSRs
    private long mcycle;

    // Machine-level CSRs
    private int mstatus, mstatush; // Machine Status Register
    private int mtvec; // Machine Trap-Vector Base-Address Register; 0b11=Mode: 0=direct, 1=vectored
    private int medeleg, mideleg; // Machine Trap Delegation Registers
    private final AtomicInteger mip = new AtomicInteger(); // Pending Interrupts
    private int mie; // Enabled Interrupts
    private int mcounteren; // Machine Counter-Enable Register
    private int mscratch; // Machine Scratch Register
    private int mepc; // Machine Exception Program Counter
    private int mcause; // Machine Cause Register
    private int mtval; //  Machine Trap Value Register

    // Supervisor-level CSRs
    private int stvec; // Supervisor Trap Vector Base Address Register; 0b11=Mode: 0=direct, 1=vectored
    private int scounteren; // Supervisor Counter-Enable Register
    private int sscratch; // Supervisor Scratch Register
    private int sepc; // Supervisor Exception Program Counter
    private int scause; // Supervisor Cause Register
    private int stval; // Supervisor Trap Value Register
    private int satp; // Supervisor Address Translation and Protection Register

    ///////////////////////////////////////////////////////////////////
    // Misc. state
    private int priv; // Current privilege level.
    private boolean waitingForInterrupt;

    ///////////////////////////////////////////////////////////////////
    // Memory access

    // Translation look-aside buffers.
    private final TLBEntry[] fetchTLB = new TLBEntry[TLB_SIZE];
    private final TLBEntry[] loadTLB = new TLBEntry[TLB_SIZE];
    private final TLBEntry[] storeTLB = new TLBEntry[TLB_SIZE];

    // Access to physical memory for load/store operations.
    private final MemoryMap physicalMemory;

    ///////////////////////////////////////////////////////////////////
    // Dynamic binary translation
    private final WatchedTrace[] watchedTraces = new WatchedTrace[HOT_TRACE_COUNT];
    private final Int2ObjectMap<Trace> traces = new Int2ObjectOpenHashMap<>(EXPECTED_MAX_TRACE_COUNT);
    private final IntSet tracesRequested = new IntOpenHashSet(EXPECTED_MAX_TRACE_COUNT);
    private volatile TranslatorDataExchange translatorDataExchange = new TranslatorDataExchange();
    private static final ExecutorService translators = Executors.newFixedThreadPool(
            Math.min(4, Runtime.getRuntime().availableProcessors()), r -> {
                final Thread thread = new Thread(r, "RISC-V Translator Thread");
                thread.setDaemon(true);
                return thread;
            });

    ///////////////////////////////////////////////////////////////////
    // Real time counter -- at least in RISC-V Linux 5.1 the mtime CSR is needed in add_device_randomness
    // where it doesn't use the SBI. Not implementing it would cause an illegal instruction exception
    // halting the system.
    private final RealTimeCounter rtc;

    public R5CPU(final MemoryMap physicalMemory, @Nullable final RealTimeCounter rtc) {
        this.rtc = rtc != null ? rtc : this;
        this.physicalMemory = physicalMemory;

        for (int i = 0; i < TLB_SIZE; i++) {
            fetchTLB[i] = new TLBEntry();
        }
        for (int i = 0; i < TLB_SIZE; i++) {
            loadTLB[i] = new TLBEntry();
        }
        for (int i = 0; i < TLB_SIZE; i++) {
            storeTLB[i] = new TLBEntry();
        }

        for (int i = 0; i < watchedTraces.length; i++) {
            watchedTraces[i] = new WatchedTrace();
        }

        reset();
    }

    public R5CPU(final MemoryMap physicalMemory) {
        this(physicalMemory, null);
    }

    public void reset() {
        reset(true, PC_INIT);
    }

    public void reset(final boolean hard, final int pc) {
        this.pc = pc;
        waitingForInterrupt = false;

        // Volume 2, 3.3 Reset
        priv = R5.PRIVILEGE_M;
        mstatus = mstatus & ~R5.STATUS_MIE_MASK;
        mstatus = mstatus & ~R5.STATUS_MPRV_MASK;
        mcause = 0;

        flushTLB();
        flushTraces();

        if (hard) {
            Arrays.fill(x, 0);

            reservation_set = -1;

            mcycle = 0;

            mstatus = 0;
            mtvec = 0;
            medeleg = 0;
            mideleg = 0;
            mip.set(0);
            mie = 0;
            mcounteren = 0;
            mscratch = 0;
            mepc = 0;
            mtval = 0;

            stvec = 0;
            scounteren = 0;
            sscratch = 0;
            sepc = 0;
            scause = 0;
            stval = 0;
            satp = 0;
        }
    }

    @Override
    public long getTime() {
        return mcycle;
    }

    @Override
    public int getFrequency() {
        return 50_000_000;
    }

    @Override
    public void raiseInterrupts(final int mask) {
        mip.updateAndGet(operand -> operand | mask);
        if (waitingForInterrupt && (mip.get() & mie) != 0) {
            waitingForInterrupt = false;
        }
    }

    @Override
    public void lowerInterrupts(final int mask) {
        mip.updateAndGet(operand -> operand & ~mask);
    }

    @Override
    public int getRaisedInterrupts() {
        return mip.get();
    }

    public void step(final int cycles) {
        if (waitingForInterrupt) {
            mcycle += cycles;
            return;
        }

        processTranslatedTraces();

        final long cycleLimit = mcycle + cycles;
        while (!waitingForInterrupt && mcycle < cycleLimit) {
            final int pending = mip.get() & mie;
            if (pending != 0) {
                raiseInterrupt(pending);
            }

            try {
                interpret();
            } catch (final LoadPageFaultException e) {
                raiseException(R5.EXCEPTION_LOAD_PAGE_FAULT, e.getAddress());
            } catch (final StorePageFaultException e) {
                raiseException(R5.EXCEPTION_STORE_PAGE_FAULT, e.getAddress());
            } catch (final FetchPageFaultException e) {
                raiseException(R5.EXCEPTION_FETCH_PAGE_FAULT, e.getAddress());
            } catch (final LoadFaultException e) {
                raiseException(R5.EXCEPTION_FAULT_LOAD, e.getAddress());
            } catch (final StoreFaultException e) {
                raiseException(R5.EXCEPTION_FAULT_STORE, e.getAddress());
            } catch (final FetchFaultException e) {
                raiseException(R5.EXCEPTION_FAULT_FETCH, e.getAddress());
            } catch (final MisalignedLoadException e) {
                raiseException(R5.EXCEPTION_MISALIGNED_LOAD, e.getAddress());
            } catch (final MisalignedStoreException e) {
                raiseException(R5.EXCEPTION_MISALIGNED_STORE, e.getAddress());
            } catch (final MisalignedFetchException e) {
                raiseException(R5.EXCEPTION_MISALIGNED_FETCH, e.getAddress());
            } catch (final MemoryAccessException e) {
                throw new AssertionError();
            } catch (final R5Exception e) {
                raiseException(e.getExceptionCause(), e.getExceptionValue());
            }
        }

        if (waitingForInterrupt && mcycle < cycleLimit) {
            mcycle = cycleLimit;
        }
    }

    private void runTranslator() {
        for (; ; ) {
            final TranslatorDataExchange dataExchange = this.translatorDataExchange;
            final TranslatorJob request = dataExchange.translatorRequests.poll();
            if (request == null) {
                break;
            }

            // May return null in case the translator decided the generated trace was too short.
            request.trace = Translator.translateTrace(request);
            if (request.trace != null) {
                dataExchange.translationResponses.add(request);
            }
        }
    }

    private void processTranslatedTraces() {
        TranslatorJob response;
        while ((response = translatorDataExchange.translationResponses.poll()) != null) {
            traces.put(response.pc, response.trace);
            tracesRequested.remove(response.pc);
        }
    }

    private void requestTraceTranslation(final MemoryMappedDevice device, final int instOffset, final int instEnd, final int toPC, final int inst) {
        /*
        if (tracesRequested.add(pc)) {
            translatorDataExchange.translatorRequests.add(new TranslatorJob(this, pc, device, instOffset, instEnd, toPC, inst));

            translators.submit(this::runTranslator);
        }
        /*/

        if (!tracesRequested.contains(pc)) {
            final int hotTraceIndex = (pc >> 1) & (HOT_TRACE_COUNT - 1);
            final WatchedTrace watchedTrace = watchedTraces[hotTraceIndex];
            if (watchedTrace.pc != pc) {
                watchedTrace.pc = pc;
                watchedTrace.count = 1;
            } else if (++watchedTrace.count >= TRACE_COUNT_THRESHOLD) {
                watchedTrace.pc = -1;

                tracesRequested.add(pc);
                translatorDataExchange.translatorRequests.add(new TranslatorJob(this, pc, device, instOffset, instEnd, toPC, inst));

                translators.submit(this::runTranslator);
            }
        }
        //*/
    }

    private void invokeTrace(final Trace trace) throws R5Exception, MemoryAccessException {
        trace.execute();
    }

    private void interpret() throws R5Exception, MemoryAccessException {
        // The idea here is to run many sequential instructions with very little overhead.
        // We only need to exit the inner loop when we either leave the page we started in,
        // jump around (jumps, conditionals) or some state that influences how memory access
        // happens changes (e.g. satp).
        // For regular execution, we grab one cache entry and keep simply incrementing our
        // position inside it. This does bring with it one important point to be wary of:
        // the value of the program counter field will not match our actual current execution
        // location. So whenever we need to access the "real" PC and when leaving the loop
        // we have to update the field to its correct value.
        // Also noteworthy is that we actually only run until the last position where a 32bit
        // instruction would fully fit a page. The last 16bit in a page may be the start of
        // a 32bit instruction spanning two pages, a special case we handle outside the loop.

        if (traces.containsKey(pc)) {
            invokeTrace(traces.get(pc));
            return;
        }

        final TLBEntry cache = fetchPage(pc);
        int instOffset = pc + cache.toOffset;
        final int instEnd = instOffset - (pc & R5.PAGE_ADDRESS_MASK) // Page start.
                            + ((1 << R5.PAGE_ADDRESS_SHIFT) - 2); // Page size minus 16bit.
        final int toPC = pc - instOffset;

        int inst;
        if (instOffset < instEnd) { // Likely case, instruction fully inside page.
            inst = cache.device.load(instOffset, Sizes.SIZE_32_LOG2);
        } else { // Unlikely case, instruction may leave page if it is 32bit.
            inst = cache.device.load(instOffset, Sizes.SIZE_16_LOG2) & 0xFFFF;
            if ((inst & 0b11) == 0b11) { // 32bit instruction.
                final TLBEntry highCache = fetchPage(pc + 2);
                inst |= highCache.device.load(pc + 2 + highCache.toOffset, Sizes.SIZE_16_LOG2) << 16;
            }
        }

        requestTraceTranslation(cache.device, instOffset, instEnd, toPC, inst);

        try { // Catch any exceptions to patch PC field.
            for (; ; ) { // End of page check at the bottom since we enter with a valid inst.
                mcycle++;

                if ((inst & 0b11) == 0b11) {
                    // Instruction decoding, see Volume I: RISC-V Unprivileged ISA V20191214-draft page 16ff.

                    final int opcode = BitUtils.getField(inst, 0, 6, 0);
                    final int rd = BitUtils.getField(inst, 7, 11, 0);
                    final int rs1 = BitUtils.getField(inst, 15, 19, 0);

                    // Opcode values, see Volume I: RISC-V Unprivileged ISA V20191214-draft page 130ff. They appear in the order
                    // they are introduced in the spec. Immediate value decoding follows the layouts described in 2.3.

                    switch (opcode) {
                        ///////////////////////////////////////////////////////////////////
                        // 2.4 Integer Computational Instructions
                        ///////////////////////////////////////////////////////////////////
                        case 0b0010011: { // OP-IMM (register-immediate operation)
                            op_imm(inst, rd, rs1);

                            instOffset += 4;
                            break;
                        }

                        case 0b0110111: { // LUI
                            lui(inst, rd);

                            instOffset += 4;
                            break;
                        }

                        case 0b0010111: { // AUIPC
                            auipc(inst, rd, instOffset + toPC);

                            instOffset += 4;
                            break;
                        }

                        case 0b0110011: { // OP (register-register operation aka R-type)
                            op(inst, rd, rs1);

                            instOffset += 4;
                            break;
                        }

                        ///////////////////////////////////////////////////////////////////
                        // 2.5 Control Transfer Instructions
                        ///////////////////////////////////////////////////////////////////

                        ///////////////////////////////////////////////////////////////////
                        // Unconditional Jumps
                        case 0b1101111: { // JAL
                            jal(inst, rd, instOffset + toPC);
                            return; // Invalidate fetch cache
                        }

                        case 0b110_0111: { // JALR
                            jalr(inst, rd, rs1, instOffset + toPC);
                            return; // Invalidate fetch cache
                        }

                        ///////////////////////////////////////////////////////////////////
                        // Conditional Branches
                        case 0b1100011: { // BRANCH
                            if (branch(inst, rs1, instOffset + toPC)) {
                                return; // Invalidate fetch cache
                            } else {
                                instOffset += 4;
                            }

                            break;
                        }

                        ///////////////////////////////////////////////////////////////////
                        // 2.6 Load and Store Instructions
                        ///////////////////////////////////////////////////////////////////

                        case 0b0000011: { // LOAD
                            load(inst, rd, rs1);

                            instOffset += 4;
                            break;
                        }

                        case 0b0100011: { // STORE
                            store(inst, rs1);

                            instOffset += 4;
                            break;
                        }

                        ///////////////////////////////////////////////////////////////////
                        // 2.7 Memory Ordering Instructions
                        ///////////////////////////////////////////////////////////////////

                        case 0b0001111: { // MISC-MEM
                            final int funct3 = BitUtils.getField(inst, 12, 14, 0);
                            switch (funct3) {
                                case 0b000: { // FENCE
//                                    if ((inst & 0b1111_00000000_11111_111_11111_0000000) != 0) // Not supporting any flags.
//                                        throw new R5IllegalInstructionException(inst);
                                    break;
                                }

                                ///////////////////////////////////////////////////////////////////
                                // Chapter 3: "Zifencei" Instruction-Fetch Fence, Version 2.0
                                ///////////////////////////////////////////////////////////////////

                                case 0b001: { // FENCE.I
                                    if (inst != 0b000000000000_00000_001_00000_0001111)
                                        throw new R5IllegalInstructionException(inst);
                                    break;
                                }

                                default: {
                                    throw new R5IllegalInstructionException(inst);
                                }
                            }

                            instOffset += 4;
                            break;
                        }

                        ///////////////////////////////////////////////////////////////////
                        // 2.8 Environment Call and Breakpoints
                        ///////////////////////////////////////////////////////////////////

                        case 0b1110011: { // SYSTEM
                            final int funct3 = BitUtils.getField(inst, 12, 14, 0);
                            if (funct3 == 0b100) {
                                throw new R5IllegalInstructionException(inst);
                            }

                            switch (funct3 & 0b11) {
                                case 0b00: { // PRIV
                                    final int funct12 = inst >>> 20; // inst[31:20], not sign-extended
                                    switch (funct12) {
                                        case 0b0000000_00000: { // ECALL
                                            if ((inst & 0b000000000000_11111_111_11111_0000000) != 0) {
                                                throw new R5IllegalInstructionException(inst);
                                            }

                                            throw new R5ECallException(priv);
                                        }
                                        case 0b0000000_00001: { // EBREAK
                                            if ((inst & 0b000000000000_11111_111_11111_0000000) != 0) {
                                                throw new R5IllegalInstructionException(inst);
                                            }

                                            throw new R5BreakpointException();
                                        }
                                        // 0b0000000_00010: URET
                                        case 0b0001000_00010: { // SRET
                                            if ((inst & 0b000000000000_11111_111_11111_0000000) != 0) {
                                                throw new R5IllegalInstructionException(inst);
                                            }

                                            sret(inst);
                                            return;
                                        }
                                        case 0b0011000_00010: { // MRET
                                            if ((inst & 0b000000000000_11111_111_11111_0000000) != 0) {
                                                throw new R5IllegalInstructionException(inst);
                                            }

                                            mret(inst);
                                            return;
                                        }

                                        case 0b0001000_00101: { // WFI
                                            if (wfi(inst)) {
                                                pc = instOffset + toPC + 4;
                                                return;
                                            }
                                            break;
                                        }

                                        default: {
                                            final int funct7 = funct12 >>> 5;
                                            if (funct7 == 0b0001001) { // SFENCE.VMA
                                                sfence_vma(inst, rs1);
                                                pc = instOffset + toPC + 4;
                                                return; // Invalidate fetch cache
                                            } else {
                                                throw new R5IllegalInstructionException(inst);
                                            }
                                        }
                                    }
                                }

                                ///////////////////////////////////////////////////////////////////
                                // Chapter 9 "Zicsr", Control and Status Register (CSR) Instructions, Version 2.0
                                ///////////////////////////////////////////////////////////////////

                                case 0b01: // CSRRW[I]
                                case 0b10: // CSRRS[I]
                                case 0b11: { // CSRRC[I]
                                    final int csr = inst >>> 20; // inst[31:20], not sign-extended
                                    final int funct3lb = funct3 & 0b11;
                                    switch (funct3lb) {
                                        case 0b01: { // CSRRW[I]
                                            if (csrrw(inst, rd, rs1, funct3, csr)) {
                                                pc = instOffset + toPC + 4;
                                                return; // Invalidate fetch cache
                                            }

                                            break;
                                        }
                                        case 0b10:  // CSRRS[I]
                                        case 0b11: { // CSRRC[I]
                                            if (csrrx(inst, rd, rs1, funct3, csr)) {
                                                pc = instOffset + toPC + 4;
                                                return; // Invalidate fetch cache
                                            }

                                            break;
                                        }
                                    }
                                    break;
                                }
                            }

                            instOffset += 4;
                            break;
                        }

                        ///////////////////////////////////////////////////////////////////
                        // Chapter 8 "A" Standard Extension for Atomic Instructions, Version 2.1
                        ///////////////////////////////////////////////////////////////////

                        case 0b0101111: { // AMO
                            final int funct3 = BitUtils.getField(inst, 12, 14, 0);
                            if (funct3 == 0b010) { // 32 bit width
                                amo32(inst, rd, rs1);
                            } else {
                                throw new R5IllegalInstructionException(inst);
                            }

                            instOffset += 4;
                            break;
                        }

                        default: {
                            throw new R5IllegalInstructionException(inst);
                        }
                    }
                } else {
                    // Compressed instruction decoding, V1p97ff, p112f.

                    if (inst == 0) { // Defined illegal instruction.
                        throw new R5IllegalInstructionException(inst);
                    }

                    final int op = inst & 0b11;
                    final int funct3 = BitUtils.getField(inst, 13, 15, 0);

                    switch (op) {
                        case 0b00: { // Quadrant 0
                            final int rd = BitUtils.getField(inst, 2, 4, 0) + 8; // V1p100
                            switch (funct3) {
                                case 0b000: { // C.ADDI4SPN
                                    c_addi4spn(inst, rd);
                                    break;
                                }
                                // 0b001: C.FLD
                                case 0b010: { // C.LW
                                    c_lw(inst, rd);
                                    break;
                                }
                                // 0b011: C.FLW
                                // 0b101: C.FSD
                                case 0b110: { // C.SW
                                    c_sw(inst, rd);
                                    break;
                                }
                                // 0b111: C.FSW

                                default: {
                                    throw new R5IllegalInstructionException(inst);
                                }
                            }

                            instOffset += 2;
                            break;
                        }

                        case 0b01: { // Quadrant 1
                            switch (funct3) {
                                case 0b000: { // C.NOP / C.ADDI
                                    c_addi(inst);

                                    instOffset += 2;
                                    break;
                                }
                                case 0b001: { // C.JAL
                                    c_jal(inst, instOffset + toPC);
                                    return; // Invalidate fetch cache
                                }
                                case 0b010: { // C.LI
                                    c_li(inst);

                                    instOffset += 2;
                                    break;
                                }
                                case 0b011: { // C.ADDI16SP / C.LUI
                                    final int rd = BitUtils.getField(inst, 7, 11, 0);
                                    if (rd == 2) { // C.ADDI16SP
                                        c_addi16sp(inst);
                                    } else if (rd != 0) { // C.LUI
                                        c_lui(inst, rd);
                                    } // else: HINT

                                    instOffset += 2;
                                    break;
                                }
                                case 0b100: { // C.SRLI / C.SRAI / C.ANDI / C.SUB / C.XOR / C.OR / C.AND
                                    final int funct2 = BitUtils.getField(inst, 10, 11, 0);
                                    final int rd = BitUtils.getField(inst, 7, 9, 0) + 8;
                                    switch (funct2) {
                                        case 0b00: // C.SRLI
                                        case 0b01: { // C.SRAI
                                            c_srxi(inst, funct2, rd);
                                            break;
                                        }
                                        case 0b10: { // C.ANDI
                                            c_andi(inst, rd);
                                            break;
                                        }
                                        case 0b11: { // C.SUB / C.XOR / C.OR / C.AND
                                            final int funct3b = BitUtils.getField(inst, 5, 6, 0) |
                                                                BitUtils.getField(inst, 12, 12, 2);
                                            final int rs2 = BitUtils.getField(inst, 2, 4, 0) + 8;
                                            switch (funct3b) {
                                                case 0b000: { // C.SUB
                                                    c_sub(rd, rs2);
                                                    break;
                                                }
                                                case 0b001: { // C.XOR
                                                    c_xor(rd, rs2);
                                                    break;
                                                }
                                                case 0b010: { // C.OR
                                                    c_or(rd, rs2);
                                                    break;
                                                }
                                                case 0b011: { // C.AND
                                                    c_and(rd, rs2);
                                                    break;
                                                }
                                                // 0b100: C.SUBW
                                                // 0b101: C.ADDW

                                                default: {
                                                    throw new R5IllegalInstructionException(inst);
                                                }
                                            }

                                            break;
                                        }
                                    }

                                    instOffset += 2;
                                    break;
                                }
                                case 0b101: { // C.J
                                    c_j(inst, instOffset + toPC);
                                    return; // Invalidate fetch cache
                                }
                                case 0b110: // C.BEQZ
                                case 0b111: { // C.BNEZ
                                    if (c_branch(inst, funct3, instOffset + toPC)) {
                                        return; // Invalidate fetch cache
                                    } else {
                                        instOffset += 2;
                                    }

                                    break;
                                }

                                default: {
                                    throw new R5IllegalInstructionException(inst);
                                }
                            }

                            break;
                        }

                        case 0b10: { // Quadrant 2
                            final int rd = BitUtils.getField(inst, 7, 11, 0);
                            switch (funct3) {
                                case 0b000: { // C.SLLI
                                    c_slli(inst, rd);

                                    instOffset += 2;
                                    break;
                                }
                                // 0b001: C.FLDSP
                                case 0b010: { // C.LWSP
                                    if (rd == 0) { // Reserved.
                                        throw new R5IllegalInstructionException(inst);
                                    }

                                    c_lwsp(inst, rd);

                                    instOffset += 2;
                                    break;
                                }
                                // 0b011: C.FLWSP
                                case 0b100: { // C.JR / C.MV / C.EBREAK / C.JALR / C.ADD
                                    final int rs2 = BitUtils.getField(inst, 2, 6, 0);
                                    if ((inst & (1 << 12)) == 0) { // C.JR / C.MV
                                        if (rs2 == 0) { // C.JR
                                            if (rd == 0) {
                                                throw new R5IllegalInstructionException(inst);
                                            }

                                            c_jr(rd);
                                            return; // Invalidate fetch cache
                                        } else { // C.MV
                                            c_mv(rd, rs2);

                                            instOffset += 2;
                                        }
                                    } else { // C.EBREAK / C.JALR / C.ADD
                                        if (rs2 == 0) { // C.EBREAK / C.JALR
                                            if (rd == 0) { // C.EBREAK
                                                throw new R5BreakpointException();
                                            } else { // C.JALR
                                                c_jalr(rd, instOffset + toPC);
                                                return; // Invalidate fetch cache
                                            }
                                        } else { // C.ADD
                                            c_add(rd, rs2);

                                            instOffset += 2;
                                        }
                                    }

                                    break;
                                }
                                // 0b101: C.FSDSP
                                case 0b110: { // C.SWSP
                                    c_swsp(inst);

                                    instOffset += 2;
                                    break;
                                }
                                // 0b111: C.FSWSP

                                default: {
                                    throw new R5IllegalInstructionException(inst);
                                }
                            }

                            break;
                        }

                        default: {
                            throw new R5IllegalInstructionException(inst);
                        }
                    }
                }

                if (instOffset < instEnd) { // Likely case: we're still fully in the page.
                    inst = cache.device.load(instOffset, Sizes.SIZE_32_LOG2);
                } else { // Unlikely case: we reached the end of the page. Leave to do interrupts and cycle check.
                    pc = instOffset + toPC;
                    return;
                }
            }
        } catch (final Throwable e) {
            pc = instOffset + toPC;
            throw e;
        }
    }

    private void op(final int inst, final int rd, final int rs1) throws R5IllegalInstructionException {
        final int rs2 = BitUtils.getField(inst, 20, 24, 0);
        final int funct3 = BitUtils.getField(inst, 12, 14, 0);
        final int funct7 = BitUtils.getField(inst, 25, 31, 0);
        switch (funct7) {
            case 0b000001: {
                op_m(inst, rd, rs1, rs2, funct3);

                break;
            }
            case 0b0000000:
            case 0b0100000: {
                op_rr(inst, rd, rs1, rs2, funct3, funct7);

                break;
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    private void op_m(final int inst, final int rd, final int rs1, final int rs2, final int funct3) throws R5IllegalInstructionException {
        ///////////////////////////////////////////////////////////////////
        // Chapter 7 "M" Standard Extension for Integer Multiplication and Division, Version 2.0
        ///////////////////////////////////////////////////////////////////

        switch (funct3) {
            ///////////////////////////////////////////////////////////////////
            // 7.1 Multiplication Operations

            case 0b000: { // MUL
                mul(rd, rs1, rs2);

                break;
            }
            case 0b001: { // MULH
                mulh(rd, rs1, rs2);

                break;
            }
            case 0b010: { // MULHSU
                mulhsu(rd, rs1, rs2);

                break;
            }
            case 0b011: { // MULHU
                mulhu(rd, rs1, rs2);

                break;
            }

            ///////////////////////////////////////////////////////////////////
            // 7.2 Division Operations, special cases from table 7.1 on p45.

            case 0b100: { // DIV
                div(rd, rs1, rs2);

                break;
            }
            case 0b101: { // DIVU
                divu(rd, rs1, rs2);

                break;
            }
            case 0b110: { // REM
                rem(rd, rs1, rs2);

                break;
            }
            case 0b111: { // REMU
                remu(rd, rs1, rs2);

                break;
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    private void op_rr(final int inst, final int rd, final int rs1, final int rs2, final int funct3, final int funct7) throws R5IllegalInstructionException {
        // Integer Register-Register Operations
        switch (funct3 | funct7) {
            //noinspection PointlessBitwiseExpression
            case 0b000 | 0b0000000: { // ADD
                add(rd, rs1, rs2);

                break;
            }
            //noinspection PointlessBitwiseExpression
            case 0b000 | 0b0100000: { // SUB
                sub(rd, rs1, rs2);

                break;
            }
            case 0b001: { // SLL
                sll(rd, rs1, rs2);

                break;
            }
            case 0b010: { // SLT
                slt(rd, rs1, rs2);

                break;
            }
            case 0b011: { // SLTU
                sltu(rd, rs1, rs2);

                break;
            }
            case 0b100: { // XOR
                xor(rd, rs1, rs2);

                break;
            }
            //noinspection PointlessBitwiseExpression
            case 0b101 | 0b0000000: { // SRL
                srl(rd, rs1, rs2);

                break;
            }
            case 0b101 | 0b0100000: { // SRA
                sra(rd, rs1, rs2);

                break;
            }
            case 0b110: { // OR
                or(rd, rs1, rs2);

                break;
            }
            case 0b111: { // AND
                and(rd, rs1, rs2);

                break;
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    private void add(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] + x[rs2];
        }
    }

    private void sub(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] - x[rs2];
        }
    }

    private void sll(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] << x[rs2];
        }
    }

    private void slt(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] < x[rs2] ? 1 : 0;
        }
    }

    private void sltu(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = Integer.compareUnsigned(x[rs1], x[rs2]) < 0 ? 1 : 0;
        }
    }

    private void xor(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] ^ x[rs2];
        }
    }

    private void srl(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] >>> x[rs2];
        }
    }

    private void sra(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] >> x[rs2];
        }
    }

    private void or(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] | x[rs2];
        }
    }

    private void and(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] & x[rs2];
        }
    }

    private void op_imm(final int inst, final int rd, final int rs1) throws R5Exception {
        ///////////////////////////////////////////////////////////////////
        // Integer Register-Immediate Instructions
        final int funct3 = BitUtils.getField(inst, 12, 14, 0);
        final int imm = inst >> 20; // inst[31:20], sign extended
        switch (funct3) {
            case 0b000: { // ADDI
                addi(rd, rs1, imm);

                break;
            }
            case 0b010: { // SLTI
                slti(rd, rs1, imm);

                break;
            }
            case 0b011: { // SLTIU
                sltiu(rd, rs1, imm);

                break;
            }
            case 0b100: { // XORI
                xori(rd, rs1, imm);

                break;
            }
            case 0b110: { // ORI
                ori(rd, rs1, imm);

                break;
            }
            case 0b111: { // ANDI
                andi(rd, rs1, imm);

                break;
            }
            case 0b001: { // SLLI
                if ((inst & 0b1111111_00000_00000_000_00000_0000000) != 0) {
                    throw new R5IllegalInstructionException(inst);
                }

                slli(rd, rs1, imm);

                break;
            }
            case 0b101: { // SRLI/SRAI
                final int funct7 = BitUtils.getField(imm, 5, 11, 0); // imm[11:5]
                switch (funct7) {
                    case 0b0000000: { // SRLI
                        srli(rd, rs1, imm);

                        break;
                    }
                    case 0b0100000: { // SRAI
                        srai(rd, rs1, imm);

                        break;
                    }

                    default: {
                        throw new R5IllegalInstructionException(inst);
                    }
                }
                break;
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    private void addi(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] + imm;
        }
    }

    private void slti(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] < imm ? 1 : 0;
        }
    }

    private void sltiu(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = Integer.compareUnsigned(x[rs1], imm) < 0 ? 1 : 0;
        }
    }

    private void xori(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] ^ imm;
        }
    }

    private void ori(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] | imm;
        }
    }

    private void andi(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] & imm;
        }
    }

    private void slli(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] << (imm & 0b11111);
        }
    }

    private void srli(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] >>> (imm & 0b11111);
        }
    }

    private void srai(final int rd, final int rs1, final int imm) {
        if (rd != 0) {
            x[rd] = x[rs1] >> (imm & 0b11111);
        }
    }

    private void lui(final int inst, final int rd) {
        final int imm = inst & 0b11111111111111111111_00000_0000000; // inst[31:12]
        if (rd != 0) {
            x[rd] = imm;
        }
    }

    private void auipc(final int inst, final int rd, final int pc) {
        final int imm = inst & 0b11111111111111111111_00000_0000000; // inst[31:12]
        if (rd != 0) {
            x[rd] = pc + imm;
        }
    }

    private void mul(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs1] * x[rs2];
        }
    }

    private void mulh(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = (int) (((long) x[rs1] * (long) x[rs2]) >> 32);
        }
    }

    private void mulhsu(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = (int) (((long) x[rs1] * Integer.toUnsignedLong(x[rs2])) >> 32);
        }
    }

    private void mulhu(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            x[rd] = (int) ((Integer.toUnsignedLong(x[rs1]) * Integer.toUnsignedLong(x[rs2])) >>> 32);
        }
    }

    private void div(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            if (x[rs2] == 0) {
                x[rd] = -1;
            } else if (x[rs1] == Integer.MIN_VALUE && x[rs2] == -1) {
                x[rd] = x[rs1];
            } else {
                x[rd] = x[rs1] / x[rs2];
            }
        }
    }

    private void divu(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            if (x[rs2] == 0) {
                x[rd] = -1;
            } else {
                x[rd] = Integer.divideUnsigned(x[rs1], x[rs2]);
            }
        }
    }

    private void rem(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            if (x[rs2] == 0) {
                x[rd] = x[rs1];
            } else if (x[rs1] == Integer.MIN_VALUE && x[rs2] == -1) {
                x[rd] = 0;
            } else {
                x[rd] = x[rs1] % x[rs2];
            }
        }
    }

    private void remu(final int rd, final int rs1, final int rs2) {
        if (rd != 0) {
            if (x[rs2] == 0) {
                x[rd] = x[rs1];
            } else {
                x[rd] = Integer.remainderUnsigned(x[rs1], x[rs2]);
            }
        }
    }

    private void jal(final int inst, final int rd, final int pc) {
        final int imm = BitUtils.extendSign(BitUtils.getField(inst, 31, 31, 20) |
                                            BitUtils.getField(inst, 21, 30, 1) |
                                            BitUtils.getField(inst, 20, 20, 11) |
                                            BitUtils.getField(inst, 12, 19, 12), 21);
        if (rd != 0) {
            x[rd] = pc + 4;
        }

        this.pc = pc + imm;
    }

    private void jalr(final int inst, final int rd, final int rs1, final int pc) {
        final int imm = inst >> 20; // inst[31:20], sign extended
        final int address = (x[rs1] + imm) & ~0b1; // Compute first in case rs1 == rd.
        // Note: we just mask here, but technically we should raise an exception for misaligned jumps.
        if (rd != 0) {
            x[rd] = pc + 4;
        }

        this.pc = address;
    }

    private boolean branch(final int inst, final int rs1, final int pc) throws R5IllegalInstructionException {
        final int rs2 = BitUtils.getField(inst, 20, 24, 0);
        final int funct3 = BitUtils.getField(inst, 12, 14, 0);
        final boolean invert = (funct3 & 0b1) != 0;

        final boolean condition;
        switch (funct3 >>> 1) {
            case 0b00: { // BEQ / BNE
                condition = x[rs1] == x[rs2];
                break;
            }
            case 0b10: { // BLT / BGE
                condition = x[rs1] < x[rs2];
                break;
            }
            case 0b11: { // BLTU / BGEU
                condition = Integer.compareUnsigned(x[rs1], x[rs2]) < 0;
                break;
            }
            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }

        if (condition ^ invert) {
            final int imm = BitUtils.extendSign(BitUtils.getField(inst, 31, 31, 12) |
                                                BitUtils.getField(inst, 25, 30, 5) |
                                                BitUtils.getField(inst, 8, 11, 1) |
                                                BitUtils.getField(inst, 7, 7, 11), 13);

            this.pc = pc + imm;
            return true;
        } else {
            return false;
        }
    }

    private void load(final int inst, final int rd, final int rs1) throws R5Exception, MemoryAccessException {
        final int funct3 = BitUtils.getField(inst, 12, 14, 0);
        final int imm = inst >> 20; // inst[31:20], sign extended
        final int address = x[rs1] + imm;

        final int result;
        switch (funct3) {
            case 0b000: { // LB
                result = load8(address);
                break;
            }
            case 0b001: { // LH
                result = load16(address);
                break;
            }
            case 0b010: { // LW
                result = load32(address);
                break;
            }
            case 0b100: { // LBU
                result = load8(address) & 0xFF;
                break;
            }
            case 0b101: { // LHU
                result = load16(address) & 0xFFFF;
                break;
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }

        if (rd != 0) {
            x[rd] = result;
        }
    }

    private void store(final int inst, final int rs1) throws R5Exception, MemoryAccessException {
        final int rs2 = BitUtils.getField(inst, 20, 24, 0);
        final int funct3 = BitUtils.getField(inst, 12, 14, 0);
        final int imm = BitUtils.extendSign(BitUtils.getField(inst, 25, 31, 5) |
                                            BitUtils.getField(inst, 7, 11, 0), 12);

        final int address = x[rs1] + imm;
        final int value = x[rs2];

        switch (funct3) {
            case 0b000: { // SB
                store8(address, (byte) value);
                break;
            }
            case 0b001: { // SH
                store16(address, (short) value);
                break;
            }
            case 0b010: { // SW
                store32(address, value);
                break;
            }
            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    private void sret(final int inst) throws R5Exception {
        if (priv < R5.PRIVILEGE_S) {
            throw new R5IllegalInstructionException(inst);
        }

        if ((mstatus & R5.STATUS_TSR_MASK) != 0 && priv < R5.PRIVILEGE_M) {
            throw new R5IllegalInstructionException(inst);
        }

        final int spp = (mstatus & R5.STATUS_SPP_MASK) >>> R5.STATUS_SPP_SHIFT; // Previous privilege level.
        final int spie = (mstatus & R5.STATUS_SPIE_MASK) >>> R5.STATUS_SPIE_SHIFT; // Preview interrupt-enable state.
        mstatus = (mstatus & ~R5.STATUS_SIE_MASK) | ((R5.STATUS_SIE_MASK * spie) << R5.STATUS_SIE_SHIFT);
        mstatus = (mstatus & ~(1 << spp)) |
                  (spie << spp);
        mstatus |= R5.STATUS_SPIE_MASK;
        mstatus &= ~R5.STATUS_SPP_MASK;
        mstatus &= ~R5.STATUS_MPRV_MASK;

        setPrivilege(spp);

        pc = sepc;
    }

    private void mret(final int inst) throws R5Exception {
        if (priv < R5.PRIVILEGE_M) {
            throw new R5IllegalInstructionException(inst);
        }

        final int mpp = (mstatus & R5.STATUS_MPP_MASK) >>> R5.STATUS_MPP_SHIFT; // Previous privilege level.
        final int mpie = (mstatus & R5.STATUS_MPIE_MASK) >>> R5.STATUS_MPIE_SHIFT; // Preview interrupt-enable state.
        mstatus = (mstatus & ~R5.STATUS_MIE_MASK) | ((R5.STATUS_MIE_MASK * mpie) << R5.STATUS_MIE_SHIFT);
        mstatus |= R5.STATUS_MPIE_MASK;
        mstatus &= ~R5.STATUS_MPP_MASK;
        if (mpp != R5.PRIVILEGE_M) {
            mstatus &= ~R5.STATUS_MPRV_MASK;
        }

        setPrivilege(mpp);

        pc = mepc;
    }

    private boolean wfi(final int inst) throws R5Exception {
        if ((inst & 0b000000000000_11111_111_11111_0000000) != 0) {
            throw new R5IllegalInstructionException(inst);
        }
        if (priv == R5.PRIVILEGE_U) {
            throw new R5IllegalInstructionException(inst);
        }
        if ((mstatus & R5.STATUS_TW_MASK) != 0 && priv == R5.PRIVILEGE_S) {
            throw new R5IllegalInstructionException(inst);
        }

        if ((mip.get() & mie) != 0) {
            return false;
        }

        if (mie == 0) {
            LOGGER.warn("Waiting for interrupts but none are enabled.");
        }

        waitingForInterrupt = true;
        return true;
    }

    private void sfence_vma(final int inst, final int rs1) throws R5Exception {
        if ((inst & 0b0000000_00000_00000_111_11111_0000000) != 0) {
            throw new R5IllegalInstructionException(inst);
        }
        if (priv == R5.PRIVILEGE_U) {
            throw new R5IllegalInstructionException(inst);
        }
        if ((mstatus & R5.STATUS_TVM_MASK) != 0 && priv == R5.PRIVILEGE_S) {
            throw new R5IllegalInstructionException(inst);
        }

        if (rs1 == 0) {
            flushTLB();
        } else {
            flushTLB(x[rs1]);
        }

        flushTraces();
    }

    private boolean csrrw(final int inst, final int rd, final int rs1, final int funct3, final int csr) throws R5Exception {
        final boolean invalidateFetchCache;

        final int a = (funct3 & 0b100) == 0 ? x[rs1] : rs1; // 0b1XX are immediate versions.
        checkCSR(inst, csr, true);
        if (rd != 0) { // Explicit check, spec says no read side-effects when rd = 0.
            final int b = readCSR(inst, csr);
            invalidateFetchCache = writeCSR(inst, csr, a);
            x[rd] = b; // Write to register last, avoid lingering side-effect when write errors.
        } else {
            invalidateFetchCache = writeCSR(inst, csr, a);
        }

        return invalidateFetchCache;
    }

    private boolean csrrx(final int inst, final int rd, final int rs1, final int funct3, final int csr) throws R5Exception {
        final boolean invalidateFetchCache;

        final int a = (funct3 & 0b100) == 0 ? x[rs1] : rs1; // 0b1XX are immediate versions.
        final boolean mayChange = rs1 != 0;

        final int b;
        if (mayChange) {
            checkCSR(inst, csr, true);
            b = readCSR(inst, csr);
            final boolean isSet = (funct3 & 0b11) == 0b10;
            final int masked = isSet ? (a | b) : (~a & b);
            invalidateFetchCache = writeCSR(inst, csr, masked);
        } else {
            checkCSR(inst, csr, false);
            b = readCSR(inst, csr);
            invalidateFetchCache = false;
        }

        if (rd != 0) {
            x[rd] = b;
        }

        return invalidateFetchCache;
    }

    private void amo32(final int inst, final int rd, final int rs1) throws R5Exception, MemoryAccessException {
        final int rs2 = BitUtils.getField(inst, 20, 24, 0);
        final int funct5 = inst >>> 27; // inst[31:27], not sign-extended
        switch (funct5) {
            ///////////////////////////////////////////////////////////////////
            // 8.2 Load-Reserved/Store-Conditional Instructions
            case 0b00010: { // LR.W
                if (rs2 != 0) {
                    throw new R5IllegalInstructionException(inst);
                }

                lr_w(rd, rs1);
                break;
            }
            case 0b00011: { // SC.W
                sc_w(rd, rs1, rs2);
                break;
            }

            ///////////////////////////////////////////////////////////////////
            // 8.4 Atomic Memory Operations
            case 0b00001: { // AMOSWAP.W
                amoswap_w(rd, rs1, rs2);
                break;
            }
            case 0b00000: { // AMOADD.W
                amoadd_w(rd, rs1, rs2);
                break;
            }
            case 0b00100: { // AMOXOR.W
                amoxor_w(rd, rs1, rs2);
                break;
            }
            case 0b01100: { // AMOAND.W
                amoand_w(rd, rs1, rs2);
                break;
            }
            case 0b01000: { // AMOOR.W
                amoor_w(rd, rs1, rs2);
                break;
            }
            case 0b10000: { // AMOMIN.W
                amomin_w(rd, rs1, rs2);
                break;
            }
            case 0b10100: { // AMOMAX.W
                amomax_w(rd, rs1, rs2);
                break;
            }
            case 0b11000: { // AMOMINU.W
                amominu_w(rd, rs1, rs2);
                break;
            }
            case 0b11100: { // AMOMAXU.W
                amomaxu_w(rd, rs1, rs2);
                break;
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    private void lr_w(final int rd, final int rs1) throws MemoryAccessException {
        final int result;
        final int address = x[rs1];
        result = load32(address);
        reservation_set = address;

        if (rd != 0) {
            x[rd] = result;
        }
    }

    private void sc_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int result;
        final int address = x[rs1];
        if (address == reservation_set) {
            store32(address, x[rs2]);
            result = 0;
        } else {
            result = 1;
        }

        reservation_set = -1; // Always invalidate as per spec.

        if (rd != 0) {
            x[rd] = result;
        }
    }

    private void amoswap_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, b);

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amoadd_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, a + b);

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amoxor_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, a ^ b);

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amoand_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, a & b);

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amoor_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, a | b);

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amomin_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, Math.min(a, b));

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amomax_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        final int c = Math.max(a, b);
        store32(address, c);

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amominu_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, (int) Math.min(Integer.toUnsignedLong(a), Integer.toUnsignedLong(b)));

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void amomaxu_w(final int rd, final int rs1, final int rs2) throws MemoryAccessException {
        final int address = x[rs1];
        final int a = load32(address);
        final int b = x[rs2];

        store32(address, (int) Math.max(Integer.toUnsignedLong(a), Integer.toUnsignedLong(b)));

        if (rd != 0) {
            x[rd] = a;
        }
    }

    private void c_addi4spn(final int inst, final int rd) throws R5Exception {
        final int imm = BitUtils.getField(inst, 11, 12, 4) |
                        BitUtils.getField(inst, 7, 10, 6) |
                        BitUtils.getField(inst, 6, 6, 2) |
                        BitUtils.getField(inst, 5, 5, 3);
        if (imm == 0) {
            throw new R5IllegalInstructionException(inst);
        }

        x[rd] = x[2] + imm;
    }

    private void c_lw(final int inst, final int rd) throws MemoryAccessException {
        final int offset = BitUtils.getField(inst, 10, 12, 3) |
                           BitUtils.getField(inst, 6, 6, 2) |
                           BitUtils.getField(inst, 5, 5, 6);
        final int rs1 = BitUtils.getField(inst, 7, 9, 0) + 8; // V1p100
        x[rd] = load32(x[rs1] + offset);
    }

    private void c_sw(final int inst, final int rs2) throws MemoryAccessException {
        final int offset = BitUtils.getField(inst, 10, 12, 3) |
                           BitUtils.getField(inst, 6, 6, 2) |
                           BitUtils.getField(inst, 5, 5, 6);
        final int rs1 = BitUtils.getField(inst, 7, 9, 0) + 8; // V1p100
        store32(x[rs1] + offset, x[rs2]);
    }

    private void c_addi(final int inst) {
        final int rd = BitUtils.getField(inst, 7, 11, 0);
        if (rd != 0) { // C.ADDI
            final int imm = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 5) |
                                                BitUtils.getField(inst, 2, 6, 0), 6);
            x[rd] += imm;
        } // else: imm != 0 ? HINT : C.NOP
    }

    private void c_jal(final int inst, final int pc) {
        final int offset = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 11) |
                                               BitUtils.getField(inst, 11, 11, 4) |
                                               BitUtils.getField(inst, 9, 10, 8) |
                                               BitUtils.getField(inst, 8, 8, 10) |
                                               BitUtils.getField(inst, 7, 7, 6) |
                                               BitUtils.getField(inst, 6, 6, 7) |
                                               BitUtils.getField(inst, 3, 5, 1) |
                                               BitUtils.getField(inst, 2, 2, 5), 12);
        x[1] = pc + 2;
        this.pc = pc + offset;
    }

    private void c_li(final int inst) {
        final int rd = BitUtils.getField(inst, 7, 11, 0);
        if (rd != 0) {
            final int imm = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 5) |
                                                BitUtils.getField(inst, 2, 6, 0), 6);
            x[rd] = imm;
        } // else: HINT
    }

    private void c_addi16sp(final int inst) throws R5Exception {
        final int imm = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 9) |
                                            BitUtils.getField(inst, 6, 6, 4) |
                                            BitUtils.getField(inst, 5, 5, 6) |
                                            BitUtils.getField(inst, 3, 4, 7) |
                                            BitUtils.getField(inst, 2, 2, 5), 10);
        if (imm == 0) { // Reserved.
            throw new R5IllegalInstructionException(inst);
        }
        x[2] += imm;
    }

    private void c_lui(final int inst, final int rd) throws R5Exception {
        final int imm = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 17) |
                                            BitUtils.getField(inst, 2, 6, 12), 18);
        if (imm == 0) { // Reserved.
            throw new R5IllegalInstructionException(inst);
        }
        x[rd] = imm;
    }

    private void c_srxi(final int inst, final int funct2, final int rd) {
        final int imm = BitUtils.getField(inst, 12, 12, 5) |
                        BitUtils.getField(inst, 2, 6, 0);
        // imm[5] = 0 reserved for custom extensions; same as = 1 for us.
        if ((funct2 & 0b1) == 0) {
            x[rd] = x[rd] >>> imm;
        } else {
            x[rd] = x[rd] >> imm;
        }
    }

    private void c_andi(final int inst, final int rd) {
        final int imm = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 5) |
                                            BitUtils.getField(inst, 2, 6, 0), 6);
        x[rd] &= imm;
    }

    private void c_sub(final int rd, final int rs2) {
        x[rd] = x[rd] - x[rs2];
    }

    private void c_xor(final int rd, final int rs2) {
        x[rd] = x[rd] ^ x[rs2];
    }

    private void c_or(final int rd, final int rs2) {
        x[rd] = x[rd] | x[rs2];
    }

    private void c_and(final int rd, final int rs2) {
        x[rd] = x[rd] & x[rs2];
    }

    private void c_j(final int inst, final int pc) {
        final int offset = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 11) |
                                               BitUtils.getField(inst, 11, 11, 4) |
                                               BitUtils.getField(inst, 9, 10, 8) |
                                               BitUtils.getField(inst, 8, 8, 10) |
                                               BitUtils.getField(inst, 7, 7, 6) |
                                               BitUtils.getField(inst, 6, 6, 7) |
                                               BitUtils.getField(inst, 3, 5, 1) |
                                               BitUtils.getField(inst, 2, 2, 5), 12);
        this.pc = pc + offset;
    }

    private boolean c_branch(final int inst, final int funct3, final int pc) {
        final int rs1 = BitUtils.getField(inst, 7, 9, 0) + 8;
        final boolean condition = x[rs1] == 0;
        if (condition ^ ((funct3 & 0b1) != 0)) {
            final int offset = BitUtils.extendSign(BitUtils.getField(inst, 12, 12, 8) |
                                                   BitUtils.getField(inst, 10, 11, 3) |
                                                   BitUtils.getField(inst, 5, 6, 6) |
                                                   BitUtils.getField(inst, 3, 4, 1) |
                                                   BitUtils.getField(inst, 2, 2, 5), 9);
            this.pc = pc + offset;
            return true;
        } else {
            return false;
        }
    }

    private void c_slli(final int inst, final int rd) {
        if (rd != 0) {
            // imm[5] = 0 reserved for custom extensions; same as = 1 for us.
            final int imm = BitUtils.getField(inst, 12, 12, 5) |
                            BitUtils.getField(inst, 2, 6, 0);
            x[rd] = x[rd] << imm;
        } // else: HINT
    }

    private void c_lwsp(final int inst, final int rd) throws MemoryAccessException {
        final int offset = BitUtils.getField(inst, 12, 12, 5) |
                           BitUtils.getField(inst, 4, 6, 2) |
                           BitUtils.getField(inst, 2, 3, 6);
        x[rd] = load32(x[2] + offset);
    }

    private void c_jr(final int rs1) {
        pc = x[rs1] & ~1;
    }

    private void c_mv(final int rd, final int rs2) {
        if (rd != 0) {
            x[rd] = x[rs2];
        } // else: HINT
    }

    private void c_jalr(final int rs1, final int pc) {
        final int address = x[rs1] & ~1; // Technically should raise exception on misaligned jump.
        x[1] = pc + 2;
        this.pc = address;
    }

    private void c_add(final int rd, final int rs2) {
        if (rd != 0) {
            x[rd] += x[rs2];
        } // else: HINT
    }

    private void c_swsp(final int inst) throws MemoryAccessException {
        final int offset = BitUtils.getField(inst, 9, 12, 2) |
                           BitUtils.getField(inst, 7, 8, 6);
        final int rs2 = BitUtils.getField(inst, 2, 6, 0);
        final int address = x[2] + offset;
        final int value = x[rs2];
        store32(address, value);
    }

    private void checkCSR(final int inst, final int csr, final boolean throwIfReadonly) throws R5Exception {
        if (throwIfReadonly && ((csr >= 0xC00 && csr <= 0xC1F) || (csr >= 0xC80 && csr <= 0xC9F)))
            throw new R5IllegalInstructionException(inst);

        // Topmost bits, i.e. csr[11:8], encode access rights for CSR by convention. Of these, the top-most two bits,
        // csr[11:10], encode read-only state, where 0b11: read-only, 0b00..0b10: read-write.
        if (throwIfReadonly && ((csr & 0b1100_0000_0000) == 0b1100_0000_0000))
            throw new R5IllegalInstructionException(inst);
        // The two following bits, csr[9:8], encode the lowest privilege level that can access the CSR.
        if (priv < ((csr >>> 8) & 0b11))
            throw new R5IllegalInstructionException(inst);
    }

    @SuppressWarnings("DuplicateBranchesInSwitch")
    private int readCSR(final int inst, final int csr) throws R5Exception {
        switch (csr) {
            // Floating-Point Control and Status Registers
//            case 0x001: { // fflags, Floating-Point Accrued Exceptions.
//                return fflags;
//            }
//            case 0x002: { // frm, Floating-Point Dynamic Rounding Mode.
//                return frm;
//            }
//            case 0x003: { // fcsr, Floating-Point Control and Status Register (frm + fflags).
//                return (frm << 5) | fflags;
//            }

            // User Trap Setup
            // 0x000: ustatus, User status register.
            // 0x004: uie, User interrupt-enabled register.
            // 0x005: utvec, User trap handler base address.

            // User Trap Handling
            // 0x040: uscratch, Scratch register for user trap handlers.
            // 0x041: uepc, User exception program counter.
            // 0x042: ucause, User trap cause.
            // 0x043: utval, User bad address or instruction.
            // 0x044: uip, User interrupt pending.

            // Supervisor Trap Setup
            case 0x100: { // sstatus, Supervisor status register.
                return mstatus & SSTATUS_MASK;
            }
            // 0x102: sedeleg, Supervisor exception delegation register.
            // 0x103: sideleg, Supervisor interrupt delegation register.
            case 0x104: { // sie, Supervisor interrupt-enable register.
                return mie & mideleg; // Effectively read-only because we don't implement N.
            }
            case 0x105: { // stvec, Supervisor trap handler base address.
                return stvec;
            }
            case 0x106: { // scounteren, Supervisor counter enable.
                return scounteren;
            }

            // Supervisor Trap Handling
            case 0x140: { // sscratch Scratch register for supervisor trap handlers.
                return sscratch;
            }
            case 0x141: { // sepc Supervisor exception program counter.
                return sepc;
            }
            case 0x142: { // scause Supervisor trap cause.
                return scause;
            }
            case 0x143: { // stval Supervisor bad address or instruction.
                return stval;
            }
            case 0x144: { // sip Supervisor interrupt pending.
                return mip.get() & mideleg; // Effectively read-only because we don't implement N.
            }

            // Supervisor Protection and Translation
            case 0x180: { // satp Supervisor address translation and protection.
                if (priv == R5.PRIVILEGE_S && (mstatus & R5.STATUS_TVM_MASK) != 0) {
                    throw new R5IllegalInstructionException(inst);
                }
                return satp;
            }

            // Virtual Supervisor Registers
            // 0x200: vsstatus, Virtual supervisor status register.
            // 0x204: vsie, Virtual supervisor interrupt-enable register.
            // 0x205: vstvec, Virtual supervisor trap handler base address.
            // 0x240: vsscratch, Virtual supervisor scratch register.
            // 0x241: vsepc, Virtual supervisor exception program counter.
            // 0x242: vscause, Virtual supervisor trap cause.
            // 0x243: vstval, Virtual supervisor bad address or instruction.
            // 0x244: vsip, Virtual supervisor interrupt pending.
            // 0x280: vsatp, Virtual supervisor address translation and protection

            // Machine Trap Setup
            case 0x300: { // mstatus Machine status register.
                return mstatus;
            }
            case 0x301: { // misa ISA and extensions
                return MISA;
            }
            case 0x302: { // medeleg Machine exception delegation register.
                return medeleg;
            }
            case 0x303: { // mideleg Machine interrupt delegation register.
                return mideleg;
            }
            case 0x304: { // mie Machine interrupt-enable register.
                return mie;
            }
            case 0x305: { // mtvec Machine trap-handler base address.
                return mtvec;
            }
            case 0x306: { // mcounteren Machine counter enable.
                return mcounteren;
            }
            case 0x310: {// mstatush, Additional machine status register, RV32 only.
                return mstatush;
            }

            // Debug/Trace Registers
            case 0x7A0: { // tselect
                return 0;
            }
            case 0x7A1: { // tdata1
                return 0;
            }
            case 0x7A2: { // tdata2
                return 0;
            }
            case 0x7A3: { // tdata3
                return 0;
            }

            // Machine Trap Handling
            case 0x340: { // mscratch Scratch register for machine trap handlers.
                return mscratch;
            }
            case 0x341: { // mepc Machine exception program counter.
                return mepc;
            }
            case 0x342: { // mcause Machine trap cause.
                return mcause;
            }
            case 0x343: { // mtval Machine bad address or instruction.
                return mtval;
            }
            case 0x344: { // mip Machine interrupt pending.
                return mip.get();
            }
            // 0x34A: mtinst, Machine trap instruction (transformed).
            // 0x34B: mtval2, Machine bad guest physical address.

            // Machine Memory Protection
            // 0x3A0: pmpcfg0. Physical memory protection configuration.
            // 0x3A1: pmpcfg1. Physical memory protection configuration, RV32 only.
            // 0x3A2: pmpcfg2. Physical memory protection configuration.
            // 0x3A3...0x3AE: pmpcfg3...pmpcfg14, Physical memory protection configuration, RV32 only.
            // 0x3AF: pmpcfg15, Physical memory protection configuration, RV32 only.
            // 0x3B0: pmpaddr0, Physical memory protection address register.
            // 0x3B1...0x3EF: pmpaddr1...pmpaddr63, Physical memory protection address register.

            // Hypervisor Trap Setup
            // 0x600: hstatus, Hypervisor status register.
            // 0x602: hedeleg, Hypervisor exception delegation register.
            // 0x603: hideleg, Hypervisor interrupt delegation register.
            // 0x604: hie, Hypervisor interrupt-enable register.
            // 0x606: hcounteren, Hypervisor counter enable.
            // 0x607: hgeie, Hypervisor guest external interrupt-enable register.

            // Hypervisor Trap Handling
            // 0x643: htval, Hypervisor bad guest physical address.
            // 0x644: hip, Hypervisor interrupt pending.
            // 0x645: hvip, Hypervisor virtual interrupt pending.
            // 0x64A: htinst, Hypervisor trap instruction (transformed).
            // 0xE12: hgeip, Hypervisor guest external interrupt pending.

            // Hypervisor Protection and Translation
            // 0x680: hgatp, Hypervisor guest address translation and protection.

            // Hypervisor Counter/Timer Virtualization Registers
            // 0x605: htimedelta, Delta for VS/VU-mode timer.
            // 0x615: htimedeltah, Upper 32 bits of htimedelta, RV32 only.

            //Machine Counter/Timers
            case 0xB00: // mcycle, Machine cycle counter.
            case 0xB02: { // minstret, Machine instructions-retired counter.
                return (int) mcycle;
            }
            //0xB03: mhpmcounter3, Machine performance-monitoring counter.
            //0xB04...0xB1F: mhpmcounter4...mhpmcounter31, Machine performance-monitoring counter.
            case 0xB80: // mcycleh, Upper 32 bits of mcycle, RV32 only.
            case 0xB82: { // minstreth, Upper 32 bits of minstret, RV32 only.
                return (int) (mcycle >> 32);
            }
            //0xB83: mhpmcounter3h, Upper 32 bits of mhpmcounter3, RV32 only.
            //0xB84...0xB9F: mhpmcounter4h...mhpmcounter31h, Upper 32 bits of mhpmcounter4, RV32 only.

            // Counters and Timers
            case 0xC00:  // cycle
            case 0xC02: { // instret
                // See Volume 2 p36: mcounteren/scounteren define availability to next lowest privilege level.
                if (priv < R5.PRIVILEGE_M) {
                    final int counteren;
                    if (priv < R5.PRIVILEGE_S) {
                        counteren = scounteren;
                    } else {
                        counteren = mcounteren;
                    }

                    // counteren[2:0] is IR, TM, CY. As such the bit index matches the masked csr value.
                    if ((counteren & (1 << (csr & 0b11))) == 0) {
                        throw new R5IllegalInstructionException(inst);
                    }
                }
                return (int) mcycle;
            }
            case 0xC01: { // time
                return (int) rtc.getTime();
            }
            // 0xC03 ... 0xC1F: hpmcounter3 ... hpmcounter31
            case 0xC80:  // cycleh
            case 0xC82: { // instreth
                // See Volume 2 p36: mcounteren/scounteren define availability to next lowest privilege level.
                if (priv < R5.PRIVILEGE_M) {
                    final int counteren;
                    if (priv < R5.PRIVILEGE_S) {
                        counteren = scounteren;
                    } else {
                        counteren = mcounteren;
                    }

                    // counteren[2:0] is IR, TM, CY. As such the bit index matches the masked csr value.
                    if ((counteren & (1 << (csr & 0b11))) == 0) {
                        throw new R5IllegalInstructionException(inst);
                    }
                }
                return (int) (mcycle >> 32);
            }
            case 0xC81: { // timeh
                return (int) (rtc.getTime() >>> 32);
            }
            // 0xC83 ... 0xC9F: hpmcounter3h ... hpmcounter31h

            // Machine Information Registers
            case 0xF11: { // mvendorid, Vendor ID.
                return 0; // Not implemented.
            }
            case 0xF12: { // marchid, Architecture ID.
                return 0; // Not implemented.
            }
            case 0xF13: { // mimpid, Implementation ID.
                return 0; // Not implemented.
            }
            case 0xF14: { // mhartid, Hardware thread ID.
                return 0; // Single, primary hart.
            }

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }
    }

    @SuppressWarnings("DuplicateBranchesInSwitch")
    private boolean writeCSR(final int inst, final int csr, final int value) throws R5Exception {
        switch (csr) {
            // Floating-Point Control and Status Registers
//            case 0x001: { // fflags, Floating-Point Accrued Exceptions.
//                fflags = (byte) (value & 0b11111);
//            }
//            case 0x002: { // frm, Floating-Point Dynamic Rounding Mode.
//                frm = (byte) (value & 0b111);
//                if (frm >= 5) frm = 0; // TODO Not to spec; should store and raise invalid instruction on FP ops.
//            }
//            case 0x003: { // fcsr, Floating-Point Control and Status Register (frm + fflags).
//                frm = (byte) ((value >>> 5) & 0b111);
//                if (frm >= 5) frm = 0; // TODO Not to spec; should store and raise invalid instruction on FP ops.
//                fflags = (byte) (value & 0b11111);
//                break;
//            }

            // User Trap Setup
            // 0x000: ustatus, User status register.
            // 0x004: uie, User interrupt-enabled register.
            // 0x005: utvec, User trap handler base address.

            // User Trap Handling
            // 0x040: uscratch, Scratch register for user trap handlers.
            // 0x041: uepc, User exception program counter.
            // 0x042: ucause, User trap cause.
            // 0x043: utval, User bad address or instruction.
            // 0x044: uip, User interrupt pending.

            // Supervisor Trap Setup
            case 0x100: { // sstatus, Supervisor status register.
                setStatus((mstatus & ~SSTATUS_MASK) | (value & SSTATUS_MASK));
                break;
            }
            // 0x102: sedeleg, Supervisor exception delegation register.
            // 0x103: sideleg, Supervisor interrupt delegation register.
            case 0x104: { // sie, Supervisor interrupt-enable register.
                final int mask = mideleg; // Can only set stuff that's delegated to S mode.
                mie = (mie & ~mask) | (value & mask);
                break;
            }
            case 0x105: { // stvec, Supervisor trap handler base address.
                if ((value & 0b11) < 2) { // Don't allow reserved modes.
                    stvec = value;
                }
                break;
            }
            case 0x106: { // scounteren, Supervisor counter enable.
                scounteren = value & COUNTEREN_MASK;
                break;
            }

            // Supervisor Trap Handling
            case 0x140: { // sscratch Scratch register for supervisor trap handlers.
                sscratch = value;
                break;
            }
            case 0x141: { // sepc Supervisor exception program counter.
                sepc = value & ~0b1;
                break;
            }
            case 0x142: { // scause Supervisor trap cause.
                scause = value;
                break;
            }
            case 0x143: { // stval Supervisor bad address or instruction.
                stval = value;
                break;
            }
            case 0x144: { // sip Supervisor interrupt pending.
                final int mask = mideleg; // Can only set stuff that's delegated to S mode.
                mip.updateAndGet(operand -> (operand & ~mask) | (value & mask));
                break;
            }

            // Supervisor Protection and Translation
            case 0x180: { // satp Supervisor address translation and protection.
                final int validatedValue = value & ~R5.SATP_ASID_MASK; // Say no to ASID (not implemented).
                final int change = satp ^ validatedValue;
                if ((change & (R5.SATP_MODE_MASK | R5.SATP_PPN_MASK)) != 0) {
                    if (priv == R5.PRIVILEGE_S && (mstatus & R5.STATUS_TVM_MASK) != 0) {
                        throw new R5IllegalInstructionException(inst);
                    }

                    satp = validatedValue;
                    flushTLB();
                    flushTraces();

                    return true; // Invalidate fetch cache.
                }
                break;
            }

            // Virtual Supervisor Registers
            // 0x200: vsstatus, Virtual supervisor status register.
            // 0x204: vsie, Virtual supervisor interrupt-enable register.
            // 0x205: vstvec, Virtual supervisor trap handler base address.
            // 0x240: vsscratch, Virtual supervisor scratch register.
            // 0x241: vsepc, Virtual supervisor exception program counter.
            // 0x242: vscause, Virtual supervisor trap cause.
            // 0x243: vstval, Virtual supervisor bad address or instruction.
            // 0x244: vsip, Virtual supervisor interrupt pending.
            // 0x280: vsatp, Virtual supervisor address translation and protection

            // Machine Trap Setup
            case 0x300: { // mstatus Machine status register.
                setStatus(value & MSTATUS_MASK);
                break;
            }
            case 0x301: { // misa ISA and extensions
                break; // We do not support changing feature sets dynamically.
            }
            case 0x302: { // medeleg Machine exception delegation register.
                // From Volume 2 p31: For exceptions that cannot occur in less privileged modes, the corresponding
                // medeleg bits should be hardwired to zero. In particular, medeleg[11] is hardwired to zero.
                medeleg = value & ~(1 << R5.EXCEPTION_MACHINE_ECALL);
                break;
            }
            case 0x303: { // mideleg Machine interrupt delegation register.
                final int mask = R5.SSIP_MASK | R5.STIP_MASK | R5.SEIP_MASK;
                mideleg = (mideleg & ~mask) | (value & mask);
                break;
            }
            case 0x304: { // mie Machine interrupt-enable register.
                final int mask = R5.MTIP_MASK | R5.MSIP_MASK | R5.SEIP_MASK | R5.STIP_MASK | R5.SSIP_MASK;
                mie = (mie & ~mask) | (value & mask);
                break;
            }
            case 0x305: { // mtvec Machine trap-handler base address.
                if ((value & 0b11) < 2) { // Don't allow reserved modes.
                    mtvec = value;
                }
            }
            case 0x306: { // mcounteren Machine counter enable.
                mcounteren = value & COUNTEREN_MASK;
                break;
            }
            case 0x310: { // mstatush Additional machine status register, RV32 only.
                if (((value ^ mstatush) & R5.STATUSH_MPV_MASK) != 0) {
                    flushTLB();
                }

                mstatush = value & (R5.STATUSH_MPV_MASK | R5.STATUSH_GVA_MASK);
                break;
            }

            // Debug/Trace Registers
            case 0x7A0: { // tselect
                break;
            }
            case 0x7A1: { // tdata1
                break;
            }
            case 0x7A2: { // tdata2
                break;
            }
            case 0x7A3: { // tdata3
                break;
            }

            // Machine Trap Handling
            case 0x340: { // mscratch Scratch register for machine trap handlers.
                mscratch = value;
                break;
            }
            case 0x341: { // mepc Machine exception program counter.
                mepc = value & ~0b1; // p38: Lowest bit must always be zero.
                break;
            }
            case 0x342: { // mcause Machine trap cause.
                mcause = value;
                break;
            }
            case 0x343: { // mtval Machine bad address or instruction.
                mtval = value;
                break;
            }
            case 0x344: { // mip Machine interrupt pending.
                // p32: MEIP, MTIP, MSIP are readonly in mip.
                // Additionally, SEIP is controlled by a PLIC in our case, so we must not allow
                // software to reset it, as this could lead to lost interrupts.
                final int mask = R5.STIP_MASK | R5.SSIP_MASK;
                mip.updateAndGet(operand -> (operand & ~mask) | (value & mask));
                break;
            }
            // 0x34A: mtinst, Machine trap instruction (transformed).
            // 0x34B: mtval2, Machine bad guest physical address.

            // Machine Memory Protection
            // 0x3A0: pmpcfg0. Physical memory protection configuration.
            // 0x3A1: pmpcfg1. Physical memory protection configuration, RV32 only.
            // 0x3A2: pmpcfg2. Physical memory protection configuration.
            // 0x3A3...0x3AE: pmpcfg3...pmpcfg14, Physical memory protection configuration, RV32 only.
            // 0x3AF: pmpcfg15, Physical memory protection configuration, RV32 only.
            // 0x3B0: pmpaddr0, Physical memory protection address register.
            // 0x3B1...0x3EF: pmpaddr1...pmpaddr63, Physical memory protection address register.

            // Hypervisor Trap Setup
            // 0x600: hstatus, Hypervisor status register.
            // 0x602: hedeleg, Hypervisor exception delegation register.
            // 0x603: hideleg, Hypervisor interrupt delegation register.
            // 0x604: hie, Hypervisor interrupt-enable register.
            // 0x606: hcounteren, Hypervisor counter enable.
            // 0x607: hgeie, Hypervisor guest external interrupt-enable register.

            // Hypervisor Trap Handling
            // 0x643: htval, Hypervisor bad guest physical address.
            // 0x644: hip, Hypervisor interrupt pending.
            // 0x645: hvip, Hypervisor virtual interrupt pending.
            // 0x64A: htinst, Hypervisor trap instruction (transformed).

            // Hypervisor Protection and Translation
            // 0x680: hgatp, Hypervisor guest address translation and protection.

            // Hypervisor Counter/Timer Virtualization Registers
            // 0x605: htimedelta, Delta for VS/VU-mode timer.
            // 0x615: htimedeltah, Upper 32 bits of htimedelta, RV32 only.

            default: {
                throw new R5IllegalInstructionException(inst);
            }
        }

        return false;
    }

    private void setStatus(final int value) {
        final int change = mstatus ^ value;
        final boolean mmuConfigChanged =
                (change & (R5.STATUS_MPRV_MASK | R5.STATUS_SUM_MASK | R5.STATUS_MXR_MASK)) != 0 ||
                ((mstatus & R5.STATUS_MPRV_MASK) != 0 && (change & R5.STATUS_MPP_MASK) != 0);
        if (mmuConfigChanged) {
            flushTLB();

            // TODO Need multiple trace lists for each combination of MPRV&MPP, SUM, MXR and priv, otherwise we have to flush traces here.
        }

        final boolean dirty = ((mstatus & R5.STATUS_FS_MASK) == R5.STATUS_FS_MASK) ||
                              ((mstatus & R5.STATUS_XS_MASK) == R5.STATUS_XS_MASK);
        mstatus = (mstatus & ~R5.STATUS_SD_MASK) | (dirty ? R5.STATUS_SD_MASK : 0);

        final int mask = MSTATUS_MASK & ~R5.STATUS_FS_MASK;
        mstatus = (mstatus & ~mask) | (value & mask);
    }

    private void setPrivilege(final int level) {
        if (priv == level) {
            return;
        }

        flushTLB();

        priv = level;

        // TODO Need multiple trace lists for each combination of MPRV&MPP, SUM, MXR and priv, otherwise we have to flush traces here.
    }

    protected void raiseException(final int exception, final int value) {
        // Exceptions take cycle.
        mcycle++;

        // Check whether to run supervisor level trap instead of machine level one.
        // We don't implement the N extension (user level interrupts) so if we're
        // currently in S or U privilege level we'll run the S level trap handler
        // either way -- assuming that the current interrupt/exception is allowed
        // to be delegated by M level.
        final boolean async = (exception & R5.INTERRUPT) != 0;
        final int cause = exception & ~R5.INTERRUPT;
        final int deleg = async ? mideleg : medeleg;

        // Was interrupt for current priv level enabled? There are cases we can
        // get here even for interrupts! Specifically when an M level interrupt
        // is raised while in S mode. This will get here even if M level interrupt
        // enabled bit is zero, as per spec (Volume 2 p21).
        final int oldIE = (mstatus >>> priv) & 0b1;

        final int vec;
        if (priv <= R5.PRIVILEGE_S && ((deleg >>> cause) & 0b1) != 0) {
            scause = exception;
            sepc = pc;
            stval = value;
            mstatus = (mstatus & ~R5.STATUS_SPIE_MASK) |
                      (oldIE << R5.STATUS_SPIE_SHIFT);
            mstatus = (mstatus & ~R5.STATUS_SPP_MASK) |
                      (priv << R5.STATUS_SPP_SHIFT);
            mstatus &= ~R5.STATUS_SIE_MASK;
            setPrivilege(R5.PRIVILEGE_S);
            vec = stvec;
        } else {
            mcause = exception;
            mepc = pc;
            mtval = value;
            mstatus = (mstatus & ~R5.STATUS_MPIE_MASK) |
                      (oldIE << R5.STATUS_MPIE_SHIFT);
            mstatus = (mstatus & ~R5.STATUS_MPP_MASK) |
                      (priv << R5.STATUS_MPP_SHIFT);
            mstatus &= ~R5.STATUS_MIE_MASK;
            setPrivilege(R5.PRIVILEGE_M);
            vec = mtvec;
        }

        final int mode = vec & 0b11;
        switch (mode) {
            case 0b01: { // Vectored
                if (async) {
                    pc = (vec & ~0b1) + 4 * cause;
                } else {
                    pc = vec & ~0b1;
                }
                break;
            }
            case 0b00: // Direct
            default: {
                pc = vec;
                break;
            }
        }
    }

    private void raiseException(final int cause) {
        raiseException(cause, 0);
    }

    private void raiseInterrupt(final int pending) {
        final boolean mieEnabled = (mstatus & R5.STATUS_MIE_MASK) != 0;
        final boolean sieEnabled = (mstatus & R5.STATUS_SIE_MASK) != 0;

        // V2p21: interrupts handled by a higher privilege level, i.e. that are not delegated
        // to a lower privilege level, will always fire -- even if their global flag is false!
        final int mieMask = priv < R5.PRIVILEGE_M || mieEnabled ? 0xFFFFFFFF : 0;
        final int sieMask = priv < R5.PRIVILEGE_S || (priv == R5.PRIVILEGE_S && sieEnabled) ? 0xFFFFFFFF : 0;

        final int interrupts = (pending & ~mideleg & mieMask) | (pending & mideleg & sieMask);
        if (interrupts != 0) {
            // TODO p33: Interrupt order is handled in decreasing order of privilege mode,
            //      and inside a single privilege mode in order E,S,T.
            final int interrupt = Integer.numberOfTrailingZeros(interrupts);
            raiseException(interrupt | R5.INTERRUPT);
        }
    }

    private byte load8(final int address) throws MemoryAccessException {
        return (byte) loadx(address, Sizes.SIZE_8, Sizes.SIZE_8_LOG2);
    }

    private void store8(final int address, final byte value) throws MemoryAccessException {
        storex(address, value, Sizes.SIZE_8, Sizes.SIZE_8_LOG2);
    }

    private short load16(final int address) throws MemoryAccessException {
        return (short) loadx(address, Sizes.SIZE_16, Sizes.SIZE_16_LOG2);
    }

    private void store16(final int address, final short value) throws MemoryAccessException {
        storex(address, value, Sizes.SIZE_16, Sizes.SIZE_16_LOG2);
    }

    private int load32(final int address) throws MemoryAccessException {
        return loadx(address, Sizes.SIZE_32, Sizes.SIZE_32_LOG2);
    }

    private void store32(final int address, final int value) throws MemoryAccessException {
        storex(address, value, Sizes.SIZE_32, Sizes.SIZE_32_LOG2);
    }

    private TLBEntry fetchPage(final int address) throws MemoryAccessException {
        if ((address & 1) != 0) {
            throw new MisalignedFetchException(address);
        }

        final int index = (address >>> R5.PAGE_ADDRESS_SHIFT) & (TLB_SIZE - 1);
        final int hash = address & ~R5.PAGE_ADDRESS_MASK;
        final TLBEntry entry = fetchTLB[index];
        if (entry.hash == hash) {
            return entry;
        } else {
            return fetchPageSlow(address);
        }
    }

    private int loadx(final int address, final int size, final int sizeLog2) throws MemoryAccessException {
        final int index = (address >>> R5.PAGE_ADDRESS_SHIFT) & (TLB_SIZE - 1);
        final int alignment = size / 8; // Enforce aligned memory access.
        final int alignmentMask = alignment - 1;
        final int hash = address & ~(R5.PAGE_ADDRESS_MASK & ~alignmentMask);
        final TLBEntry entry = loadTLB[index];
        if (entry.hash == hash) {
            return entry.device.load(address + entry.toOffset, sizeLog2);
        } else {
            return loadSlow(address, sizeLog2);
        }
    }

    private void storex(final int address, final int value, final int size, final int sizeLog2) throws MemoryAccessException {
        final int index = (address >>> R5.PAGE_ADDRESS_SHIFT) & (TLB_SIZE - 1);
        final int alignment = size / 8; // Enforce aligned memory access.
        final int alignmentMask = alignment - 1;
        final int hash = address & ~(R5.PAGE_ADDRESS_MASK & ~alignmentMask);
        final TLBEntry entry = storeTLB[index];
        if (entry.hash == hash) {
            entry.device.store(address + entry.toOffset, value, sizeLog2);
        } else {
            storeSlow(address, value, sizeLog2);
        }
    }

    private TLBEntry fetchPageSlow(final int address) throws MemoryAccessException {
        final int physicalAddress = getPhysicalAddress(address, AccessType.FETCH);
        final MemoryRange range = physicalMemory.getMemoryRange(physicalAddress);
        if (range == null || !(range.device instanceof PhysicalMemory)) {
            throw new FetchFaultException(address);
        }

        return updateTLB(fetchTLB, address, physicalAddress, range);
    }

    private int loadSlow(final int address, final int sizeLog2) throws MemoryAccessException {
        final int size = 1 << sizeLog2;
        final int alignment = address & (size - 1);
        if (alignment != 0) {
            throw new MisalignedLoadException(address);
        } else {
            final int physicalAddress = getPhysicalAddress(address, AccessType.LOAD);
            final MemoryRange range = physicalMemory.getMemoryRange(physicalAddress);
            if (range == null) {
                LOGGER.debug("Trying to load from invalid physical address [{}].", address);
                return 0;
            } else if (range.device instanceof PhysicalMemory) {
                final TLBEntry entry = updateTLB(loadTLB, address, physicalAddress, range);
                return entry.device.load(address + entry.toOffset, sizeLog2);
            } else {
                return range.device.load(physicalAddress - range.start, sizeLog2);
            }
        }
    }

    private void storeSlow(final int address, final int value, final int sizeLog2) throws MemoryAccessException {
        final int size = 1 << sizeLog2;
        final int alignment = address & (size - 1);
        if (alignment != 0) {
            throw new MisalignedStoreException(address);
        } else {
            final int physicalAddress = getPhysicalAddress(address, AccessType.STORE);
            final MemoryRange range = physicalMemory.getMemoryRange(physicalAddress);
            if (range == null) {
                LOGGER.debug("Trying to store to invalid physical address [{}].", address);
            } else if (range.device instanceof PhysicalMemory) {
                final TLBEntry entry = updateTLB(storeTLB, address, physicalAddress, range);
                final int offset = address + entry.toOffset;
                entry.device.store(offset, value, sizeLog2);
                physicalMemory.setDirty(range, offset);
            } else {
                range.device.store(physicalAddress - range.start, value, sizeLog2);
            }
        }
    }

    private int getPhysicalAddress(final int virtualAddress, final AccessType accessType) throws MemoryAccessException {
        final int privilege;
        if ((mstatus & R5.STATUS_MPRV_MASK) != 0 && accessType != AccessType.FETCH) {
            privilege = (mstatus & R5.STATUS_MPP_MASK) >>> R5.STATUS_MPP_SHIFT;
        } else {
            privilege = this.priv;
        }

        if (privilege == R5.PRIVILEGE_M) {
            return virtualAddress;
        }

        if ((satp & R5.SATP_MODE_MASK) == 0) {
            return virtualAddress;
        }

        // Virtual address structure:  VPN1[31:22], VPN0[21:12], page offset[11:0]
        // Physical address structure: PPN1[33:22], PPN0[21:12], page offset[11:0]
        // Page table entry structure: PPN1[31:20], PPN0[19:10], RSW[9:8], D, A, G, U, X, W, R, V

        // Virtual address translation, V2p75f.
        int pteAddress = (satp & R5.SATP_PPN_MASK) << R5.PAGE_ADDRESS_SHIFT; // 1.
        for (int i = R5.SV32_LEVELS - 1; i >= 0; i--) { // 2.
            final int vpnShift = R5.PAGE_ADDRESS_SHIFT + R5.SV32_XPN_SIZE * i;
            final int vpn = (virtualAddress >>> vpnShift) & R5.SV32_XPN_MASK;
            pteAddress += vpn << R5.SV32_PTE_SIZE_LOG2; // equivalent to vpn * PTE size
            int pte = (int) physicalMemory.load(pteAddress, Sizes.SIZE_32_LOG2); // 3.

            if ((pte & R5.PTE_V_MASK) == 0 || ((pte & R5.PTE_R_MASK) == 0 && (pte & R5.PTE_W_MASK) != 0)) { // 4.
                throw getPageFaultException(accessType, virtualAddress);
            }

            int xwr = pte & (R5.PTE_X_MASK | R5.PTE_W_MASK | R5.PTE_R_MASK);
            if (xwr == 0) { // 5.
                final int ppn = pte >>> R5.PTE_DATA_BITS;
                pteAddress = ppn << R5.PAGE_ADDRESS_SHIFT;
                continue;
            }

            // 6. Leaf node, do access permission checks.

            // Check reserved/invalid configurations.
            if ((xwr & R5.PTE_R_MASK) == 0 && (xwr & R5.PTE_W_MASK) != 0) {
                throw getPageFaultException(accessType, virtualAddress);
            }

            // Check privilege. Can only be in S or U mode here, M was handled above. V2p61.
            final int userModeFlag = pte & R5.PTE_U_MASK;
            if (privilege == R5.PRIVILEGE_S) {
                if (userModeFlag != 0 &&
                    (accessType == AccessType.FETCH || (mstatus & R5.STATUS_SUM_MASK) == 0))
                    throw getPageFaultException(accessType, virtualAddress);
            } else if (userModeFlag == 0) {
                throw getPageFaultException(accessType, virtualAddress);
            }

            // MXR allows read on execute-only pages.
            if ((mstatus & R5.STATUS_MXR_MASK) != 0) {
                xwr |= R5.PTE_R_MASK;
            }

            // Check access flags.
            if ((xwr & accessType.mask) == 0) {
                throw getPageFaultException(accessType, virtualAddress);
            }

            // 7. Check misaligned superpage.
            if (i > 0) {
                final int ppnLSB = (pte >>> R5.PTE_DATA_BITS) & R5.SV32_XPN_MASK;
                if (ppnLSB != 0) {
                    throw getPageFaultException(accessType, virtualAddress);
                }
            }

            // 8. Update accessed and dirty flags.
            if ((pte & R5.PTE_A_MASK) == 0 ||
                (accessType == AccessType.STORE && (pte & R5.PTE_D_MASK) == 0)) {
                pte |= R5.PTE_A_MASK;
                if (accessType == AccessType.STORE) {
                    pte |= R5.PTE_D_MASK;
                }

                physicalMemory.store(pteAddress, pte, 2);
            }

            // 9. physical address = pte.ppn[LEVELS-1:i], va.vpn[i-1:0], va.pgoff
            final int vpnAndPageOffsetMask = (1 << vpnShift) - 1;
            final int ppn = (pte >>> R5.PTE_DATA_BITS) << R5.PAGE_ADDRESS_SHIFT;
            return (ppn & ~vpnAndPageOffsetMask) | (virtualAddress & vpnAndPageOffsetMask);
        }

        throw getPageFaultException(accessType, virtualAddress);
    }

    private static MemoryAccessException getPageFaultException(final AccessType accessType, final int address) {
        switch (accessType) {
            case LOAD:
                return new LoadPageFaultException(address);
            case STORE:
                return new StorePageFaultException(address);
            case FETCH:
                return new FetchPageFaultException(address);
            default:
                throw new AssertionError();
        }
    }

    private static TLBEntry updateTLB(final TLBEntry[] tlb, final int address, final int physicalAddress, final MemoryRange range) {
        final int index = (address >>> R5.PAGE_ADDRESS_SHIFT) & (TLB_SIZE - 1);
        final int hash = address & ~R5.PAGE_ADDRESS_MASK;

        final TLBEntry entry = tlb[index];
        entry.hash = hash;
        entry.toOffset = physicalAddress - address - range.start;
        entry.device = range.device;

        return entry;
    }

    private void flushTLB() {
        // Only reset the most necessary field, the hash (which we use to check if an entry is applicable).
        // Reset per-array for *much* faster clears due to it being a faster memory access pattern/the
        // hotspot optimizer being able to more efficiently handle it (probably the latter, I suspect this
        // gets replaced by a memset with stride).
        for (int i = 0; i < TLB_SIZE; i++) {
            fetchTLB[i].hash = -1;
        }
        for (int i = 0; i < TLB_SIZE; i++) {
            loadTLB[i].hash = -1;
        }
        for (int i = 0; i < TLB_SIZE; i++) {
            storeTLB[i].hash = -1;
        }
    }

    private void flushTLB(final int address) {
        flushTLB();
    }

    private void flushTraces() {
        for (int i = 0; i < HOT_TRACE_COUNT; i++) {
            watchedTraces[i].pc = -1;
        }

        traces.clear();
        tracesRequested.clear();

        // We simply swap out for a new set of queues to avoid synchronization.
        // This way any running workers will put their "in flight" result into
        // an old queue from which we will not read anymore, and fetch their
        // next job from the new queue.
        translatorDataExchange = new TranslatorDataExchange();
    }

    private enum AccessType {
        LOAD(R5.PTE_R_MASK),
        STORE(R5.PTE_W_MASK),
        FETCH(R5.PTE_X_MASK),
        ;

        public final int mask;

        AccessType(final int mask) {
            this.mask = mask;
        }
    }

    public static final class TLBEntry {
        public int hash = -1;
        public int toOffset;
        public MemoryMappedDevice device;
    }

    private static final class WatchedTrace {
        public int pc = -1;
        public int count;
    }

    private static final class TranslatorDataExchange {
        public final ConcurrentLinkedQueue<TranslatorJob> translatorRequests = new ConcurrentLinkedQueue<>();
        public final ConcurrentLinkedQueue<TranslatorJob> translationResponses = new ConcurrentLinkedQueue<>();
    }

    public R5CPUStateSnapshot getState() {
        final R5CPUStateSnapshot state = new R5CPUStateSnapshot();

        state.pc = pc;
        System.arraycopy(x, 0, state.x, 0, 32);

//        System.arraycopy(f, 0, state.f, 0, 32);
//        state.fflags = fflags;
//        state.frm = frm;

        state.reservation_set = reservation_set;

        state.mcycle = mcycle;

        state.mstatus = mstatus;
        state.mstatush = mstatush;
        state.mtvec = mtvec;
        state.medeleg = medeleg;
        state.mideleg = mideleg;
        state.mip = mip.get();
        state.mie = mie;
        state.mcounteren = mcounteren;
        state.mscratch = mscratch;
        state.mepc = mepc;
        state.mcause = mcause;
        state.mtval = mtval;

        state.stvec = stvec;
        state.scounteren = scounteren;
        state.sscratch = sscratch;
        state.sepc = sepc;
        state.scause = scause;
        state.stval = stval;
        state.satp = satp;

        state.priv = priv;
        state.waitingForInterrupt = waitingForInterrupt;

        return state;
    }

    public void setState(final R5CPUStateSnapshot state) {
        pc = state.pc;
        System.arraycopy(state.x, 0, x, 0, 32);

//        System.arraycopy(state.f, 0, f, 0, 32);
//        fflags = state.fflags;
//        frm = state.frm;

        reservation_set = state.reservation_set;

        mcycle = state.mcycle;

        mstatus = state.mstatus;
        mstatush = state.mstatush;
        mtvec = state.mtvec;
        medeleg = state.medeleg;
        mideleg = state.mideleg;
        mip.set(state.mip);
        mie = state.mie;
        mcounteren = state.mcounteren;
        mscratch = state.mscratch;
        mepc = state.mepc;
        mcause = state.mcause;
        mtval = state.mtval;

        stvec = state.stvec;
        scounteren = state.scounteren;
        sscratch = state.sscratch;
        sepc = state.sepc;
        scause = state.scause;
        stval = state.stval;
        satp = state.satp;

        priv = state.priv;
        waitingForInterrupt = state.waitingForInterrupt;
    }
}
