=====
SETUP
15.424
5.188
20.612
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/o_TX_Ready_s0
0.908
1.248
SPI_Master_Inst/n294_s2
1.566
2.381
SPI_Master_Inst/n294_s1
2.397
3.162
SPI_Master_Inst/o_RX_DV_s0
5.188
=====
SETUP
15.834
4.778
20.612
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_TX_DV_s0
0.908
1.248
SPI_Master_Inst/n129_s2
2.688
3.453
SPI_Master_Inst/o_SPI_MOSI_s0
4.778
=====
SETUP
15.919
4.957
20.876
i_Clk_ibuf
0.000
0.728
r_TX_Count_1_s0
0.908
1.248
o_TX_Ready_d_s0
2.567
3.031
r_TX_Count_1_s5
3.043
3.829
r_TX_Count_1_s0
4.957
=====
SETUP
16.001
4.875
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_Leading_Edge_s0
0.908
1.248
SPI_Master_Inst/n280_s2
1.979
2.794
SPI_Master_Inst/n282_s1
2.810
3.404
SPI_Master_Inst/o_RX_Byte_6_s0
4.875
=====
SETUP
16.204
4.673
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_TX_DV_s0
0.908
1.248
SPI_Master_Inst/o_SPI_MOSI_s4
2.688
3.474
SPI_Master_Inst/o_SPI_MOSI_s0
4.673
=====
SETUP
16.212
4.400
20.612
i_Clk_ibuf
0.000
0.728
r_TX_Count_1_s0
0.908
1.248
o_TX_Ready_d_s0
2.567
3.031
n61_s6
3.635
4.400
r_TX_Count_0_s3
4.400
=====
SETUP
16.274
4.603
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_Leading_Edge_s0
0.908
1.248
SPI_Master_Inst/n280_s2
1.979
2.794
SPI_Master_Inst/n280_s1
2.810
3.404
SPI_Master_Inst/o_RX_Byte_7_s0
4.603
=====
SETUP
16.333
4.279
20.612
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_TX_DV_s0
0.908
1.248
SPI_Master_Inst/r_TX_Bit_Count_2_s4
2.696
3.511
SPI_Master_Inst/n126_s1
3.515
4.279
SPI_Master_Inst/r_TX_Bit_Count_2_s1
4.279
=====
SETUP
16.470
4.406
20.876
i_Clk_ibuf
0.000
0.728
r_CS_n_s1
0.908
1.248
n55_s8
1.852
2.666
n55_s6
3.037
3.823
r_CS_n_s1
4.406
=====
SETUP
16.580
4.296
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/o_TX_Ready_s0
0.908
1.248
SPI_Master_Inst/n294_s2
1.566
2.381
SPI_Master_Inst/n294_s1
2.397
3.157
SPI_Master_Inst/o_RX_Byte_0_s0
4.296
=====
SETUP
16.643
4.234
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_Leading_Edge_s0
0.908
1.248
SPI_Master_Inst/n280_s2
1.979
2.794
SPI_Master_Inst/n284_s1
2.810
3.404
SPI_Master_Inst/o_RX_Byte_5_s0
4.234
=====
SETUP
16.654
4.222
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.908
1.248
SPI_Master_Inst/n308_s1
1.499
2.314
SPI_Master_Inst/r_SPI_Clk_Edges_4_s5
2.330
3.090
SPI_Master_Inst/r_SPI_Clk_Edges_1_s1
4.222
=====
SETUP
16.654
4.222
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.908
1.248
SPI_Master_Inst/n308_s1
1.499
2.314
SPI_Master_Inst/r_SPI_Clk_Edges_4_s5
2.330
3.090
SPI_Master_Inst/r_SPI_Clk_Edges_2_s1
4.222
=====
SETUP
16.654
4.222
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.908
1.248
SPI_Master_Inst/n308_s1
1.499
2.314
SPI_Master_Inst/r_SPI_Clk_Edges_4_s5
2.330
3.090
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
4.222
=====
SETUP
16.665
4.211
20.876
i_Clk_ibuf
0.000
0.728
r_SM_CS_1_s1
0.908
1.248
r_CS_Inactive_Count_0_s4
1.865
2.474
r_CS_Inactive_Count_0_s5
2.841
3.627
r_CS_Inactive_Count_1_s1
4.211
=====
SETUP
16.726
4.150
20.876
i_Clk_ibuf
0.000
0.728
r_SM_CS_1_s1
0.908
1.248
r_CS_Inactive_Count_0_s4
1.865
2.474
r_CS_Inactive_Count_0_s5
2.841
3.627
r_CS_Inactive_Count_0_s1
4.150
=====
SETUP
16.828
4.048
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/o_TX_Ready_s0
0.908
1.248
SPI_Master_Inst/n294_s2
1.566
2.381
SPI_Master_Inst/n290_s1
2.397
3.157
SPI_Master_Inst/o_RX_Byte_2_s0
4.048
=====
SETUP
16.846
3.766
20.612
i_Clk_ibuf
0.000
0.728
r_CS_n_s1
0.908
1.248
n57_s12
1.852
2.638
n57_s15
2.952
3.766
r_SM_CS_0_s2
3.766
=====
SETUP
16.856
3.756
20.612
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.908
1.248
SPI_Master_Inst/n308_s1
1.499
2.314
SPI_Master_Inst/n76_s2
2.942
3.756
SPI_Master_Inst/r_Trailing_Edge_s0
3.756
=====
SETUP
16.856
3.756
20.612
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.908
1.248
SPI_Master_Inst/n308_s1
1.499
2.314
SPI_Master_Inst/n80_s2
2.942
3.756
SPI_Master_Inst/r_Leading_Edge_s0
3.756
=====
SETUP
16.856
3.756
20.612
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.908
1.248
SPI_Master_Inst/n308_s1
1.499
2.314
SPI_Master_Inst/n70_s3
2.941
3.756
SPI_Master_Inst/o_TX_Ready_s0
3.756
=====
SETUP
16.889
3.987
20.876
i_Clk_ibuf
0.000
0.728
r_CS_n_s1
0.908
1.248
n57_s12
1.852
2.638
r_SM_CS_1_s3
2.952
3.738
r_SM_CS_1_s1
3.987
=====
SETUP
16.890
3.987
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/o_TX_Ready_s0
0.908
1.248
SPI_Master_Inst/n294_s2
1.566
2.381
SPI_Master_Inst/n292_s1
2.397
3.157
SPI_Master_Inst/o_RX_Byte_1_s0
3.987
=====
SETUP
16.890
3.987
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/o_TX_Ready_s0
0.908
1.248
SPI_Master_Inst/n294_s2
1.566
2.381
SPI_Master_Inst/n288_s1
2.397
3.157
SPI_Master_Inst/o_RX_Byte_3_s0
3.987
=====
SETUP
16.890
3.986
20.876
i_Clk_ibuf
0.000
0.728
SPI_Master_Inst/r_Leading_Edge_s0
0.908
1.248
SPI_Master_Inst/n280_s2
1.979
2.794
SPI_Master_Inst/n286_s1
2.810
3.404
SPI_Master_Inst/o_RX_Byte_4_s0
3.986
=====
HOLD
0.524
1.287
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_s1
0.762
1.009
SPI_Master_Inst/n79_s2
1.011
1.287
SPI_Master_Inst/r_SPI_Clk_s1
1.287
=====
HOLD
0.524
1.287
0.762
i_Clk_ibuf
0.000
0.626
r_CS_Inactive_Count_1_s1
0.762
1.009
n59_s7
1.011
1.287
r_CS_Inactive_Count_1_s1
1.287
=====
HOLD
0.524
1.287
0.762
i_Clk_ibuf
0.000
0.626
r_CS_Inactive_Count_0_s1
0.762
1.009
n58_s6
1.011
1.287
r_CS_Inactive_Count_0_s1
1.287
=====
HOLD
0.525
1.288
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_RX_Bit_Count_2_s1
0.762
1.009
SPI_Master_Inst/n179_s1
1.012
1.288
SPI_Master_Inst/r_RX_Bit_Count_2_s1
1.288
=====
HOLD
0.525
1.288
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_TX_Bit_Count_1_s1
0.762
1.009
SPI_Master_Inst/n127_s2
1.012
1.288
SPI_Master_Inst/r_TX_Bit_Count_1_s1
1.288
=====
HOLD
0.525
1.288
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Edges_0_s1
0.762
1.009
SPI_Master_Inst/n64_s2
1.012
1.288
SPI_Master_Inst/r_SPI_Clk_Edges_0_s1
1.288
=====
HOLD
0.525
1.288
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Edges_2_s1
0.762
1.009
SPI_Master_Inst/n62_s4
1.012
1.288
SPI_Master_Inst/r_SPI_Clk_Edges_2_s1
1.288
=====
HOLD
0.525
1.288
0.762
i_Clk_ibuf
0.000
0.626
o_RX_Count_0_s1
0.762
1.009
n72_s2
1.012
1.288
o_RX_Count_0_s1
1.288
=====
HOLD
0.526
1.289
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_RX_Bit_Count_1_s3
0.762
1.009
SPI_Master_Inst/n180_s3
1.013
1.289
SPI_Master_Inst/r_RX_Bit_Count_1_s3
1.289
=====
HOLD
0.526
1.289
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_TX_Bit_Count_0_s4
0.762
1.009
SPI_Master_Inst/n133_s4
1.013
1.289
SPI_Master_Inst/r_TX_Bit_Count_0_s4
1.289
=====
HOLD
0.527
1.289
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_RX_Bit_Count_0_s3
0.762
1.009
SPI_Master_Inst/n181_s4
1.014
1.289
SPI_Master_Inst/r_RX_Bit_Count_0_s3
1.289
=====
HOLD
0.528
1.290
0.762
i_Clk_ibuf
0.000
0.626
r_SM_CS_0_s2
0.762
1.009
n57_s15
1.015
1.290
r_SM_CS_0_s2
1.290
=====
HOLD
0.661
1.423
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Count_1_s0
0.762
1.009
SPI_Master_Inst/n55_s1
1.011
1.423
SPI_Master_Inst/r_SPI_Clk_Count_1_s0
1.423
=====
HOLD
0.661
1.435
0.774
i_Clk_ibuf
0.000
0.626
r_CS_n_s1
0.762
1.009
o_RX_Count_0_s1
1.435
=====
HOLD
0.661
1.435
0.774
i_Clk_ibuf
0.000
0.626
r_CS_n_s1
0.762
1.009
o_RX_Count_1_s2
1.435
=====
HOLD
0.662
1.424
0.762
i_Clk_ibuf
0.000
0.626
r_TX_Count_1_s0
0.762
1.009
n60_s5
1.012
1.424
r_TX_Count_1_s0
1.424
=====
HOLD
0.699
1.461
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
0.762
1.009
SPI_Master_Inst/n61_s2
1.186
1.461
SPI_Master_Inst/r_SPI_Clk_Edges_3_s1
1.461
=====
HOLD
0.699
1.461
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_TX_Bit_Count_1_s1
0.762
1.009
SPI_Master_Inst/n126_s1
1.186
1.461
SPI_Master_Inst/r_TX_Bit_Count_2_s1
1.461
=====
HOLD
0.699
1.461
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Edges_4_s4
0.762
1.009
SPI_Master_Inst/n70_s3
1.186
1.461
SPI_Master_Inst/o_TX_Ready_s0
1.461
=====
HOLD
0.706
1.468
0.762
i_Clk_ibuf
0.000
0.626
r_SM_CS_0_s2
0.762
1.009
n61_s6
1.193
1.468
r_TX_Count_0_s3
1.468
=====
HOLD
0.723
1.486
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Edges_0_s1
0.762
1.009
SPI_Master_Inst/n63_s2
1.210
1.486
SPI_Master_Inst/r_SPI_Clk_Edges_1_s1
1.486
=====
HOLD
0.785
1.548
0.762
i_Clk_ibuf
0.000
0.626
o_RX_Count_1_s2
0.762
1.009
n71_s3
1.011
1.548
o_RX_Count_1_s2
1.548
=====
HOLD
0.786
1.549
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Edges_4_s4
0.762
1.009
SPI_Master_Inst/n60_s3
1.012
1.549
SPI_Master_Inst/r_SPI_Clk_Edges_4_s4
1.549
=====
HOLD
0.787
1.549
0.762
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/r_SPI_Clk_Count_0_s1
0.762
1.009
SPI_Master_Inst/n56_s4
1.013
1.549
SPI_Master_Inst/r_SPI_Clk_Count_0_s1
1.549
=====
HOLD
0.817
1.591
0.774
i_Clk_ibuf
0.000
0.626
SPI_Master_Inst/o_RX_DV_s0
0.762
1.009
o_RX_Count_0_s1
1.591
