// Seed: 2172367619
module module_0;
  assign id_1 = 1;
  assign id_1 = 1 - id_1;
  wire id_2;
  assign module_1.type_1 = 0;
  wire id_4, id_5;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wor  id_2
    , id_4
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    output tri1 id_0,
    output tri0 id_1
    , id_6,
    output tri id_2,
    input supply1 id_3,
    output tri0 id_4
);
  assign id_0 = id_6[1 : 1];
  module_0 modCall_1 ();
  logic [7:0] id_7, id_8;
  assign id_6 = id_8;
endmodule
