
robotore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010894  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000990  08010a28  08010a28  00020a28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113b8  080113b8  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  080113b8  080113b8  000213b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113c0  080113c0  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113c0  080113c0  000213c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080113c4  080113c4  000213c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  080113c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00018974  20000210  080115d8  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20018b84  080115d8  00038b84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022cf4  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004944  00000000  00000000  00052f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019d0  00000000  00000000  00057878  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017e0  00000000  00000000  00059248  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024a8a  00000000  00000000  0005aa28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017393  00000000  00000000  0007f4b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb599  00000000  00000000  00096845  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00161dde  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080a8  00000000  00000000  00161e5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010a0c 	.word	0x08010a0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	08010a0c 	.word	0x08010a0c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <calculateAngleControlFlip>:
static float Angle_diff;

static float Angle_control_term;
//static float variable_Angle;

void calculateAngleControlFlip(void){
 8000f88:	b5b0      	push	{r4, r5, r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 6000, ki = 60000, kd = 0.0;
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <calculateAngleControlFlip+0x120>)
 8000f90:	61fb      	str	r3, [r7, #28]
 8000f92:	4b46      	ldr	r3, [pc, #280]	; (80010ac <calculateAngleControlFlip+0x124>)
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_Angle = getaddTheta();
 8000fa2:	f000 fc8b 	bl	80018bc <getaddTheta>
 8000fa6:	ed87 0a03 	vstr	s0, [r7, #12]
	//float current_Angle = getTheta10mm();
	//float variable_Angle = getOutput_angularvelocity();
	float variable_Angle = 0;
 8000faa:	f04f 0300 	mov.w	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]

	if(Angle_control_enable_flag == 1){
 8000fb0:	4b3f      	ldr	r3, [pc, #252]	; (80010b0 <calculateAngleControlFlip+0x128>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d16f      	bne.n	8001098 <calculateAngleControlFlip+0x110>
		if(i_clear_flag == 1){
 8000fb8:	4b3e      	ldr	r3, [pc, #248]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fba:	881b      	ldrh	r3, [r3, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d106      	bne.n	8000fce <calculateAngleControlFlip+0x46>
			i = 0;
 8000fc0:	4b3d      	ldr	r3, [pc, #244]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8000fc8:	4b3a      	ldr	r3, [pc, #232]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	801a      	strh	r2, [r3, #0]
		}

		diff = variable_Angle - current_Angle;
 8000fce:	ed97 7a02 	vldr	s14, [r7, #8]
 8000fd2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fda:	edc7 7a04 	vstr	s15, [r7, #16]

		Angle_diff = diff;
 8000fde:	4a37      	ldr	r2, [pc, #220]	; (80010bc <calculateAngleControlFlip+0x134>)
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	6013      	str	r3, [r2, #0]

		p = kp * diff; //P制御
 8000fe4:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fe8:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff0:	edc7 7a01 	vstr	s15, [r7, #4]
		i += ki * diff * DELTA_T; //I制御
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff faa5 	bl	8000548 <__aeabi_f2d>
 8000ffe:	4604      	mov	r4, r0
 8001000:	460d      	mov	r5, r1
 8001002:	ed97 7a06 	vldr	s14, [r7, #24]
 8001006:	edd7 7a04 	vldr	s15, [r7, #16]
 800100a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800100e:	ee17 0a90 	vmov	r0, s15
 8001012:	f7ff fa99 	bl	8000548 <__aeabi_f2d>
 8001016:	a322      	add	r3, pc, #136	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 8001018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101c:	f7ff faec 	bl	80005f8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4620      	mov	r0, r4
 8001026:	4629      	mov	r1, r5
 8001028:	f7ff f930 	bl	800028c <__adddf3>
 800102c:	4603      	mov	r3, r0
 800102e:	460c      	mov	r4, r1
 8001030:	4618      	mov	r0, r3
 8001032:	4621      	mov	r1, r4
 8001034:	f7ff fdd8 	bl	8000be8 <__aeabi_d2f>
 8001038:	4602      	mov	r2, r0
 800103a:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <calculateAngleControlFlip+0x130>)
 800103c:	601a      	str	r2, [r3, #0]
		d = kd * (diff - pre_diff) / DELTA_T; //D制御
 800103e:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8001040:	edd3 7a00 	vldr	s15, [r3]
 8001044:	ed97 7a04 	vldr	s14, [r7, #16]
 8001048:	ee37 7a67 	vsub.f32	s14, s14, s15
 800104c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001054:	ee17 0a90 	vmov	r0, s15
 8001058:	f7ff fa76 	bl	8000548 <__aeabi_f2d>
 800105c:	a310      	add	r3, pc, #64	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 800105e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001062:	f7ff fbf3 	bl	800084c <__aeabi_ddiv>
 8001066:	4603      	mov	r3, r0
 8001068:	460c      	mov	r4, r1
 800106a:	4618      	mov	r0, r3
 800106c:	4621      	mov	r1, r4
 800106e:	f7ff fdbb 	bl	8000be8 <__aeabi_d2f>
 8001072:	4603      	mov	r3, r0
 8001074:	603b      	str	r3, [r7, #0]

		Angle_control_term = p + i + d;
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8001078:	ed93 7a00 	vldr	s14, [r3]
 800107c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001080:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001084:	edd7 7a00 	vldr	s15, [r7]
 8001088:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108c:	4b0d      	ldr	r3, [pc, #52]	; (80010c4 <calculateAngleControlFlip+0x13c>)
 800108e:	edc3 7a00 	vstr	s15, [r3]

		//setMotor(-Angle_control_term, Angle_control_term);

		pre_diff = diff;
 8001092:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	6013      	str	r3, [r2, #0]
	}
}
 8001098:	bf00      	nop
 800109a:	3720      	adds	r7, #32
 800109c:	46bd      	mov	sp, r7
 800109e:	bdb0      	pop	{r4, r5, r7, pc}
 80010a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80010a4:	3f50624d 	.word	0x3f50624d
 80010a8:	45bb8000 	.word	0x45bb8000
 80010ac:	476a6000 	.word	0x476a6000
 80010b0:	2000022c 	.word	0x2000022c
 80010b4:	2000022e 	.word	0x2000022e
 80010b8:	20000238 	.word	0x20000238
 80010bc:	20000230 	.word	0x20000230
 80010c0:	2000023c 	.word	0x2000023c
 80010c4:	20000234 	.word	0x20000234

080010c8 <getAngleControlTerm>:

float getAngleControlTerm(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	return Angle_control_term;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <getAngleControlTerm+0x18>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	ee07 3a90 	vmov	s15, r3
}
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000234 	.word	0x20000234

080010e4 <startAngleControl>:

void startAngleControl(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	Angle_control_enable_flag = 1;
 80010e8:	4b05      	ldr	r3, [pc, #20]	; (8001100 <startAngleControl+0x1c>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	801a      	strh	r2, [r3, #0]
	i_clear_flag = 1;
 80010ee:	4b05      	ldr	r3, [pc, #20]	; (8001104 <startAngleControl+0x20>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	801a      	strh	r2, [r3, #0]
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	2000022c 	.word	0x2000022c
 8001104:	2000022e 	.word	0x2000022e

08001108 <stopAngleControl>:

void stopAngleControl(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	Angle_control_enable_flag = 0;
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <stopAngleControl+0x14>)
 800110e:	2200      	movs	r2, #0
 8001110:	801a      	strh	r2, [r3, #0]
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	2000022c 	.word	0x2000022c

08001120 <initEncoder>:
static float distance_cross_line_ignore;
static float distance_side_line_ignore;
static float speed_cnt;

void initEncoder(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);	//encoder start
 8001124:	213c      	movs	r1, #60	; 0x3c
 8001126:	4808      	ldr	r0, [pc, #32]	; (8001148 <initEncoder+0x28>)
 8001128:	f008 f9e6 	bl	80094f8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);	//encoder start
 800112c:	213c      	movs	r1, #60	; 0x3c
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <initEncoder+0x2c>)
 8001130:	f008 f9e2 	bl	80094f8 <HAL_TIM_Encoder_Start>
	TIM3 -> CNT = CNT_OFFSET;
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <initEncoder+0x30>)
 8001136:	f242 7210 	movw	r2, #10000	; 0x2710
 800113a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = CNT_OFFSET;
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <initEncoder+0x34>)
 800113e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001142:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20018738 	.word	0x20018738
 800114c:	200186f8 	.word	0x200186f8
 8001150:	40000400 	.word	0x40000400
 8001154:	40000800 	.word	0x40000800

08001158 <updateEncoderCnt>:

void updateEncoderCnt(void)
{
 8001158:	b598      	push	{r3, r4, r7, lr}
 800115a:	af00      	add	r7, sp, #0
	enc_l_cnt = TIM3 -> CNT - CNT_OFFSET;
 800115c:	4b5c      	ldr	r3, [pc, #368]	; (80012d0 <updateEncoderCnt+0x178>)
 800115e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001160:	b29b      	uxth	r3, r3
 8001162:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 8001166:	3b10      	subs	r3, #16
 8001168:	b29b      	uxth	r3, r3
 800116a:	b21a      	sxth	r2, r3
 800116c:	4b59      	ldr	r3, [pc, #356]	; (80012d4 <updateEncoderCnt+0x17c>)
 800116e:	801a      	strh	r2, [r3, #0]
	enc_r_cnt = CNT_OFFSET - TIM4 -> CNT;
 8001170:	4b59      	ldr	r3, [pc, #356]	; (80012d8 <updateEncoderCnt+0x180>)
 8001172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001174:	b29b      	uxth	r3, r3
 8001176:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 800117a:	3310      	adds	r3, #16
 800117c:	b29b      	uxth	r3, r3
 800117e:	b21a      	sxth	r2, r3
 8001180:	4b56      	ldr	r3, [pc, #344]	; (80012dc <updateEncoderCnt+0x184>)
 8001182:	801a      	strh	r2, [r3, #0]

	enc_l_total += enc_l_cnt;
 8001184:	4b56      	ldr	r3, [pc, #344]	; (80012e0 <updateEncoderCnt+0x188>)
 8001186:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118a:	b29a      	uxth	r2, r3
 800118c:	4b51      	ldr	r3, [pc, #324]	; (80012d4 <updateEncoderCnt+0x17c>)
 800118e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001192:	b29b      	uxth	r3, r3
 8001194:	4413      	add	r3, r2
 8001196:	b29b      	uxth	r3, r3
 8001198:	b21a      	sxth	r2, r3
 800119a:	4b51      	ldr	r3, [pc, #324]	; (80012e0 <updateEncoderCnt+0x188>)
 800119c:	801a      	strh	r2, [r3, #0]
	enc_r_total += enc_r_cnt;
 800119e:	4b51      	ldr	r3, [pc, #324]	; (80012e4 <updateEncoderCnt+0x18c>)
 80011a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	4b4d      	ldr	r3, [pc, #308]	; (80012dc <updateEncoderCnt+0x184>)
 80011a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	4413      	add	r3, r2
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b4b      	ldr	r3, [pc, #300]	; (80012e4 <updateEncoderCnt+0x18c>)
 80011b6:	801a      	strh	r2, [r3, #0]
	//enc_total = (enc_l_total + enc_r_total) / 2;

	distance_1ms = DISTANCE_PER_CNT * (enc_l_cnt + enc_r_cnt) / 2;
 80011b8:	4b46      	ldr	r3, [pc, #280]	; (80012d4 <updateEncoderCnt+0x17c>)
 80011ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011be:	461a      	mov	r2, r3
 80011c0:	4b46      	ldr	r3, [pc, #280]	; (80012dc <updateEncoderCnt+0x184>)
 80011c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c6:	4413      	add	r3, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f9ab 	bl	8000524 <__aeabi_i2d>
 80011ce:	a33e      	add	r3, pc, #248	; (adr r3, 80012c8 <updateEncoderCnt+0x170>)
 80011d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d4:	f7ff fa10 	bl	80005f8 <__aeabi_dmul>
 80011d8:	4603      	mov	r3, r0
 80011da:	460c      	mov	r4, r1
 80011dc:	4618      	mov	r0, r3
 80011de:	4621      	mov	r1, r4
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011e8:	f7ff fb30 	bl	800084c <__aeabi_ddiv>
 80011ec:	4603      	mov	r3, r0
 80011ee:	460c      	mov	r4, r1
 80011f0:	4618      	mov	r0, r3
 80011f2:	4621      	mov	r1, r4
 80011f4:	f7ff fcf8 	bl	8000be8 <__aeabi_d2f>
 80011f8:	4602      	mov	r2, r0
 80011fa:	4b3b      	ldr	r3, [pc, #236]	; (80012e8 <updateEncoderCnt+0x190>)
 80011fc:	601a      	str	r2, [r3, #0]
	distance_10mm += distance_1ms;
 80011fe:	4b3b      	ldr	r3, [pc, #236]	; (80012ec <updateEncoderCnt+0x194>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	4b38      	ldr	r3, [pc, #224]	; (80012e8 <updateEncoderCnt+0x190>)
 8001206:	edd3 7a00 	vldr	s15, [r3]
 800120a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120e:	4b37      	ldr	r3, [pc, #220]	; (80012ec <updateEncoderCnt+0x194>)
 8001210:	edc3 7a00 	vstr	s15, [r3]
	distance_30mm += distance_1ms;
 8001214:	4b36      	ldr	r3, [pc, #216]	; (80012f0 <updateEncoderCnt+0x198>)
 8001216:	ed93 7a00 	vldr	s14, [r3]
 800121a:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <updateEncoderCnt+0x190>)
 800121c:	edd3 7a00 	vldr	s15, [r3]
 8001220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001224:	4b32      	ldr	r3, [pc, #200]	; (80012f0 <updateEncoderCnt+0x198>)
 8001226:	edc3 7a00 	vstr	s15, [r3]
	sab_distance_10mm += distance_1ms;
 800122a:	4b32      	ldr	r3, [pc, #200]	; (80012f4 <updateEncoderCnt+0x19c>)
 800122c:	ed93 7a00 	vldr	s14, [r3]
 8001230:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <updateEncoderCnt+0x190>)
 8001232:	edd3 7a00 	vldr	s15, [r3]
 8001236:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123a:	4b2e      	ldr	r3, [pc, #184]	; (80012f4 <updateEncoderCnt+0x19c>)
 800123c:	edc3 7a00 	vstr	s15, [r3]
	total_distance += distance_1ms;
 8001240:	4b2d      	ldr	r3, [pc, #180]	; (80012f8 <updateEncoderCnt+0x1a0>)
 8001242:	ed93 7a00 	vldr	s14, [r3]
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <updateEncoderCnt+0x190>)
 8001248:	edd3 7a00 	vldr	s15, [r3]
 800124c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001250:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <updateEncoderCnt+0x1a0>)
 8001252:	edc3 7a00 	vstr	s15, [r3]
	goal_judge_distance += distance_1ms;
 8001256:	4b29      	ldr	r3, [pc, #164]	; (80012fc <updateEncoderCnt+0x1a4>)
 8001258:	ed93 7a00 	vldr	s14, [r3]
 800125c:	4b22      	ldr	r3, [pc, #136]	; (80012e8 <updateEncoderCnt+0x190>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001266:	4b25      	ldr	r3, [pc, #148]	; (80012fc <updateEncoderCnt+0x1a4>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
	side_line_judge_distance += distance_1ms;
 800126c:	4b24      	ldr	r3, [pc, #144]	; (8001300 <updateEncoderCnt+0x1a8>)
 800126e:	ed93 7a00 	vldr	s14, [r3]
 8001272:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <updateEncoderCnt+0x190>)
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127c:	4b20      	ldr	r3, [pc, #128]	; (8001300 <updateEncoderCnt+0x1a8>)
 800127e:	edc3 7a00 	vstr	s15, [r3]
	distance_cross_line_ignore += distance_1ms;
 8001282:	4b20      	ldr	r3, [pc, #128]	; (8001304 <updateEncoderCnt+0x1ac>)
 8001284:	ed93 7a00 	vldr	s14, [r3]
 8001288:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <updateEncoderCnt+0x190>)
 800128a:	edd3 7a00 	vldr	s15, [r3]
 800128e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001292:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <updateEncoderCnt+0x1ac>)
 8001294:	edc3 7a00 	vstr	s15, [r3]
	distance_side_line_ignore += distance_1ms;
 8001298:	4b1b      	ldr	r3, [pc, #108]	; (8001308 <updateEncoderCnt+0x1b0>)
 800129a:	ed93 7a00 	vldr	s14, [r3]
 800129e:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <updateEncoderCnt+0x190>)
 80012a0:	edd3 7a00 	vldr	s15, [r3]
 80012a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a8:	4b17      	ldr	r3, [pc, #92]	; (8001308 <updateEncoderCnt+0x1b0>)
 80012aa:	edc3 7a00 	vstr	s15, [r3]

	TIM3 -> CNT = CNT_OFFSET;
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <updateEncoderCnt+0x178>)
 80012b0:	f242 7210 	movw	r2, #10000	; 0x2710
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = CNT_OFFSET;
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <updateEncoderCnt+0x180>)
 80012b8:	f242 7210 	movw	r2, #10000	; 0x2710
 80012bc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012be:	bf00      	nop
 80012c0:	bd98      	pop	{r3, r4, r7, pc}
 80012c2:	bf00      	nop
 80012c4:	f3af 8000 	nop.w
 80012c8:	bec93a2d 	.word	0xbec93a2d
 80012cc:	3f8c463a 	.word	0x3f8c463a
 80012d0:	40000400 	.word	0x40000400
 80012d4:	20000240 	.word	0x20000240
 80012d8:	40000800 	.word	0x40000800
 80012dc:	20000242 	.word	0x20000242
 80012e0:	20000244 	.word	0x20000244
 80012e4:	20000246 	.word	0x20000246
 80012e8:	20000248 	.word	0x20000248
 80012ec:	2000024c 	.word	0x2000024c
 80012f0:	20000250 	.word	0x20000250
 80012f4:	20000254 	.word	0x20000254
 80012f8:	20000258 	.word	0x20000258
 80012fc:	2000025c 	.word	0x2000025c
 8001300:	20000260 	.word	0x20000260
 8001304:	20000264 	.word	0x20000264
 8001308:	20000268 	.word	0x20000268

0800130c <getEncoderCnt>:

void getEncoderCnt(int16_t *cnt_l, int16_t *cnt_r)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
	*cnt_l = enc_l_cnt;
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <getEncoderCnt+0x2c>)
 8001318:	f9b3 2000 	ldrsh.w	r2, [r3]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	801a      	strh	r2, [r3, #0]
	*cnt_r = enc_r_cnt;
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <getEncoderCnt+0x30>)
 8001322:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	801a      	strh	r2, [r3, #0]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000240 	.word	0x20000240
 800133c:	20000242 	.word	0x20000242

08001340 <getTotalDistance>:

float getTotalDistance(){
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	return total_distance;
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <getTotalDistance+0x18>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	ee07 3a90 	vmov	s15, r3
}
 800134c:	eeb0 0a67 	vmov.f32	s0, s15
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	20000258 	.word	0x20000258

0800135c <getGoalJudgeDistance>:

float getGoalJudgeDistance(){
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
	return goal_judge_distance;
 8001360:	4b04      	ldr	r3, [pc, #16]	; (8001374 <getGoalJudgeDistance+0x18>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	ee07 3a90 	vmov	s15, r3
}
 8001368:	eeb0 0a67 	vmov.f32	s0, s15
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	2000025c 	.word	0x2000025c

08001378 <getSideLineJudgeDistance>:

float getSideLineJudgeDistance(){
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
	return side_line_judge_distance;
 800137c:	4b04      	ldr	r3, [pc, #16]	; (8001390 <getSideLineJudgeDistance+0x18>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	ee07 3a90 	vmov	s15, r3
}
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	20000260 	.word	0x20000260

08001394 <setTotalDistance>:

void setTotalDistance(float distance)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	ed87 0a01 	vstr	s0, [r7, #4]
	total_distance = distance;
 800139e:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <setTotalDistance+0x1c>)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6013      	str	r3, [r2, #0]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	20000258 	.word	0x20000258

080013b4 <getCrossLineIgnoreDistance>:

float getCrossLineIgnoreDistance(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	return distance_cross_line_ignore;
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <getCrossLineIgnoreDistance+0x18>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	ee07 3a90 	vmov	s15, r3
}
 80013c0:	eeb0 0a67 	vmov.f32	s0, s15
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	20000264 	.word	0x20000264

080013d0 <clearTotalDistance>:
float getSideLineIgnoreDistance(void)
{
	return distance_side_line_ignore;
}

void clearTotalDistance(){
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	total_distance = 0;
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <clearTotalDistance+0x18>)
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000258 	.word	0x20000258

080013ec <clearGoalJudgeDistance>:

void clearGoalJudgeDistance(){
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
	goal_judge_distance = 0;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <clearGoalJudgeDistance+0x18>)
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	2000025c 	.word	0x2000025c

08001408 <clearSideLineJudgeDistance>:

void clearSideLineJudgeDistance(){
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	side_line_judge_distance = 0;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <clearSideLineJudgeDistance+0x18>)
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000260 	.word	0x20000260

08001424 <clearCrossLineIgnoreDistance>:

void clearCrossLineIgnoreDistance(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
	distance_cross_line_ignore = 0;
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <clearCrossLineIgnoreDistance+0x18>)
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000264 	.word	0x20000264

08001440 <clearSideLineIgnoreDistance>:

void clearSideLineIgnoreDistance(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
	distance_side_line_ignore = 0;
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <clearSideLineIgnoreDistance+0x18>)
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000268 	.word	0x20000268

0800145c <getDistance10mm>:
{
	TIM3 -> CNT = CNT_OFFSET;
	TIM4 -> CNT = CNT_OFFSET;
}

float getDistance10mm(void){
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	return distance_10mm;
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <getDistance10mm+0x18>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	ee07 3a90 	vmov	s15, r3
}
 8001468:	eeb0 0a67 	vmov.f32	s0, s15
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	2000024c 	.word	0x2000024c

08001478 <clearDistance10mm>:

void clearDistance10mm(void){
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
	distance_10mm = 0;
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <clearDistance10mm+0x18>)
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	2000024c 	.word	0x2000024c

08001494 <getDistance30mm>:

float getDistance30mm(void){
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
	return distance_30mm;
 8001498:	4b04      	ldr	r3, [pc, #16]	; (80014ac <getDistance30mm+0x18>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	ee07 3a90 	vmov	s15, r3
}
 80014a0:	eeb0 0a67 	vmov.f32	s0, s15
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	20000250 	.word	0x20000250

080014b0 <clearDistance30mm>:

void clearDistance30mm(void){
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
	distance_30mm = 0;
 80014b4:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <clearDistance30mm+0x18>)
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20000250 	.word	0x20000250
 80014cc:	00000000 	.word	0x00000000

080014d0 <getspeedcount>:

float getspeedcount(void){
 80014d0:	b598      	push	{r3, r4, r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	if(sab_distance_10mm >= 10){
 80014d4:	4b16      	ldr	r3, [pc, #88]	; (8001530 <getspeedcount+0x60>)
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	db16      	blt.n	8001516 <getspeedcount+0x46>
		speed_cnt += 0.1;
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <getspeedcount+0x64>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f82b 	bl	8000548 <__aeabi_f2d>
 80014f2:	a30d      	add	r3, pc, #52	; (adr r3, 8001528 <getspeedcount+0x58>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7fe fec8 	bl	800028c <__adddf3>
 80014fc:	4603      	mov	r3, r0
 80014fe:	460c      	mov	r4, r1
 8001500:	4618      	mov	r0, r3
 8001502:	4621      	mov	r1, r4
 8001504:	f7ff fb70 	bl	8000be8 <__aeabi_d2f>
 8001508:	4602      	mov	r2, r0
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <getspeedcount+0x64>)
 800150c:	601a      	str	r2, [r3, #0]
		sab_distance_10mm = 0;
 800150e:	4b08      	ldr	r3, [pc, #32]	; (8001530 <getspeedcount+0x60>)
 8001510:	f04f 0200 	mov.w	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
	}
	return speed_cnt;
 8001516:	4b07      	ldr	r3, [pc, #28]	; (8001534 <getspeedcount+0x64>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	ee07 3a90 	vmov	s15, r3
}
 800151e:	eeb0 0a67 	vmov.f32	s0, s15
 8001522:	bd98      	pop	{r3, r4, r7, pc}
 8001524:	f3af 8000 	nop.w
 8001528:	9999999a 	.word	0x9999999a
 800152c:	3fb99999 	.word	0x3fb99999
 8001530:	20000254 	.word	0x20000254
 8001534:	2000026c 	.word	0x2000026c

08001538 <clearspeedcount>:

void clearspeedcount(void){
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
	speed_cnt = 0.1;
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <clearspeedcount+0x14>)
 800153e:	4a04      	ldr	r2, [pc, #16]	; (8001550 <clearspeedcount+0x18>)
 8001540:	601a      	str	r2, [r3, #0]
}
 8001542:	bf00      	nop
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	2000026c 	.word	0x2000026c
 8001550:	3dcccccd 	.word	0x3dcccccd

08001554 <FLASH_Unlock>:
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
//const uint32_t middle_adress_sector11 = 0x80E3CAF; //sentor11 midle address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 8001558:	4b05      	ldr	r3, [pc, #20]	; (8001570 <FLASH_Unlock+0x1c>)
 800155a:	4a06      	ldr	r2, [pc, #24]	; (8001574 <FLASH_Unlock+0x20>)
 800155c:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800155e:	4b04      	ldr	r3, [pc, #16]	; (8001570 <FLASH_Unlock+0x1c>)
 8001560:	4a05      	ldr	r2, [pc, #20]	; (8001578 <FLASH_Unlock+0x24>)
 8001562:	605a      	str	r2, [r3, #4]
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40023c00 	.word	0x40023c00
 8001574:	45670123 	.word	0x45670123
 8001578:	cdef89ab 	.word	0xcdef89ab

0800157c <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <FLASH_Lock+0x1c>)
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	4a04      	ldr	r2, [pc, #16]	; (8001598 <FLASH_Lock+0x1c>)
 8001586:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800158a:	6113      	str	r3, [r2, #16]

}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40023c00 	.word	0x40023c00

0800159c <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSYがクリアされるまで待機
 80015a0:	bf00      	nop
 80015a2:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <FLASH_WaitBusy+0x1c>)
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f9      	bne.n	80015a2 <FLASH_WaitBusy+0x6>
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	40023c00 	.word	0x40023c00

080015bc <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 80015c6:	f005 ffcf 	bl	8007568 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 80015ce:	88fb      	ldrh	r3, [r7, #6]
 80015d0:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 80015d2:	2301      	movs	r3, #1
 80015d4:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 80015d6:	2302      	movs	r3, #2
 80015d8:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 80015de:	f107 0208 	add.w	r2, r7, #8
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f006 f885 	bl	80076f8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 80015ee:	f005 ffdd 	bl	80075ac <HAL_FLASH_Lock>
}
 80015f2:	bf00      	nop
 80015f4:	3720      	adds	r7, #32
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 8001608:	f7ff ffa4 	bl	8001554 <FLASH_Unlock>

	FLASH_WaitBusy();
 800160c:	f7ff ffc6 	bl	800159c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 8001610:	4b0e      	ldr	r3, [pc, #56]	; (800164c <FLASH_Write_Word_F+0x50>)
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	4a0d      	ldr	r2, [pc, #52]	; (800164c <FLASH_Write_Word_F+0x50>)
 8001616:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800161a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <FLASH_Write_Word_F+0x50>)
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	4a0a      	ldr	r2, [pc, #40]	; (800164c <FLASH_Write_Word_F+0x50>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800162e:	f7ff ffb5 	bl	800159c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <FLASH_Write_Word_F+0x50>)
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	4a05      	ldr	r2, [pc, #20]	; (800164c <FLASH_Write_Word_F+0x50>)
 8001638:	f023 0301 	bic.w	r3, r3, #1
 800163c:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800163e:	f7ff ff9d 	bl	800157c <FLASH_Lock>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023c00 	.word	0x40023c00

08001650 <initGyro>:
float omega;
float theta_10mm;
float add_theta;
float ang_average = 0;

uint8_t initGyro(){
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
	uint8_t who_i_am;
	who_i_am = IMU_init();
 8001656:	f001 fec3 	bl	80033e0 <IMU_init>
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(500);
 800165e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001662:	f004 feeb 	bl	800643c <HAL_Delay>

	return who_i_am;
 8001666:	79fb      	ldrb	r3, [r7, #7]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <updateIMUValue>:

void updateIMUValue(){
 8001670:	b5b0      	push	{r4, r5, r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
	read_gyro_data();
 8001676:	f001 fed7 	bl	8003428 <read_gyro_data>
	zg_ = zg;
 800167a:	4b5f      	ldr	r3, [pc, #380]	; (80017f8 <updateIMUValue+0x188>)
 800167c:	881b      	ldrh	r3, [r3, #0]
 800167e:	b21a      	sxth	r2, r3
 8001680:	4b5e      	ldr	r3, [pc, #376]	; (80017fc <updateIMUValue+0x18c>)
 8001682:	801a      	strh	r2, [r3, #0]

	static int16_t pre_zg;
	zg_ = (R_IMU)*(zg) + (1.0 - (R_IMU))* (pre_zg);	// ｑニブかったら消す
 8001684:	4b5c      	ldr	r3, [pc, #368]	; (80017f8 <updateIMUValue+0x188>)
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	b21b      	sxth	r3, r3
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe ff4a 	bl	8000524 <__aeabi_i2d>
 8001690:	4604      	mov	r4, r0
 8001692:	460d      	mov	r5, r1
 8001694:	4b5a      	ldr	r3, [pc, #360]	; (8001800 <updateIMUValue+0x190>)
 8001696:	f9b3 3000 	ldrsh.w	r3, [r3]
 800169a:	4618      	mov	r0, r3
 800169c:	f7fe ff42 	bl	8000524 <__aeabi_i2d>
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	f7fe ffa6 	bl	80005f8 <__aeabi_dmul>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4620      	mov	r0, r4
 80016b2:	4629      	mov	r1, r5
 80016b4:	f7fe fdea 	bl	800028c <__adddf3>
 80016b8:	4603      	mov	r3, r0
 80016ba:	460c      	mov	r4, r1
 80016bc:	4618      	mov	r0, r3
 80016be:	4621      	mov	r1, r4
 80016c0:	f7ff fa4a 	bl	8000b58 <__aeabi_d2iz>
 80016c4:	4603      	mov	r3, r0
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	4b4c      	ldr	r3, [pc, #304]	; (80017fc <updateIMUValue+0x18c>)
 80016ca:	801a      	strh	r2, [r3, #0]

    zg_ -= ang_average;
 80016cc:	4b4b      	ldr	r3, [pc, #300]	; (80017fc <updateIMUValue+0x18c>)
 80016ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016da:	4b4a      	ldr	r3, [pc, #296]	; (8001804 <updateIMUValue+0x194>)
 80016dc:	edd3 7a00 	vldr	s15, [r3]
 80016e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016e8:	ee17 3a90 	vmov	r3, s15
 80016ec:	b21a      	sxth	r2, r3
 80016ee:	4b43      	ldr	r3, [pc, #268]	; (80017fc <updateIMUValue+0x18c>)
 80016f0:	801a      	strh	r2, [r3, #0]

	pre_zg = zg_;
 80016f2:	4b42      	ldr	r3, [pc, #264]	; (80017fc <updateIMUValue+0x18c>)
 80016f4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016f8:	4b41      	ldr	r3, [pc, #260]	; (8001800 <updateIMUValue+0x190>)
 80016fa:	801a      	strh	r2, [r3, #0]

	float corrected_zg = zg_;
 80016fc:	4b3f      	ldr	r3, [pc, #252]	; (80017fc <updateIMUValue+0x18c>)
 80016fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001702:	ee07 3a90 	vmov	s15, r3
 8001706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800170a:	edc7 7a01 	vstr	s15, [r7, #4]
	omega = (corrected_zg / 16.4) * PI / 180;
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7fe ff1a 	bl	8000548 <__aeabi_f2d>
 8001714:	a332      	add	r3, pc, #200	; (adr r3, 80017e0 <updateIMUValue+0x170>)
 8001716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171a:	f7ff f897 	bl	800084c <__aeabi_ddiv>
 800171e:	4603      	mov	r3, r0
 8001720:	460c      	mov	r4, r1
 8001722:	4618      	mov	r0, r3
 8001724:	4621      	mov	r1, r4
 8001726:	a330      	add	r3, pc, #192	; (adr r3, 80017e8 <updateIMUValue+0x178>)
 8001728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172c:	f7fe ff64 	bl	80005f8 <__aeabi_dmul>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	4618      	mov	r0, r3
 8001736:	4621      	mov	r1, r4
 8001738:	f04f 0200 	mov.w	r2, #0
 800173c:	4b32      	ldr	r3, [pc, #200]	; (8001808 <updateIMUValue+0x198>)
 800173e:	f7ff f885 	bl	800084c <__aeabi_ddiv>
 8001742:	4603      	mov	r3, r0
 8001744:	460c      	mov	r4, r1
 8001746:	4618      	mov	r0, r3
 8001748:	4621      	mov	r1, r4
 800174a:	f7ff fa4d 	bl	8000be8 <__aeabi_d2f>
 800174e:	4602      	mov	r2, r0
 8001750:	4b2e      	ldr	r3, [pc, #184]	; (800180c <updateIMUValue+0x19c>)
 8001752:	601a      	str	r2, [r3, #0]

	theta_10mm += omega * 0.001;
 8001754:	4b2e      	ldr	r3, [pc, #184]	; (8001810 <updateIMUValue+0x1a0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fef5 	bl	8000548 <__aeabi_f2d>
 800175e:	4604      	mov	r4, r0
 8001760:	460d      	mov	r5, r1
 8001762:	4b2a      	ldr	r3, [pc, #168]	; (800180c <updateIMUValue+0x19c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe feee 	bl	8000548 <__aeabi_f2d>
 800176c:	a320      	add	r3, pc, #128	; (adr r3, 80017f0 <updateIMUValue+0x180>)
 800176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001772:	f7fe ff41 	bl	80005f8 <__aeabi_dmul>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4620      	mov	r0, r4
 800177c:	4629      	mov	r1, r5
 800177e:	f7fe fd85 	bl	800028c <__adddf3>
 8001782:	4603      	mov	r3, r0
 8001784:	460c      	mov	r4, r1
 8001786:	4618      	mov	r0, r3
 8001788:	4621      	mov	r1, r4
 800178a:	f7ff fa2d 	bl	8000be8 <__aeabi_d2f>
 800178e:	4602      	mov	r2, r0
 8001790:	4b1f      	ldr	r3, [pc, #124]	; (8001810 <updateIMUValue+0x1a0>)
 8001792:	601a      	str	r2, [r3, #0]
	add_theta += omega * 0.001;
 8001794:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <updateIMUValue+0x1a4>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fed5 	bl	8000548 <__aeabi_f2d>
 800179e:	4604      	mov	r4, r0
 80017a0:	460d      	mov	r5, r1
 80017a2:	4b1a      	ldr	r3, [pc, #104]	; (800180c <updateIMUValue+0x19c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7fe fece 	bl	8000548 <__aeabi_f2d>
 80017ac:	a310      	add	r3, pc, #64	; (adr r3, 80017f0 <updateIMUValue+0x180>)
 80017ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b2:	f7fe ff21 	bl	80005f8 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4620      	mov	r0, r4
 80017bc:	4629      	mov	r1, r5
 80017be:	f7fe fd65 	bl	800028c <__adddf3>
 80017c2:	4603      	mov	r3, r0
 80017c4:	460c      	mov	r4, r1
 80017c6:	4618      	mov	r0, r3
 80017c8:	4621      	mov	r1, r4
 80017ca:	f7ff fa0d 	bl	8000be8 <__aeabi_d2f>
 80017ce:	4602      	mov	r2, r0
 80017d0:	4b10      	ldr	r3, [pc, #64]	; (8001814 <updateIMUValue+0x1a4>)
 80017d2:	601a      	str	r2, [r3, #0]
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	f3af 8000 	nop.w
 80017e0:	66666666 	.word	0x66666666
 80017e4:	40306666 	.word	0x40306666
 80017e8:	54411744 	.word	0x54411744
 80017ec:	400921fb 	.word	0x400921fb
 80017f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80017f4:	3f50624d 	.word	0x3f50624d
 80017f8:	20018860 	.word	0x20018860
 80017fc:	20018778 	.word	0x20018778
 8001800:	20000274 	.word	0x20000274
 8001804:	20000270 	.word	0x20000270
 8001808:	40668000 	.word	0x40668000
 800180c:	20018788 	.word	0x20018788
 8001810:	20018780 	.word	0x20018780
 8001814:	20018784 	.word	0x20018784

08001818 <IMU_average>:

void IMU_average(){
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
	float average = 0;
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	607b      	str	r3, [r7, #4]
	for(int i = 0; i <= 1000; i++){
 8001824:	2300      	movs	r3, #0
 8001826:	603b      	str	r3, [r7, #0]
 8001828:	e015      	b.n	8001856 <IMU_average+0x3e>
		average = average+zg;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <IMU_average+0x60>)
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	b21b      	sxth	r3, r3
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001838:	ed97 7a01 	vldr	s14, [r7, #4]
 800183c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001840:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 8001844:	2001      	movs	r0, #1
 8001846:	f004 fdf9 	bl	800643c <HAL_Delay>
		setLED2('A');
 800184a:	2041      	movs	r0, #65	; 0x41
 800184c:	f000 f920 	bl	8001a90 <setLED2>
	for(int i = 0; i <= 1000; i++){
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	603b      	str	r3, [r7, #0]
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800185c:	dde5      	ble.n	800182a <IMU_average+0x12>
	}
	ang_average = average/1000;
 800185e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001862:	eddf 6a06 	vldr	s13, [pc, #24]	; 800187c <IMU_average+0x64>
 8001866:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800186a:	4b05      	ldr	r3, [pc, #20]	; (8001880 <IMU_average+0x68>)
 800186c:	edc3 7a00 	vstr	s15, [r3]
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20018860 	.word	0x20018860
 800187c:	447a0000 	.word	0x447a0000
 8001880:	20000270 	.word	0x20000270

08001884 <getTheta10mm>:
float getOmega(){
	return omega;
}

float getTheta10mm()
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
	return theta_10mm;
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <getTheta10mm+0x18>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	ee07 3a90 	vmov	s15, r3
}
 8001890:	eeb0 0a67 	vmov.f32	s0, s15
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	20018780 	.word	0x20018780

080018a0 <clearTheta10mm>:

void clearTheta10mm()
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
	theta_10mm = 0;
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <clearTheta10mm+0x18>)
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20018780 	.word	0x20018780

080018bc <getaddTheta>:

float getaddTheta()
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
	return add_theta;
 80018c0:	4b04      	ldr	r3, [pc, #16]	; (80018d4 <getaddTheta+0x18>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	ee07 3a90 	vmov	s15, r3
}
 80018c8:	eeb0 0a67 	vmov.f32	s0, s15
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	20018784 	.word	0x20018784

080018d8 <clearaddTheta>:

void clearaddTheta()
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
	add_theta = 0;
 80018dc:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <clearaddTheta+0x18>)
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20018784 	.word	0x20018784

080018f4 <setLED>:
 */

#include "LED.h"

void setLED(uint8_t color)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
	if(color == 'R'){
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	2b52      	cmp	r3, #82	; 0x52
 8001902:	d112      	bne.n	800192a <setLED+0x36>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); //R
 8001904:	2200      	movs	r2, #0
 8001906:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800190a:	4860      	ldr	r0, [pc, #384]	; (8001a8c <setLED+0x198>)
 800190c:	f006 f9c8 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); //G
 8001910:	2201      	movs	r2, #1
 8001912:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001916:	485d      	ldr	r0, [pc, #372]	; (8001a8c <setLED+0x198>)
 8001918:	f006 f9c2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); //B
 800191c:	2201      	movs	r2, #1
 800191e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001922:	485a      	ldr	r0, [pc, #360]	; (8001a8c <setLED+0x198>)
 8001924:	f006 f9bc 	bl	8007ca0 <HAL_GPIO_WritePin>
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 8001928:	e0ab      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'G'){
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	2b47      	cmp	r3, #71	; 0x47
 800192e:	d112      	bne.n	8001956 <setLED+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001936:	4855      	ldr	r0, [pc, #340]	; (8001a8c <setLED+0x198>)
 8001938:	f006 f9b2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001942:	4852      	ldr	r0, [pc, #328]	; (8001a8c <setLED+0x198>)
 8001944:	f006 f9ac 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001948:	2201      	movs	r2, #1
 800194a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800194e:	484f      	ldr	r0, [pc, #316]	; (8001a8c <setLED+0x198>)
 8001950:	f006 f9a6 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001954:	e095      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'B'){
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	2b42      	cmp	r3, #66	; 0x42
 800195a:	d112      	bne.n	8001982 <setLED+0x8e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001962:	484a      	ldr	r0, [pc, #296]	; (8001a8c <setLED+0x198>)
 8001964:	f006 f99c 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001968:	2201      	movs	r2, #1
 800196a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800196e:	4847      	ldr	r0, [pc, #284]	; (8001a8c <setLED+0x198>)
 8001970:	f006 f996 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800197a:	4844      	ldr	r0, [pc, #272]	; (8001a8c <setLED+0x198>)
 800197c:	f006 f990 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001980:	e07f      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'M'){
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	2b4d      	cmp	r3, #77	; 0x4d
 8001986:	d112      	bne.n	80019ae <setLED+0xba>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800198e:	483f      	ldr	r0, [pc, #252]	; (8001a8c <setLED+0x198>)
 8001990:	f006 f986 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800199a:	483c      	ldr	r0, [pc, #240]	; (8001a8c <setLED+0x198>)
 800199c:	f006 f980 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a6:	4839      	ldr	r0, [pc, #228]	; (8001a8c <setLED+0x198>)
 80019a8:	f006 f97a 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 80019ac:	e069      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'Y'){
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2b59      	cmp	r3, #89	; 0x59
 80019b2:	d112      	bne.n	80019da <setLED+0xe6>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019b4:	2200      	movs	r2, #0
 80019b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ba:	4834      	ldr	r0, [pc, #208]	; (8001a8c <setLED+0x198>)
 80019bc:	f006 f970 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019c6:	4831      	ldr	r0, [pc, #196]	; (8001a8c <setLED+0x198>)
 80019c8:	f006 f96a 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80019cc:	2201      	movs	r2, #1
 80019ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019d2:	482e      	ldr	r0, [pc, #184]	; (8001a8c <setLED+0x198>)
 80019d4:	f006 f964 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 80019d8:	e053      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'C'){
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	2b43      	cmp	r3, #67	; 0x43
 80019de:	d112      	bne.n	8001a06 <setLED+0x112>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80019e0:	2201      	movs	r2, #1
 80019e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019e6:	4829      	ldr	r0, [pc, #164]	; (8001a8c <setLED+0x198>)
 80019e8:	f006 f95a 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019f2:	4826      	ldr	r0, [pc, #152]	; (8001a8c <setLED+0x198>)
 80019f4:	f006 f954 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019fe:	4823      	ldr	r0, [pc, #140]	; (8001a8c <setLED+0x198>)
 8001a00:	f006 f94e 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001a04:	e03d      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'W'){
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	2b57      	cmp	r3, #87	; 0x57
 8001a0a:	d112      	bne.n	8001a32 <setLED+0x13e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a12:	481e      	ldr	r0, [pc, #120]	; (8001a8c <setLED+0x198>)
 8001a14:	f006 f944 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a1e:	481b      	ldr	r0, [pc, #108]	; (8001a8c <setLED+0x198>)
 8001a20:	f006 f93e 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a24:	2200      	movs	r2, #0
 8001a26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a2a:	4818      	ldr	r0, [pc, #96]	; (8001a8c <setLED+0x198>)
 8001a2c:	f006 f938 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001a30:	e027      	b.n	8001a82 <setLED+0x18e>
	else if(color == 'N'){
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	2b4e      	cmp	r3, #78	; 0x4e
 8001a36:	d112      	bne.n	8001a5e <setLED+0x16a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a3e:	4813      	ldr	r0, [pc, #76]	; (8001a8c <setLED+0x198>)
 8001a40:	f006 f92e 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001a44:	2201      	movs	r2, #1
 8001a46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a4a:	4810      	ldr	r0, [pc, #64]	; (8001a8c <setLED+0x198>)
 8001a4c:	f006 f928 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001a50:	2201      	movs	r2, #1
 8001a52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a56:	480d      	ldr	r0, [pc, #52]	; (8001a8c <setLED+0x198>)
 8001a58:	f006 f922 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001a5c:	e011      	b.n	8001a82 <setLED+0x18e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a64:	4809      	ldr	r0, [pc, #36]	; (8001a8c <setLED+0x198>)
 8001a66:	f006 f91b 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a70:	4806      	ldr	r0, [pc, #24]	; (8001a8c <setLED+0x198>)
 8001a72:	f006 f915 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a76:	2200      	movs	r2, #0
 8001a78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a7c:	4803      	ldr	r0, [pc, #12]	; (8001a8c <setLED+0x198>)
 8001a7e:	f006 f90f 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40020800 	.word	0x40020800

08001a90 <setLED2>:

void setLED2(uint8_t color2)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	71fb      	strb	r3, [r7, #7]
	if(color2 == 'R'){
 8001a9a:	79fb      	ldrb	r3, [r7, #7]
 8001a9c:	2b52      	cmp	r3, #82	; 0x52
 8001a9e:	d124      	bne.n	8001aea <setLED2+0x5a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aa6:	48c5      	ldr	r0, [pc, #788]	; (8001dbc <setLED2+0x32c>)
 8001aa8:	f006 f8fa 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001aac:	2201      	movs	r2, #1
 8001aae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ab2:	48c3      	ldr	r0, [pc, #780]	; (8001dc0 <setLED2+0x330>)
 8001ab4:	f006 f8f4 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001abe:	48c0      	ldr	r0, [pc, #768]	; (8001dc0 <setLED2+0x330>)
 8001ac0:	f006 f8ee 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001aca:	48bd      	ldr	r0, [pc, #756]	; (8001dc0 <setLED2+0x330>)
 8001acc:	f006 f8e8 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ad6:	48ba      	ldr	r0, [pc, #744]	; (8001dc0 <setLED2+0x330>)
 8001ad8:	f006 f8e2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001adc:	2201      	movs	r2, #1
 8001ade:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ae2:	48b7      	ldr	r0, [pc, #732]	; (8001dc0 <setLED2+0x330>)
 8001ae4:	f006 f8dc 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
	}
}
 8001ae8:	e163      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'G'){
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	2b47      	cmp	r3, #71	; 0x47
 8001aee:	d124      	bne.n	8001b3a <setLED2+0xaa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001af0:	2201      	movs	r2, #1
 8001af2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001af6:	48b1      	ldr	r0, [pc, #708]	; (8001dbc <setLED2+0x32c>)
 8001af8:	f006 f8d2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b02:	48af      	ldr	r0, [pc, #700]	; (8001dc0 <setLED2+0x330>)
 8001b04:	f006 f8cc 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b0e:	48ac      	ldr	r0, [pc, #688]	; (8001dc0 <setLED2+0x330>)
 8001b10:	f006 f8c6 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b1a:	48a9      	ldr	r0, [pc, #676]	; (8001dc0 <setLED2+0x330>)
 8001b1c:	f006 f8c0 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b20:	2201      	movs	r2, #1
 8001b22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b26:	48a6      	ldr	r0, [pc, #664]	; (8001dc0 <setLED2+0x330>)
 8001b28:	f006 f8ba 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b32:	48a3      	ldr	r0, [pc, #652]	; (8001dc0 <setLED2+0x330>)
 8001b34:	f006 f8b4 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001b38:	e13b      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'B'){
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b42      	cmp	r3, #66	; 0x42
 8001b3e:	d124      	bne.n	8001b8a <setLED2+0xfa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b40:	2201      	movs	r2, #1
 8001b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b46:	489d      	ldr	r0, [pc, #628]	; (8001dbc <setLED2+0x32c>)
 8001b48:	f006 f8aa 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b52:	489b      	ldr	r0, [pc, #620]	; (8001dc0 <setLED2+0x330>)
 8001b54:	f006 f8a4 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b5e:	4898      	ldr	r0, [pc, #608]	; (8001dc0 <setLED2+0x330>)
 8001b60:	f006 f89e 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b64:	2201      	movs	r2, #1
 8001b66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b6a:	4895      	ldr	r0, [pc, #596]	; (8001dc0 <setLED2+0x330>)
 8001b6c:	f006 f898 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b70:	2201      	movs	r2, #1
 8001b72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b76:	4892      	ldr	r0, [pc, #584]	; (8001dc0 <setLED2+0x330>)
 8001b78:	f006 f892 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b82:	488f      	ldr	r0, [pc, #572]	; (8001dc0 <setLED2+0x330>)
 8001b84:	f006 f88c 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001b88:	e113      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'W'){
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	2b57      	cmp	r3, #87	; 0x57
 8001b8e:	d124      	bne.n	8001bda <setLED2+0x14a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b90:	2201      	movs	r2, #1
 8001b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b96:	4889      	ldr	r0, [pc, #548]	; (8001dbc <setLED2+0x32c>)
 8001b98:	f006 f882 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ba2:	4887      	ldr	r0, [pc, #540]	; (8001dc0 <setLED2+0x330>)
 8001ba4:	f006 f87c 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bae:	4884      	ldr	r0, [pc, #528]	; (8001dc0 <setLED2+0x330>)
 8001bb0:	f006 f876 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bba:	4881      	ldr	r0, [pc, #516]	; (8001dc0 <setLED2+0x330>)
 8001bbc:	f006 f870 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bc6:	487e      	ldr	r0, [pc, #504]	; (8001dc0 <setLED2+0x330>)
 8001bc8:	f006 f86a 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bd2:	487b      	ldr	r0, [pc, #492]	; (8001dc0 <setLED2+0x330>)
 8001bd4:	f006 f864 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001bd8:	e0eb      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'Y'){
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	2b59      	cmp	r3, #89	; 0x59
 8001bde:	d124      	bne.n	8001c2a <setLED2+0x19a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001be0:	2201      	movs	r2, #1
 8001be2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001be6:	4875      	ldr	r0, [pc, #468]	; (8001dbc <setLED2+0x32c>)
 8001be8:	f006 f85a 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bf2:	4873      	ldr	r0, [pc, #460]	; (8001dc0 <setLED2+0x330>)
 8001bf4:	f006 f854 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bfe:	4870      	ldr	r0, [pc, #448]	; (8001dc0 <setLED2+0x330>)
 8001c00:	f006 f84e 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c04:	2201      	movs	r2, #1
 8001c06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c0a:	486d      	ldr	r0, [pc, #436]	; (8001dc0 <setLED2+0x330>)
 8001c0c:	f006 f848 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c16:	486a      	ldr	r0, [pc, #424]	; (8001dc0 <setLED2+0x330>)
 8001c18:	f006 f842 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c22:	4867      	ldr	r0, [pc, #412]	; (8001dc0 <setLED2+0x330>)
 8001c24:	f006 f83c 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001c28:	e0c3      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'X'){
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	2b58      	cmp	r3, #88	; 0x58
 8001c2e:	d124      	bne.n	8001c7a <setLED2+0x1ea>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c36:	4861      	ldr	r0, [pc, #388]	; (8001dbc <setLED2+0x32c>)
 8001c38:	f006 f832 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c42:	485f      	ldr	r0, [pc, #380]	; (8001dc0 <setLED2+0x330>)
 8001c44:	f006 f82c 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c4e:	485c      	ldr	r0, [pc, #368]	; (8001dc0 <setLED2+0x330>)
 8001c50:	f006 f826 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c54:	2201      	movs	r2, #1
 8001c56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c5a:	4859      	ldr	r0, [pc, #356]	; (8001dc0 <setLED2+0x330>)
 8001c5c:	f006 f820 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001c60:	2201      	movs	r2, #1
 8001c62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c66:	4856      	ldr	r0, [pc, #344]	; (8001dc0 <setLED2+0x330>)
 8001c68:	f006 f81a 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c72:	4853      	ldr	r0, [pc, #332]	; (8001dc0 <setLED2+0x330>)
 8001c74:	f006 f814 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001c78:	e09b      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'V'){
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	2b56      	cmp	r3, #86	; 0x56
 8001c7e:	d124      	bne.n	8001cca <setLED2+0x23a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001c80:	2200      	movs	r2, #0
 8001c82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c86:	484d      	ldr	r0, [pc, #308]	; (8001dbc <setLED2+0x32c>)
 8001c88:	f006 f80a 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c92:	484b      	ldr	r0, [pc, #300]	; (8001dc0 <setLED2+0x330>)
 8001c94:	f006 f804 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c9e:	4848      	ldr	r0, [pc, #288]	; (8001dc0 <setLED2+0x330>)
 8001ca0:	f005 fffe 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001caa:	4845      	ldr	r0, [pc, #276]	; (8001dc0 <setLED2+0x330>)
 8001cac:	f005 fff8 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cb6:	4842      	ldr	r0, [pc, #264]	; (8001dc0 <setLED2+0x330>)
 8001cb8:	f005 fff2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cc2:	483f      	ldr	r0, [pc, #252]	; (8001dc0 <setLED2+0x330>)
 8001cc4:	f005 ffec 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001cc8:	e073      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'T'){
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	2b54      	cmp	r3, #84	; 0x54
 8001cce:	d124      	bne.n	8001d1a <setLED2+0x28a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cd6:	4839      	ldr	r0, [pc, #228]	; (8001dbc <setLED2+0x32c>)
 8001cd8:	f005 ffe2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ce2:	4837      	ldr	r0, [pc, #220]	; (8001dc0 <setLED2+0x330>)
 8001ce4:	f005 ffdc 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cee:	4834      	ldr	r0, [pc, #208]	; (8001dc0 <setLED2+0x330>)
 8001cf0:	f005 ffd6 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cfa:	4831      	ldr	r0, [pc, #196]	; (8001dc0 <setLED2+0x330>)
 8001cfc:	f005 ffd0 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d00:	2200      	movs	r2, #0
 8001d02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d06:	482e      	ldr	r0, [pc, #184]	; (8001dc0 <setLED2+0x330>)
 8001d08:	f005 ffca 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d12:	482b      	ldr	r0, [pc, #172]	; (8001dc0 <setLED2+0x330>)
 8001d14:	f005 ffc4 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001d18:	e04b      	b.n	8001db2 <setLED2+0x322>
	else if(color2 == 'A'){
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	2b41      	cmp	r3, #65	; 0x41
 8001d1e:	d124      	bne.n	8001d6a <setLED2+0x2da>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001d20:	2200      	movs	r2, #0
 8001d22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d26:	4825      	ldr	r0, [pc, #148]	; (8001dbc <setLED2+0x32c>)
 8001d28:	f005 ffba 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d32:	4823      	ldr	r0, [pc, #140]	; (8001dc0 <setLED2+0x330>)
 8001d34:	f005 ffb4 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d3e:	4820      	ldr	r0, [pc, #128]	; (8001dc0 <setLED2+0x330>)
 8001d40:	f005 ffae 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d4a:	481d      	ldr	r0, [pc, #116]	; (8001dc0 <setLED2+0x330>)
 8001d4c:	f005 ffa8 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d56:	481a      	ldr	r0, [pc, #104]	; (8001dc0 <setLED2+0x330>)
 8001d58:	f005 ffa2 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d62:	4817      	ldr	r0, [pc, #92]	; (8001dc0 <setLED2+0x330>)
 8001d64:	f005 ff9c 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001d68:	e023      	b.n	8001db2 <setLED2+0x322>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d70:	4812      	ldr	r0, [pc, #72]	; (8001dbc <setLED2+0x32c>)
 8001d72:	f005 ff95 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d7c:	4810      	ldr	r0, [pc, #64]	; (8001dc0 <setLED2+0x330>)
 8001d7e:	f005 ff8f 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001d82:	2201      	movs	r2, #1
 8001d84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d88:	480d      	ldr	r0, [pc, #52]	; (8001dc0 <setLED2+0x330>)
 8001d8a:	f005 ff89 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d94:	480a      	ldr	r0, [pc, #40]	; (8001dc0 <setLED2+0x330>)
 8001d96:	f005 ff83 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001da0:	4807      	ldr	r0, [pc, #28]	; (8001dc0 <setLED2+0x330>)
 8001da2:	f005 ff7d 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001da6:	2201      	movs	r2, #1
 8001da8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dac:	4804      	ldr	r0, [pc, #16]	; (8001dc0 <setLED2+0x330>)
 8001dae:	f005 ff77 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40020000 	.word	0x40020000
 8001dc0:	40020400 	.word	0x40020400
 8001dc4:	00000000 	.word	0x00000000

08001dc8 <calculateLineFollowingTermFlip>:

static float pre_diff;

float mon_velo_term;

void calculateLineFollowingTermFlip(void){
 8001dc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 3.8, kd = 0.025;//taiya良くないやつ kp = 3.2, kd = 0.018
 8001dd0:	4bb3      	ldr	r3, [pc, #716]	; (80020a0 <calculateLineFollowingTermFlip+0x2d8>)
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	4bb3      	ldr	r3, [pc, #716]	; (80020a4 <calculateLineFollowingTermFlip+0x2dc>)
 8001dd6:	613b      	str	r3, [r7, #16]
	float diff = 0.;
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]

	if(line_trace_enable_flag == 1){
 8001dde:	4bb2      	ldr	r3, [pc, #712]	; (80020a8 <calculateLineFollowingTermFlip+0x2e0>)
 8001de0:	f993 3000 	ldrsb.w	r3, [r3]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	f040 8140 	bne.w	800206a <calculateLineFollowingTermFlip+0x2a2>
		if(i_clear_flag == 1){
 8001dea:	4bb0      	ldr	r3, [pc, #704]	; (80020ac <calculateLineFollowingTermFlip+0x2e4>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d106      	bne.n	8001e00 <calculateLineFollowingTermFlip+0x38>
			i = 0;
 8001df2:	4baf      	ldr	r3, [pc, #700]	; (80020b0 <calculateLineFollowingTermFlip+0x2e8>)
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8001dfa:	4bac      	ldr	r3, [pc, #688]	; (80020ac <calculateLineFollowingTermFlip+0x2e4>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
		}

		diff = ( ( sensor[0] * 1.75 + sensor[1] * 1.6 + sensor[2] * 1.45 + sensor[3] * 1.3 + sensor[4] * 1.15 + sensor[5]) / 6 ) - ( ( sensor[6] + sensor[7] * 1.15 + sensor[8] * 1.3 + sensor[9] * 1.45 + sensor[10] * 1.6 + sensor[11] * 1.75 ) / 6 );
 8001e00:	4bac      	ldr	r3, [pc, #688]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fb8c 	bl	8000524 <__aeabi_i2d>
 8001e0c:	f04f 0200 	mov.w	r2, #0
 8001e10:	4ba9      	ldr	r3, [pc, #676]	; (80020b8 <calculateLineFollowingTermFlip+0x2f0>)
 8001e12:	f7fe fbf1 	bl	80005f8 <__aeabi_dmul>
 8001e16:	4603      	mov	r3, r0
 8001e18:	460c      	mov	r4, r1
 8001e1a:	4625      	mov	r5, r4
 8001e1c:	461c      	mov	r4, r3
 8001e1e:	4ba5      	ldr	r3, [pc, #660]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001e20:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fb7d 	bl	8000524 <__aeabi_i2d>
 8001e2a:	a393      	add	r3, pc, #588	; (adr r3, 8002078 <calculateLineFollowingTermFlip+0x2b0>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	f7fe fbe2 	bl	80005f8 <__aeabi_dmul>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4620      	mov	r0, r4
 8001e3a:	4629      	mov	r1, r5
 8001e3c:	f7fe fa26 	bl	800028c <__adddf3>
 8001e40:	4603      	mov	r3, r0
 8001e42:	460c      	mov	r4, r1
 8001e44:	4625      	mov	r5, r4
 8001e46:	461c      	mov	r4, r3
 8001e48:	4b9a      	ldr	r3, [pc, #616]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001e4a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb68 	bl	8000524 <__aeabi_i2d>
 8001e54:	a38a      	add	r3, pc, #552	; (adr r3, 8002080 <calculateLineFollowingTermFlip+0x2b8>)
 8001e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5a:	f7fe fbcd 	bl	80005f8 <__aeabi_dmul>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4620      	mov	r0, r4
 8001e64:	4629      	mov	r1, r5
 8001e66:	f7fe fa11 	bl	800028c <__adddf3>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	460c      	mov	r4, r1
 8001e6e:	4625      	mov	r5, r4
 8001e70:	461c      	mov	r4, r3
 8001e72:	4b90      	ldr	r3, [pc, #576]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001e74:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb53 	bl	8000524 <__aeabi_i2d>
 8001e7e:	a382      	add	r3, pc, #520	; (adr r3, 8002088 <calculateLineFollowingTermFlip+0x2c0>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fbb8 	bl	80005f8 <__aeabi_dmul>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	4629      	mov	r1, r5
 8001e90:	f7fe f9fc 	bl	800028c <__adddf3>
 8001e94:	4603      	mov	r3, r0
 8001e96:	460c      	mov	r4, r1
 8001e98:	4625      	mov	r5, r4
 8001e9a:	461c      	mov	r4, r3
 8001e9c:	4b85      	ldr	r3, [pc, #532]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001e9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7fe fb3e 	bl	8000524 <__aeabi_i2d>
 8001ea8:	a379      	add	r3, pc, #484	; (adr r3, 8002090 <calculateLineFollowingTermFlip+0x2c8>)
 8001eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eae:	f7fe fba3 	bl	80005f8 <__aeabi_dmul>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	4620      	mov	r0, r4
 8001eb8:	4629      	mov	r1, r5
 8001eba:	f7fe f9e7 	bl	800028c <__adddf3>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460c      	mov	r4, r1
 8001ec2:	4625      	mov	r5, r4
 8001ec4:	461c      	mov	r4, r3
 8001ec6:	4b7b      	ldr	r3, [pc, #492]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001ec8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7fe fb29 	bl	8000524 <__aeabi_i2d>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	4629      	mov	r1, r5
 8001eda:	f7fe f9d7 	bl	800028c <__adddf3>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	460c      	mov	r4, r1
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	4621      	mov	r1, r4
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	4b74      	ldr	r3, [pc, #464]	; (80020bc <calculateLineFollowingTermFlip+0x2f4>)
 8001eec:	f7fe fcae 	bl	800084c <__aeabi_ddiv>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	460c      	mov	r4, r1
 8001ef4:	4625      	mov	r5, r4
 8001ef6:	461c      	mov	r4, r3
 8001ef8:	4b6e      	ldr	r3, [pc, #440]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001efa:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb10 	bl	8000524 <__aeabi_i2d>
 8001f04:	4680      	mov	r8, r0
 8001f06:	4689      	mov	r9, r1
 8001f08:	4b6a      	ldr	r3, [pc, #424]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001f0a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe fb08 	bl	8000524 <__aeabi_i2d>
 8001f14:	a35e      	add	r3, pc, #376	; (adr r3, 8002090 <calculateLineFollowingTermFlip+0x2c8>)
 8001f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1a:	f7fe fb6d 	bl	80005f8 <__aeabi_dmul>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	4640      	mov	r0, r8
 8001f24:	4649      	mov	r1, r9
 8001f26:	f7fe f9b1 	bl	800028c <__adddf3>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4690      	mov	r8, r2
 8001f30:	4699      	mov	r9, r3
 8001f32:	4b60      	ldr	r3, [pc, #384]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001f34:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe faf3 	bl	8000524 <__aeabi_i2d>
 8001f3e:	a352      	add	r3, pc, #328	; (adr r3, 8002088 <calculateLineFollowingTermFlip+0x2c0>)
 8001f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f44:	f7fe fb58 	bl	80005f8 <__aeabi_dmul>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4640      	mov	r0, r8
 8001f4e:	4649      	mov	r1, r9
 8001f50:	f7fe f99c 	bl	800028c <__adddf3>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4690      	mov	r8, r2
 8001f5a:	4699      	mov	r9, r3
 8001f5c:	4b55      	ldr	r3, [pc, #340]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001f5e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fade 	bl	8000524 <__aeabi_i2d>
 8001f68:	a345      	add	r3, pc, #276	; (adr r3, 8002080 <calculateLineFollowingTermFlip+0x2b8>)
 8001f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6e:	f7fe fb43 	bl	80005f8 <__aeabi_dmul>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4640      	mov	r0, r8
 8001f78:	4649      	mov	r1, r9
 8001f7a:	f7fe f987 	bl	800028c <__adddf3>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4690      	mov	r8, r2
 8001f84:	4699      	mov	r9, r3
 8001f86:	4b4b      	ldr	r3, [pc, #300]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001f88:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fac9 	bl	8000524 <__aeabi_i2d>
 8001f92:	a339      	add	r3, pc, #228	; (adr r3, 8002078 <calculateLineFollowingTermFlip+0x2b0>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	f7fe fb2e 	bl	80005f8 <__aeabi_dmul>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4640      	mov	r0, r8
 8001fa2:	4649      	mov	r1, r9
 8001fa4:	f7fe f972 	bl	800028c <__adddf3>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4690      	mov	r8, r2
 8001fae:	4699      	mov	r9, r3
 8001fb0:	4b40      	ldr	r3, [pc, #256]	; (80020b4 <calculateLineFollowingTermFlip+0x2ec>)
 8001fb2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe fab4 	bl	8000524 <__aeabi_i2d>
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	4b3d      	ldr	r3, [pc, #244]	; (80020b8 <calculateLineFollowingTermFlip+0x2f0>)
 8001fc2:	f7fe fb19 	bl	80005f8 <__aeabi_dmul>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4640      	mov	r0, r8
 8001fcc:	4649      	mov	r1, r9
 8001fce:	f7fe f95d 	bl	800028c <__adddf3>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	4b37      	ldr	r3, [pc, #220]	; (80020bc <calculateLineFollowingTermFlip+0x2f4>)
 8001fe0:	f7fe fc34 	bl	800084c <__aeabi_ddiv>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4620      	mov	r0, r4
 8001fea:	4629      	mov	r1, r5
 8001fec:	f7fe f94c 	bl	8000288 <__aeabi_dsub>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	460c      	mov	r4, r1
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	4621      	mov	r1, r4
 8001ff8:	f7fe fdf6 	bl	8000be8 <__aeabi_d2f>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	60fb      	str	r3, [r7, #12]
		//diff = ( ( sensor[0] * 1.25 + sensor[1] * 1.2 + sensor[2] * 1.15 + sensor[3] * 1.1 + sensor[4] * 1.05 + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] * 1.05 + sensor[8] * 1.1 + sensor[9] * 1.15 + sensor[10] * 1.2 + sensor[11] * 1.25 ) / 6 );
		//diff = ( ( sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11] ) / 6 );

		p = kp * diff; //P制御
 8002000:	ed97 7a05 	vldr	s14, [r7, #20]
 8002004:	edd7 7a03 	vldr	s15, [r7, #12]
 8002008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800200c:	edc7 7a02 	vstr	s15, [r7, #8]
		//i += ki * diff * DELTA_T; //I制御
		d = kd * (diff - pre_diff) / DELTA_T; //D制御
 8002010:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <calculateLineFollowingTermFlip+0x2f8>)
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	ed97 7a03 	vldr	s14, [r7, #12]
 800201a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800201e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002026:	ee17 0a90 	vmov	r0, s15
 800202a:	f7fe fa8d 	bl	8000548 <__aeabi_f2d>
 800202e:	a31a      	add	r3, pc, #104	; (adr r3, 8002098 <calculateLineFollowingTermFlip+0x2d0>)
 8002030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002034:	f7fe fc0a 	bl	800084c <__aeabi_ddiv>
 8002038:	4603      	mov	r3, r0
 800203a:	460c      	mov	r4, r1
 800203c:	4618      	mov	r0, r3
 800203e:	4621      	mov	r1, r4
 8002040:	f7fe fdd2 	bl	8000be8 <__aeabi_d2f>
 8002044:	4603      	mov	r3, r0
 8002046:	607b      	str	r3, [r7, #4]

		line_following_term = p + i + d;
 8002048:	4b19      	ldr	r3, [pc, #100]	; (80020b0 <calculateLineFollowingTermFlip+0x2e8>)
 800204a:	ed93 7a00 	vldr	s14, [r3]
 800204e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002052:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002056:	edd7 7a01 	vldr	s15, [r7, #4]
 800205a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205e:	4b19      	ldr	r3, [pc, #100]	; (80020c4 <calculateLineFollowingTermFlip+0x2fc>)
 8002060:	edc3 7a00 	vstr	s15, [r3]

		//p_Deb = p;
		//d_Deb = d;
		//i_Deb = i;

		pre_diff = diff;
 8002064:	4a16      	ldr	r2, [pc, #88]	; (80020c0 <calculateLineFollowingTermFlip+0x2f8>)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6013      	str	r3, [r2, #0]
	}
}
 800206a:	bf00      	nop
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002074:	f3af 8000 	nop.w
 8002078:	9999999a 	.word	0x9999999a
 800207c:	3ff99999 	.word	0x3ff99999
 8002080:	33333333 	.word	0x33333333
 8002084:	3ff73333 	.word	0x3ff73333
 8002088:	cccccccd 	.word	0xcccccccd
 800208c:	3ff4cccc 	.word	0x3ff4cccc
 8002090:	66666666 	.word	0x66666666
 8002094:	3ff26666 	.word	0x3ff26666
 8002098:	d2f1a9fc 	.word	0xd2f1a9fc
 800209c:	3f50624d 	.word	0x3f50624d
 80020a0:	40733333 	.word	0x40733333
 80020a4:	3ccccccd 	.word	0x3ccccccd
 80020a8:	20000276 	.word	0x20000276
 80020ac:	20000277 	.word	0x20000277
 80020b0:	20000284 	.word	0x20000284
 80020b4:	200186a4 	.word	0x200186a4
 80020b8:	3ffc0000 	.word	0x3ffc0000
 80020bc:	40180000 	.word	0x40180000
 80020c0:	20000280 	.word	0x20000280
 80020c4:	20000278 	.word	0x20000278

080020c8 <lineTraceFlip>:

void lineTraceFlip(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
	if(line_trace_enable_flag == 1){
 80020ce:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <lineTraceFlip+0x7c>)
 80020d0:	f993 3000 	ldrsb.w	r3, [r3]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d12d      	bne.n	8002134 <lineTraceFlip+0x6c>

		float motor_l;
		float motor_r;

		float velocity_control_term = getVelocityControlTerm();
 80020d8:	f001 fa56 	bl	8003588 <getVelocityControlTerm>
 80020dc:	ed87 0a03 	vstr	s0, [r7, #12]
		{
			motor_l = velocity_control_term + getAngleControlTerm();
			motor_r = velocity_control_term - getAngleControlTerm();
		}*/

		motor_l = velocity_control_term - getAngleControlTerm();
 80020e0:	f7fe fff2 	bl	80010c8 <getAngleControlTerm>
 80020e4:	eeb0 7a40 	vmov.f32	s14, s0
 80020e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020f0:	edc7 7a02 	vstr	s15, [r7, #8]
		motor_r = velocity_control_term + getAngleControlTerm();
 80020f4:	f7fe ffe8 	bl	80010c8 <getAngleControlTerm>
 80020f8:	eeb0 7a40 	vmov.f32	s14, s0
 80020fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002100:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002104:	edc7 7a01 	vstr	s15, [r7, #4]


		//float motor_l = velocity_control_term ;
		//float motor_r = velocity_control_term ;

		mon_velo_term = velocity_control_term;
 8002108:	4a0f      	ldr	r2, [pc, #60]	; (8002148 <lineTraceFlip+0x80>)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6013      	str	r3, [r2, #0]
		//motor_r_Deb = motor_r;

		//float motor_l = 500;
		//float motor_r = 500;

		setMotor(motor_l, motor_r);
 800210e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002112:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002116:	ee17 3a90 	vmov	r3, s15
 800211a:	b21b      	sxth	r3, r3
 800211c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002120:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002124:	ee17 2a90 	vmov	r2, s15
 8002128:	b212      	sxth	r2, r2
 800212a:	4611      	mov	r1, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f002 fe77 	bl	8004e20 <setMotor>
	}
	else
	{
		setMotor(0, 0);
	}
}
 8002132:	e003      	b.n	800213c <lineTraceFlip+0x74>
		setMotor(0, 0);
 8002134:	2100      	movs	r1, #0
 8002136:	2000      	movs	r0, #0
 8002138:	f002 fe72 	bl	8004e20 <setMotor>
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20000276 	.word	0x20000276
 8002148:	2001878c 	.word	0x2001878c

0800214c <startLineTrace>:

void startLineTrace()
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 1;
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <startLineTrace+0x1c>)
 8002152:	2201      	movs	r2, #1
 8002154:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 8002156:	4b05      	ldr	r3, [pc, #20]	; (800216c <startLineTrace+0x20>)
 8002158:	2201      	movs	r2, #1
 800215a:	701a      	strb	r2, [r3, #0]
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	20000276 	.word	0x20000276
 800216c:	20000277 	.word	0x20000277

08002170 <stopLineTrace>:

void stopLineTrace()
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 0;
 8002174:	4b05      	ldr	r3, [pc, #20]	; (800218c <stopLineTrace+0x1c>)
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
	line_following_term = 0;
 800217a:	4b05      	ldr	r3, [pc, #20]	; (8002190 <stopLineTrace+0x20>)
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
	//setMotor(0, 0);
}
 8002182:	bf00      	nop
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	20000276 	.word	0x20000276
 8002190:	20000278 	.word	0x20000278

08002194 <getCouseOutFlag>:
	motor_l_Deb = mon_deb_l;
	motor_r_Deb = mon_deb_r;
}

bool getCouseOutFlag()
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
	return dark_flag;
 8002198:	4b03      	ldr	r3, [pc, #12]	; (80021a8 <getCouseOutFlag+0x14>)
 800219a:	781b      	ldrb	r3, [r3, #0]
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	2000027c 	.word	0x2000027c

080021ac <initADC>:
static int16_t side_sensorL_buffer[10];

static uint8_t L_index = 1;

void initADC()
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) side_adc_value, SIDE_LINESENSOR_ADC_NUM);
 80021b0:	2202      	movs	r2, #2
 80021b2:	4905      	ldr	r1, [pc, #20]	; (80021c8 <initADC+0x1c>)
 80021b4:	4805      	ldr	r0, [pc, #20]	; (80021cc <initADC+0x20>)
 80021b6:	f004 f9a7 	bl	8006508 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc_value, LINESENSOR_ADC_NUM);
 80021ba:	220c      	movs	r2, #12
 80021bc:	4904      	ldr	r1, [pc, #16]	; (80021d0 <initADC+0x24>)
 80021be:	4805      	ldr	r0, [pc, #20]	; (80021d4 <initADC+0x28>)
 80021c0:	f004 f9a2 	bl	8006508 <HAL_ADC_Start_DMA>
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	200002a0 	.word	0x200002a0
 80021cc:	200187e0 	.word	0x200187e0
 80021d0:	20000288 	.word	0x20000288
 80021d4:	20018790 	.word	0x20018790

080021d8 <storeAnalogSensorBuffer>:

void storeAnalogSensorBuffer(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
	sensor11_buffer[index] = adc_value[11];

	side_sensorR_buffer[index] = side_adc_value[1];
	side_sensorL_buffer[index] = side_adc_value[0];*/

	sensor1_buffer[L_index] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 80021dc:	4bc9      	ldr	r3, [pc, #804]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 80021de:	885b      	ldrh	r3, [r3, #2]
 80021e0:	ee07 3a90 	vmov	s15, r3
 80021e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021e8:	4bc7      	ldr	r3, [pc, #796]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 80021ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80021ee:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021f2:	4bc6      	ldr	r3, [pc, #792]	; (800250c <storeAnalogSensorBuffer+0x334>)
 80021f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80021f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021fc:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002510 <storeAnalogSensorBuffer+0x338>
 8002200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002204:	4bc3      	ldr	r3, [pc, #780]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	461a      	mov	r2, r3
 800220a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800220e:	ee17 3a90 	vmov	r3, s15
 8002212:	b219      	sxth	r1, r3
 8002214:	4bc0      	ldr	r3, [pc, #768]	; (8002518 <storeAnalogSensorBuffer+0x340>)
 8002216:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor0_buffer[L_index] = ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 800221a:	4bba      	ldr	r3, [pc, #744]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	ee07 3a90 	vmov	s15, r3
 8002222:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002226:	4bb8      	ldr	r3, [pc, #736]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 8002228:	edd3 7a00 	vldr	s15, [r3]
 800222c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002230:	4bb6      	ldr	r3, [pc, #728]	; (800250c <storeAnalogSensorBuffer+0x334>)
 8002232:	ed93 7a00 	vldr	s14, [r3]
 8002236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800223a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002510 <storeAnalogSensorBuffer+0x338>
 800223e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002242:	4bb4      	ldr	r3, [pc, #720]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800224c:	ee17 3a90 	vmov	r3, s15
 8002250:	b219      	sxth	r1, r3
 8002252:	4bb2      	ldr	r3, [pc, #712]	; (800251c <storeAnalogSensorBuffer+0x344>)
 8002254:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor2_buffer[L_index] = ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 8002258:	4baa      	ldr	r3, [pc, #680]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 800225a:	889b      	ldrh	r3, [r3, #4]
 800225c:	ee07 3a90 	vmov	s15, r3
 8002260:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002264:	4ba8      	ldr	r3, [pc, #672]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 8002266:	edd3 7a02 	vldr	s15, [r3, #8]
 800226a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800226e:	4ba7      	ldr	r3, [pc, #668]	; (800250c <storeAnalogSensorBuffer+0x334>)
 8002270:	ed93 7a02 	vldr	s14, [r3, #8]
 8002274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002278:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002510 <storeAnalogSensorBuffer+0x338>
 800227c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002280:	4ba4      	ldr	r3, [pc, #656]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	461a      	mov	r2, r3
 8002286:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800228a:	ee17 3a90 	vmov	r3, s15
 800228e:	b219      	sxth	r1, r3
 8002290:	4ba3      	ldr	r3, [pc, #652]	; (8002520 <storeAnalogSensorBuffer+0x348>)
 8002292:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor3_buffer[L_index] = ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 8002296:	4b9b      	ldr	r3, [pc, #620]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 8002298:	88db      	ldrh	r3, [r3, #6]
 800229a:	ee07 3a90 	vmov	s15, r3
 800229e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a2:	4b99      	ldr	r3, [pc, #612]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 80022a4:	edd3 7a03 	vldr	s15, [r3, #12]
 80022a8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022ac:	4b97      	ldr	r3, [pc, #604]	; (800250c <storeAnalogSensorBuffer+0x334>)
 80022ae:	ed93 7a03 	vldr	s14, [r3, #12]
 80022b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022b6:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002510 <storeAnalogSensorBuffer+0x338>
 80022ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022be:	4b95      	ldr	r3, [pc, #596]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	461a      	mov	r2, r3
 80022c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022c8:	ee17 3a90 	vmov	r3, s15
 80022cc:	b219      	sxth	r1, r3
 80022ce:	4b95      	ldr	r3, [pc, #596]	; (8002524 <storeAnalogSensorBuffer+0x34c>)
 80022d0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor4_buffer[L_index] = ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 80022d4:	4b8b      	ldr	r3, [pc, #556]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 80022d6:	891b      	ldrh	r3, [r3, #8]
 80022d8:	ee07 3a90 	vmov	s15, r3
 80022dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022e0:	4b89      	ldr	r3, [pc, #548]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 80022e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80022e6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022ea:	4b88      	ldr	r3, [pc, #544]	; (800250c <storeAnalogSensorBuffer+0x334>)
 80022ec:	ed93 7a04 	vldr	s14, [r3, #16]
 80022f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022f4:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8002510 <storeAnalogSensorBuffer+0x338>
 80022f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022fc:	4b85      	ldr	r3, [pc, #532]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002306:	ee17 3a90 	vmov	r3, s15
 800230a:	b219      	sxth	r1, r3
 800230c:	4b86      	ldr	r3, [pc, #536]	; (8002528 <storeAnalogSensorBuffer+0x350>)
 800230e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor5_buffer[L_index] = ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 8002312:	4b7c      	ldr	r3, [pc, #496]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 8002314:	895b      	ldrh	r3, [r3, #10]
 8002316:	ee07 3a90 	vmov	s15, r3
 800231a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800231e:	4b7a      	ldr	r3, [pc, #488]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 8002320:	edd3 7a05 	vldr	s15, [r3, #20]
 8002324:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002328:	4b78      	ldr	r3, [pc, #480]	; (800250c <storeAnalogSensorBuffer+0x334>)
 800232a:	ed93 7a05 	vldr	s14, [r3, #20]
 800232e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002332:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002510 <storeAnalogSensorBuffer+0x338>
 8002336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233a:	4b76      	ldr	r3, [pc, #472]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	461a      	mov	r2, r3
 8002340:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002344:	ee17 3a90 	vmov	r3, s15
 8002348:	b219      	sxth	r1, r3
 800234a:	4b78      	ldr	r3, [pc, #480]	; (800252c <storeAnalogSensorBuffer+0x354>)
 800234c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor6_buffer[L_index] = ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 8002350:	4b6c      	ldr	r3, [pc, #432]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 8002352:	899b      	ldrh	r3, [r3, #12]
 8002354:	ee07 3a90 	vmov	s15, r3
 8002358:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800235c:	4b6a      	ldr	r3, [pc, #424]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 800235e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002362:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002366:	4b69      	ldr	r3, [pc, #420]	; (800250c <storeAnalogSensorBuffer+0x334>)
 8002368:	ed93 7a06 	vldr	s14, [r3, #24]
 800236c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002370:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002510 <storeAnalogSensorBuffer+0x338>
 8002374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002378:	4b66      	ldr	r3, [pc, #408]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002382:	ee17 3a90 	vmov	r3, s15
 8002386:	b219      	sxth	r1, r3
 8002388:	4b69      	ldr	r3, [pc, #420]	; (8002530 <storeAnalogSensorBuffer+0x358>)
 800238a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor7_buffer[L_index] = ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 800238e:	4b5d      	ldr	r3, [pc, #372]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 8002390:	89db      	ldrh	r3, [r3, #14]
 8002392:	ee07 3a90 	vmov	s15, r3
 8002396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800239a:	4b5b      	ldr	r3, [pc, #364]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 800239c:	edd3 7a07 	vldr	s15, [r3, #28]
 80023a0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023a4:	4b59      	ldr	r3, [pc, #356]	; (800250c <storeAnalogSensorBuffer+0x334>)
 80023a6:	ed93 7a07 	vldr	s14, [r3, #28]
 80023aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023ae:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002510 <storeAnalogSensorBuffer+0x338>
 80023b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b6:	4b57      	ldr	r3, [pc, #348]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023c0:	ee17 3a90 	vmov	r3, s15
 80023c4:	b219      	sxth	r1, r3
 80023c6:	4b5b      	ldr	r3, [pc, #364]	; (8002534 <storeAnalogSensorBuffer+0x35c>)
 80023c8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor8_buffer[L_index] = ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 80023cc:	4b4d      	ldr	r3, [pc, #308]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 80023ce:	8a1b      	ldrh	r3, [r3, #16]
 80023d0:	ee07 3a90 	vmov	s15, r3
 80023d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023d8:	4b4b      	ldr	r3, [pc, #300]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 80023da:	edd3 7a08 	vldr	s15, [r3, #32]
 80023de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023e2:	4b4a      	ldr	r3, [pc, #296]	; (800250c <storeAnalogSensorBuffer+0x334>)
 80023e4:	ed93 7a08 	vldr	s14, [r3, #32]
 80023e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023ec:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002510 <storeAnalogSensorBuffer+0x338>
 80023f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f4:	4b47      	ldr	r3, [pc, #284]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023fe:	ee17 3a90 	vmov	r3, s15
 8002402:	b219      	sxth	r1, r3
 8002404:	4b4c      	ldr	r3, [pc, #304]	; (8002538 <storeAnalogSensorBuffer+0x360>)
 8002406:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor9_buffer[L_index] = ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 800240a:	4b3e      	ldr	r3, [pc, #248]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 800240c:	8a5b      	ldrh	r3, [r3, #18]
 800240e:	ee07 3a90 	vmov	s15, r3
 8002412:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002416:	4b3c      	ldr	r3, [pc, #240]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 8002418:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800241c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002420:	4b3a      	ldr	r3, [pc, #232]	; (800250c <storeAnalogSensorBuffer+0x334>)
 8002422:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002426:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800242a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002510 <storeAnalogSensorBuffer+0x338>
 800242e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002432:	4b38      	ldr	r3, [pc, #224]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	461a      	mov	r2, r3
 8002438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800243c:	ee17 3a90 	vmov	r3, s15
 8002440:	b219      	sxth	r1, r3
 8002442:	4b3e      	ldr	r3, [pc, #248]	; (800253c <storeAnalogSensorBuffer+0x364>)
 8002444:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor10_buffer[L_index] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 8002448:	4b2e      	ldr	r3, [pc, #184]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 800244a:	8a9b      	ldrh	r3, [r3, #20]
 800244c:	ee07 3a90 	vmov	s15, r3
 8002450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002454:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 8002456:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800245a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800245e:	4b2b      	ldr	r3, [pc, #172]	; (800250c <storeAnalogSensorBuffer+0x334>)
 8002460:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002464:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002468:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002510 <storeAnalogSensorBuffer+0x338>
 800246c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002470:	4b28      	ldr	r3, [pc, #160]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	461a      	mov	r2, r3
 8002476:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800247a:	ee17 3a90 	vmov	r3, s15
 800247e:	b219      	sxth	r1, r3
 8002480:	4b2f      	ldr	r3, [pc, #188]	; (8002540 <storeAnalogSensorBuffer+0x368>)
 8002482:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor11_buffer[L_index] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 8002486:	4b1f      	ldr	r3, [pc, #124]	; (8002504 <storeAnalogSensorBuffer+0x32c>)
 8002488:	8adb      	ldrh	r3, [r3, #22]
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002492:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <storeAnalogSensorBuffer+0x330>)
 8002494:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002498:	ee77 6a67 	vsub.f32	s13, s14, s15
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <storeAnalogSensorBuffer+0x334>)
 800249e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80024a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024a6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002510 <storeAnalogSensorBuffer+0x338>
 80024aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ae:	4b19      	ldr	r3, [pc, #100]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024b8:	ee17 3a90 	vmov	r3, s15
 80024bc:	b219      	sxth	r1, r3
 80024be:	4b21      	ldr	r3, [pc, #132]	; (8002544 <storeAnalogSensorBuffer+0x36c>)
 80024c0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
//	sensor[10] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
//	sensor[11] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;



	side_sensorR_buffer[L_index] = ((side_adc_value[1] - side_offset_values[1]) / side_sensor_coefficient[1]) * 1000;
 80024c4:	4b20      	ldr	r3, [pc, #128]	; (8002548 <storeAnalogSensorBuffer+0x370>)
 80024c6:	885b      	ldrh	r3, [r3, #2]
 80024c8:	ee07 3a90 	vmov	s15, r3
 80024cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024d0:	4b1e      	ldr	r3, [pc, #120]	; (800254c <storeAnalogSensorBuffer+0x374>)
 80024d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80024d6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024da:	4b1d      	ldr	r3, [pc, #116]	; (8002550 <storeAnalogSensorBuffer+0x378>)
 80024dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80024e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024e4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002510 <storeAnalogSensorBuffer+0x338>
 80024e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <storeAnalogSensorBuffer+0x33c>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	461a      	mov	r2, r3
 80024f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024f6:	ee17 3a90 	vmov	r3, s15
 80024fa:	b219      	sxth	r1, r3
 80024fc:	4b15      	ldr	r3, [pc, #84]	; (8002554 <storeAnalogSensorBuffer+0x37c>)
 80024fe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002502:	e029      	b.n	8002558 <storeAnalogSensorBuffer+0x380>
 8002504:	20000288 	.word	0x20000288
 8002508:	20018664 	.word	0x20018664
 800250c:	200186c8 	.word	0x200186c8
 8002510:	447a0000 	.word	0x447a0000
 8002514:	20000030 	.word	0x20000030
 8002518:	200002b8 	.word	0x200002b8
 800251c:	200002a4 	.word	0x200002a4
 8002520:	200002cc 	.word	0x200002cc
 8002524:	200002e0 	.word	0x200002e0
 8002528:	200002f4 	.word	0x200002f4
 800252c:	20000308 	.word	0x20000308
 8002530:	2000031c 	.word	0x2000031c
 8002534:	20000330 	.word	0x20000330
 8002538:	20000344 	.word	0x20000344
 800253c:	20000358 	.word	0x20000358
 8002540:	2000036c 	.word	0x2000036c
 8002544:	20000380 	.word	0x20000380
 8002548:	200002a0 	.word	0x200002a0
 800254c:	2001865c 	.word	0x2001865c
 8002550:	2001869c 	.word	0x2001869c
 8002554:	20000394 	.word	0x20000394
	side_sensorL_buffer[L_index] = ((side_adc_value[0] - side_offset_values[0]) / side_sensor_coefficient[0]) * 1000;
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <storeAnalogSensorBuffer+0x3d4>)
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	ee07 3a90 	vmov	s15, r3
 8002560:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002564:	4b12      	ldr	r3, [pc, #72]	; (80025b0 <storeAnalogSensorBuffer+0x3d8>)
 8002566:	edd3 7a00 	vldr	s15, [r3]
 800256a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800256e:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <storeAnalogSensorBuffer+0x3dc>)
 8002570:	ed93 7a00 	vldr	s14, [r3]
 8002574:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002578:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80025b8 <storeAnalogSensorBuffer+0x3e0>
 800257c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002580:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <storeAnalogSensorBuffer+0x3e4>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800258a:	ee17 3a90 	vmov	r3, s15
 800258e:	b219      	sxth	r1, r3
 8002590:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <storeAnalogSensorBuffer+0x3e8>)
 8002592:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	L_index++;
 8002596:	4b09      	ldr	r3, [pc, #36]	; (80025bc <storeAnalogSensorBuffer+0x3e4>)
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	3301      	adds	r3, #1
 800259c:	b2da      	uxtb	r2, r3
 800259e:	4b07      	ldr	r3, [pc, #28]	; (80025bc <storeAnalogSensorBuffer+0x3e4>)
 80025a0:	701a      	strb	r2, [r3, #0]
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	200002a0 	.word	0x200002a0
 80025b0:	2001865c 	.word	0x2001865c
 80025b4:	2001869c 	.word	0x2001869c
 80025b8:	447a0000 	.word	0x447a0000
 80025bc:	20000030 	.word	0x20000030
 80025c0:	200003a8 	.word	0x200003a8

080025c4 <updateAnalogSensor>:

void updateAnalogSensor(void) {
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
	sensor[8] = ( sensor8_buffer[0] + sensor8_buffer[1] + sensor8_buffer[2] + sensor8_buffer[3] + sensor8_buffer[4] + sensor8_buffer[5] + sensor8_buffer[6] + sensor8_buffer[7] + sensor8_buffer[8] + sensor8_buffer[9] ) / index;
	sensor[9] = ( sensor9_buffer[0] + sensor9_buffer[1] + sensor9_buffer[2] + sensor9_buffer[3] + sensor9_buffer[4] + sensor9_buffer[5] + sensor9_buffer[6] + sensor9_buffer[7] + sensor9_buffer[8] + sensor9_buffer[9] ) / index;
	sensor[10] = ( sensor10_buffer[0] + sensor10_buffer[1] + sensor10_buffer[2] + sensor10_buffer[3] + sensor10_buffer[4] + sensor10_buffer[5] + sensor10_buffer[6] + sensor10_buffer[7] + sensor10_buffer[8] + sensor10_buffer[9] ) / index;
	sensor[11] = ( sensor11_buffer[0] + sensor11_buffer[1] + sensor11_buffer[2] + sensor11_buffer[3] + sensor11_buffer[4] + sensor11_buffer[5] + sensor11_buffer[6] + sensor11_buffer[7] + sensor11_buffer[8] + sensor11_buffer[9] ) / index;
*/
	sensor[0] =  ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 80025ca:	4bc9      	ldr	r3, [pc, #804]	; (80028f0 <updateAnalogSensor+0x32c>)
 80025cc:	881b      	ldrh	r3, [r3, #0]
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025d6:	4bc7      	ldr	r3, [pc, #796]	; (80028f4 <updateAnalogSensor+0x330>)
 80025d8:	edd3 7a00 	vldr	s15, [r3]
 80025dc:	ee77 6a67 	vsub.f32	s13, s14, s15
 80025e0:	4bc5      	ldr	r3, [pc, #788]	; (80028f8 <updateAnalogSensor+0x334>)
 80025e2:	ed93 7a00 	vldr	s14, [r3]
 80025e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025ea:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 80028fc <updateAnalogSensor+0x338>
 80025ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025f6:	ee17 3a90 	vmov	r3, s15
 80025fa:	b21a      	sxth	r2, r3
 80025fc:	4bc0      	ldr	r3, [pc, #768]	; (8002900 <updateAnalogSensor+0x33c>)
 80025fe:	801a      	strh	r2, [r3, #0]
	sensor[1] =  ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 8002600:	4bbb      	ldr	r3, [pc, #748]	; (80028f0 <updateAnalogSensor+0x32c>)
 8002602:	885b      	ldrh	r3, [r3, #2]
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260c:	4bb9      	ldr	r3, [pc, #740]	; (80028f4 <updateAnalogSensor+0x330>)
 800260e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002612:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002616:	4bb8      	ldr	r3, [pc, #736]	; (80028f8 <updateAnalogSensor+0x334>)
 8002618:	ed93 7a01 	vldr	s14, [r3, #4]
 800261c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002620:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 80028fc <updateAnalogSensor+0x338>
 8002624:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002628:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800262c:	ee17 3a90 	vmov	r3, s15
 8002630:	b21a      	sxth	r2, r3
 8002632:	4bb3      	ldr	r3, [pc, #716]	; (8002900 <updateAnalogSensor+0x33c>)
 8002634:	805a      	strh	r2, [r3, #2]
	sensor[2] =  ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 8002636:	4bae      	ldr	r3, [pc, #696]	; (80028f0 <updateAnalogSensor+0x32c>)
 8002638:	889b      	ldrh	r3, [r3, #4]
 800263a:	ee07 3a90 	vmov	s15, r3
 800263e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002642:	4bac      	ldr	r3, [pc, #688]	; (80028f4 <updateAnalogSensor+0x330>)
 8002644:	edd3 7a02 	vldr	s15, [r3, #8]
 8002648:	ee77 6a67 	vsub.f32	s13, s14, s15
 800264c:	4baa      	ldr	r3, [pc, #680]	; (80028f8 <updateAnalogSensor+0x334>)
 800264e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002652:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002656:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80028fc <updateAnalogSensor+0x338>
 800265a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800265e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002662:	ee17 3a90 	vmov	r3, s15
 8002666:	b21a      	sxth	r2, r3
 8002668:	4ba5      	ldr	r3, [pc, #660]	; (8002900 <updateAnalogSensor+0x33c>)
 800266a:	809a      	strh	r2, [r3, #4]
	sensor[3] =  ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 800266c:	4ba0      	ldr	r3, [pc, #640]	; (80028f0 <updateAnalogSensor+0x32c>)
 800266e:	88db      	ldrh	r3, [r3, #6]
 8002670:	ee07 3a90 	vmov	s15, r3
 8002674:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002678:	4b9e      	ldr	r3, [pc, #632]	; (80028f4 <updateAnalogSensor+0x330>)
 800267a:	edd3 7a03 	vldr	s15, [r3, #12]
 800267e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002682:	4b9d      	ldr	r3, [pc, #628]	; (80028f8 <updateAnalogSensor+0x334>)
 8002684:	ed93 7a03 	vldr	s14, [r3, #12]
 8002688:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800268c:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 80028fc <updateAnalogSensor+0x338>
 8002690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002694:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002698:	ee17 3a90 	vmov	r3, s15
 800269c:	b21a      	sxth	r2, r3
 800269e:	4b98      	ldr	r3, [pc, #608]	; (8002900 <updateAnalogSensor+0x33c>)
 80026a0:	80da      	strh	r2, [r3, #6]
	sensor[4] =  ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 80026a2:	4b93      	ldr	r3, [pc, #588]	; (80028f0 <updateAnalogSensor+0x32c>)
 80026a4:	891b      	ldrh	r3, [r3, #8]
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ae:	4b91      	ldr	r3, [pc, #580]	; (80028f4 <updateAnalogSensor+0x330>)
 80026b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80026b4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026b8:	4b8f      	ldr	r3, [pc, #572]	; (80028f8 <updateAnalogSensor+0x334>)
 80026ba:	ed93 7a04 	vldr	s14, [r3, #16]
 80026be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026c2:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80028fc <updateAnalogSensor+0x338>
 80026c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026ce:	ee17 3a90 	vmov	r3, s15
 80026d2:	b21a      	sxth	r2, r3
 80026d4:	4b8a      	ldr	r3, [pc, #552]	; (8002900 <updateAnalogSensor+0x33c>)
 80026d6:	811a      	strh	r2, [r3, #8]
	sensor[5] =  ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 80026d8:	4b85      	ldr	r3, [pc, #532]	; (80028f0 <updateAnalogSensor+0x32c>)
 80026da:	895b      	ldrh	r3, [r3, #10]
 80026dc:	ee07 3a90 	vmov	s15, r3
 80026e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026e4:	4b83      	ldr	r3, [pc, #524]	; (80028f4 <updateAnalogSensor+0x330>)
 80026e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80026ea:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026ee:	4b82      	ldr	r3, [pc, #520]	; (80028f8 <updateAnalogSensor+0x334>)
 80026f0:	ed93 7a05 	vldr	s14, [r3, #20]
 80026f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026f8:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80028fc <updateAnalogSensor+0x338>
 80026fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002700:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002704:	ee17 3a90 	vmov	r3, s15
 8002708:	b21a      	sxth	r2, r3
 800270a:	4b7d      	ldr	r3, [pc, #500]	; (8002900 <updateAnalogSensor+0x33c>)
 800270c:	815a      	strh	r2, [r3, #10]
	sensor[6] =  ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 800270e:	4b78      	ldr	r3, [pc, #480]	; (80028f0 <updateAnalogSensor+0x32c>)
 8002710:	899b      	ldrh	r3, [r3, #12]
 8002712:	ee07 3a90 	vmov	s15, r3
 8002716:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800271a:	4b76      	ldr	r3, [pc, #472]	; (80028f4 <updateAnalogSensor+0x330>)
 800271c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002720:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002724:	4b74      	ldr	r3, [pc, #464]	; (80028f8 <updateAnalogSensor+0x334>)
 8002726:	ed93 7a06 	vldr	s14, [r3, #24]
 800272a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800272e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80028fc <updateAnalogSensor+0x338>
 8002732:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800273a:	ee17 3a90 	vmov	r3, s15
 800273e:	b21a      	sxth	r2, r3
 8002740:	4b6f      	ldr	r3, [pc, #444]	; (8002900 <updateAnalogSensor+0x33c>)
 8002742:	819a      	strh	r2, [r3, #12]
	sensor[7] =  ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 8002744:	4b6a      	ldr	r3, [pc, #424]	; (80028f0 <updateAnalogSensor+0x32c>)
 8002746:	89db      	ldrh	r3, [r3, #14]
 8002748:	ee07 3a90 	vmov	s15, r3
 800274c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002750:	4b68      	ldr	r3, [pc, #416]	; (80028f4 <updateAnalogSensor+0x330>)
 8002752:	edd3 7a07 	vldr	s15, [r3, #28]
 8002756:	ee77 6a67 	vsub.f32	s13, s14, s15
 800275a:	4b67      	ldr	r3, [pc, #412]	; (80028f8 <updateAnalogSensor+0x334>)
 800275c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002760:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002764:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80028fc <updateAnalogSensor+0x338>
 8002768:	ee67 7a87 	vmul.f32	s15, s15, s14
 800276c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002770:	ee17 3a90 	vmov	r3, s15
 8002774:	b21a      	sxth	r2, r3
 8002776:	4b62      	ldr	r3, [pc, #392]	; (8002900 <updateAnalogSensor+0x33c>)
 8002778:	81da      	strh	r2, [r3, #14]
	sensor[8] =  ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 800277a:	4b5d      	ldr	r3, [pc, #372]	; (80028f0 <updateAnalogSensor+0x32c>)
 800277c:	8a1b      	ldrh	r3, [r3, #16]
 800277e:	ee07 3a90 	vmov	s15, r3
 8002782:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002786:	4b5b      	ldr	r3, [pc, #364]	; (80028f4 <updateAnalogSensor+0x330>)
 8002788:	edd3 7a08 	vldr	s15, [r3, #32]
 800278c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002790:	4b59      	ldr	r3, [pc, #356]	; (80028f8 <updateAnalogSensor+0x334>)
 8002792:	ed93 7a08 	vldr	s14, [r3, #32]
 8002796:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800279a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80028fc <updateAnalogSensor+0x338>
 800279e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027a6:	ee17 3a90 	vmov	r3, s15
 80027aa:	b21a      	sxth	r2, r3
 80027ac:	4b54      	ldr	r3, [pc, #336]	; (8002900 <updateAnalogSensor+0x33c>)
 80027ae:	821a      	strh	r2, [r3, #16]
	sensor[9] =  ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 80027b0:	4b4f      	ldr	r3, [pc, #316]	; (80028f0 <updateAnalogSensor+0x32c>)
 80027b2:	8a5b      	ldrh	r3, [r3, #18]
 80027b4:	ee07 3a90 	vmov	s15, r3
 80027b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027bc:	4b4d      	ldr	r3, [pc, #308]	; (80028f4 <updateAnalogSensor+0x330>)
 80027be:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80027c2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027c6:	4b4c      	ldr	r3, [pc, #304]	; (80028f8 <updateAnalogSensor+0x334>)
 80027c8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80027cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027d0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80028fc <updateAnalogSensor+0x338>
 80027d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027dc:	ee17 3a90 	vmov	r3, s15
 80027e0:	b21a      	sxth	r2, r3
 80027e2:	4b47      	ldr	r3, [pc, #284]	; (8002900 <updateAnalogSensor+0x33c>)
 80027e4:	825a      	strh	r2, [r3, #18]
	sensor[10] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 80027e6:	4b42      	ldr	r3, [pc, #264]	; (80028f0 <updateAnalogSensor+0x32c>)
 80027e8:	8a9b      	ldrh	r3, [r3, #20]
 80027ea:	ee07 3a90 	vmov	s15, r3
 80027ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027f2:	4b40      	ldr	r3, [pc, #256]	; (80028f4 <updateAnalogSensor+0x330>)
 80027f4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80027f8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027fc:	4b3e      	ldr	r3, [pc, #248]	; (80028f8 <updateAnalogSensor+0x334>)
 80027fe:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002806:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80028fc <updateAnalogSensor+0x338>
 800280a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800280e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002812:	ee17 3a90 	vmov	r3, s15
 8002816:	b21a      	sxth	r2, r3
 8002818:	4b39      	ldr	r3, [pc, #228]	; (8002900 <updateAnalogSensor+0x33c>)
 800281a:	829a      	strh	r2, [r3, #20]
	sensor[11] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 800281c:	4b34      	ldr	r3, [pc, #208]	; (80028f0 <updateAnalogSensor+0x32c>)
 800281e:	8adb      	ldrh	r3, [r3, #22]
 8002820:	ee07 3a90 	vmov	s15, r3
 8002824:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002828:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <updateAnalogSensor+0x330>)
 800282a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800282e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002832:	4b31      	ldr	r3, [pc, #196]	; (80028f8 <updateAnalogSensor+0x334>)
 8002834:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002838:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800283c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80028fc <updateAnalogSensor+0x338>
 8002840:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002844:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002848:	ee17 3a90 	vmov	r3, s15
 800284c:	b21a      	sxth	r2, r3
 800284e:	4b2c      	ldr	r3, [pc, #176]	; (8002900 <updateAnalogSensor+0x33c>)
 8002850:	82da      	strh	r2, [r3, #22]

	side_sensorR = ( side_sensorR_buffer[0] + side_sensorR_buffer[1] + side_sensorR_buffer[2] + side_sensorR_buffer[3] + side_sensorR_buffer[4] + side_sensorR_buffer[5] + side_sensorR_buffer[6] + side_sensorR_buffer[7] + side_sensorR_buffer[8] + side_sensorR_buffer[9] ) / 10;
 8002852:	4b2c      	ldr	r3, [pc, #176]	; (8002904 <updateAnalogSensor+0x340>)
 8002854:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002858:	461a      	mov	r2, r3
 800285a:	4b2a      	ldr	r3, [pc, #168]	; (8002904 <updateAnalogSensor+0x340>)
 800285c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002860:	4413      	add	r3, r2
 8002862:	4a28      	ldr	r2, [pc, #160]	; (8002904 <updateAnalogSensor+0x340>)
 8002864:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002868:	4413      	add	r3, r2
 800286a:	4a26      	ldr	r2, [pc, #152]	; (8002904 <updateAnalogSensor+0x340>)
 800286c:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002870:	4413      	add	r3, r2
 8002872:	4a24      	ldr	r2, [pc, #144]	; (8002904 <updateAnalogSensor+0x340>)
 8002874:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002878:	4413      	add	r3, r2
 800287a:	4a22      	ldr	r2, [pc, #136]	; (8002904 <updateAnalogSensor+0x340>)
 800287c:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002880:	4413      	add	r3, r2
 8002882:	4a20      	ldr	r2, [pc, #128]	; (8002904 <updateAnalogSensor+0x340>)
 8002884:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8002888:	4413      	add	r3, r2
 800288a:	4a1e      	ldr	r2, [pc, #120]	; (8002904 <updateAnalogSensor+0x340>)
 800288c:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002890:	4413      	add	r3, r2
 8002892:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <updateAnalogSensor+0x340>)
 8002894:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002898:	4413      	add	r3, r2
 800289a:	4a1a      	ldr	r2, [pc, #104]	; (8002904 <updateAnalogSensor+0x340>)
 800289c:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80028a0:	4413      	add	r3, r2
 80028a2:	4a19      	ldr	r2, [pc, #100]	; (8002908 <updateAnalogSensor+0x344>)
 80028a4:	fb82 1203 	smull	r1, r2, r2, r3
 80028a8:	1092      	asrs	r2, r2, #2
 80028aa:	17db      	asrs	r3, r3, #31
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	b21a      	sxth	r2, r3
 80028b0:	4b16      	ldr	r3, [pc, #88]	; (800290c <updateAnalogSensor+0x348>)
 80028b2:	801a      	strh	r2, [r3, #0]
	side_sensorL = ( side_sensorL_buffer[0] + side_sensorL_buffer[1] + side_sensorL_buffer[2] + side_sensorL_buffer[3] + side_sensorL_buffer[4] + side_sensorL_buffer[5] + side_sensorL_buffer[6] + side_sensorL_buffer[7] + side_sensorL_buffer[8] + side_sensorL_buffer[9] ) / 10;
 80028b4:	4b16      	ldr	r3, [pc, #88]	; (8002910 <updateAnalogSensor+0x34c>)
 80028b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ba:	461a      	mov	r2, r3
 80028bc:	4b14      	ldr	r3, [pc, #80]	; (8002910 <updateAnalogSensor+0x34c>)
 80028be:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80028c2:	4413      	add	r3, r2
 80028c4:	4a12      	ldr	r2, [pc, #72]	; (8002910 <updateAnalogSensor+0x34c>)
 80028c6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80028ca:	4413      	add	r3, r2
 80028cc:	4a10      	ldr	r2, [pc, #64]	; (8002910 <updateAnalogSensor+0x34c>)
 80028ce:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80028d2:	4413      	add	r3, r2
 80028d4:	4a0e      	ldr	r2, [pc, #56]	; (8002910 <updateAnalogSensor+0x34c>)
 80028d6:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80028da:	4413      	add	r3, r2
 80028dc:	4a0c      	ldr	r2, [pc, #48]	; (8002910 <updateAnalogSensor+0x34c>)
 80028de:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80028e2:	4413      	add	r3, r2
 80028e4:	4a0a      	ldr	r2, [pc, #40]	; (8002910 <updateAnalogSensor+0x34c>)
 80028e6:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80028ea:	4413      	add	r3, r2
 80028ec:	e012      	b.n	8002914 <updateAnalogSensor+0x350>
 80028ee:	bf00      	nop
 80028f0:	20000288 	.word	0x20000288
 80028f4:	20018664 	.word	0x20018664
 80028f8:	200186c8 	.word	0x200186c8
 80028fc:	447a0000 	.word	0x447a0000
 8002900:	200186a4 	.word	0x200186a4
 8002904:	20000394 	.word	0x20000394
 8002908:	66666667 	.word	0x66666667
 800290c:	20018648 	.word	0x20018648
 8002910:	200003a8 	.word	0x200003a8
 8002914:	4a1f      	ldr	r2, [pc, #124]	; (8002994 <updateAnalogSensor+0x3d0>)
 8002916:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800291a:	4413      	add	r3, r2
 800291c:	4a1d      	ldr	r2, [pc, #116]	; (8002994 <updateAnalogSensor+0x3d0>)
 800291e:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002922:	4413      	add	r3, r2
 8002924:	4a1b      	ldr	r2, [pc, #108]	; (8002994 <updateAnalogSensor+0x3d0>)
 8002926:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800292a:	4413      	add	r3, r2
 800292c:	4a1a      	ldr	r2, [pc, #104]	; (8002998 <updateAnalogSensor+0x3d4>)
 800292e:	fb82 1203 	smull	r1, r2, r2, r3
 8002932:	1092      	asrs	r2, r2, #2
 8002934:	17db      	asrs	r3, r3, #31
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	b21a      	sxth	r2, r3
 800293a:	4b18      	ldr	r3, [pc, #96]	; (800299c <updateAnalogSensor+0x3d8>)
 800293c:	801a      	strh	r2, [r3, #0]
	for(int j=0; j<=11; j++){
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	e01a      	b.n	800297a <updateAnalogSensor+0x3b6>
		if(sensor[j] >= 1000) sensor[j] = 1000;
 8002944:	4a16      	ldr	r2, [pc, #88]	; (80029a0 <updateAnalogSensor+0x3dc>)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800294c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002950:	db05      	blt.n	800295e <updateAnalogSensor+0x39a>
 8002952:	4a13      	ldr	r2, [pc, #76]	; (80029a0 <updateAnalogSensor+0x3dc>)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800295a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(sensor[j] <= 0) sensor[j] = 0;
 800295e:	4a10      	ldr	r2, [pc, #64]	; (80029a0 <updateAnalogSensor+0x3dc>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002966:	2b00      	cmp	r3, #0
 8002968:	dc04      	bgt.n	8002974 <updateAnalogSensor+0x3b0>
 800296a:	4a0d      	ldr	r2, [pc, #52]	; (80029a0 <updateAnalogSensor+0x3dc>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2100      	movs	r1, #0
 8002970:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int j=0; j<=11; j++){
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3301      	adds	r3, #1
 8002978:	607b      	str	r3, [r7, #4]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b0b      	cmp	r3, #11
 800297e:	dde1      	ble.n	8002944 <updateAnalogSensor+0x380>
	}
    L_index = 0;
 8002980:	4b08      	ldr	r3, [pc, #32]	; (80029a4 <updateAnalogSensor+0x3e0>)
 8002982:	2200      	movs	r2, #0
 8002984:	701a      	strb	r2, [r3, #0]

}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	200003a8 	.word	0x200003a8
 8002998:	66666667 	.word	0x66666667
 800299c:	200186c0 	.word	0x200186c0
 80029a0:	200186a4 	.word	0x200186a4
 80029a4:	20000030 	.word	0x20000030

080029a8 <sensorCalibration>:

void sensorCalibration()//センサキャリブレーションはノムさんに修正してもらいました
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b0a0      	sub	sp, #128	; 0x80
 80029ac:	af00      	add	r7, sp, #0
	float max_values_buffer[LINESENSOR_ADC_NUM]={0};
 80029ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029b2:	2230      	movs	r2, #48	; 0x30
 80029b4:	2100      	movs	r1, #0
 80029b6:	4618      	mov	r0, r3
 80029b8:	f009 fdeb 	bl	800c592 <memset>
	float min_values_buffer[LINESENSOR_ADC_NUM]={1000};
 80029bc:	f107 0310 	add.w	r3, r7, #16
 80029c0:	2230      	movs	r2, #48	; 0x30
 80029c2:	2100      	movs	r1, #0
 80029c4:	4618      	mov	r0, r3
 80029c6:	f009 fde4 	bl	800c592 <memset>
 80029ca:	4bd8      	ldr	r3, [pc, #864]	; (8002d2c <sensorCalibration+0x384>)
 80029cc:	613b      	str	r3, [r7, #16]
	float side_max_values_buffer[SIDE_LINESENSOR_ADC_NUM];
    float side_min_values_buffer[SIDE_LINESENSOR_ADC_NUM];

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 80029ce:	2300      	movs	r3, #0
 80029d0:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80029d4:	e026      	b.n	8002a24 <sensorCalibration+0x7c>
		max_values[i] = 00;
 80029d6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80029da:	4ad5      	ldr	r2, [pc, #852]	; (8002d30 <sensorCalibration+0x388>)
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	4413      	add	r3, r2
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
		min_values[i] = 1500;
 80029e6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80029ea:	4ad2      	ldr	r2, [pc, #840]	; (8002d34 <sensorCalibration+0x38c>)
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	4ad1      	ldr	r2, [pc, #836]	; (8002d38 <sensorCalibration+0x390>)
 80029f2:	601a      	str	r2, [r3, #0]
		max_values_buffer[i] = 0;
 80029f4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029fe:	4413      	add	r3, r2
 8002a00:	3b40      	subs	r3, #64	; 0x40
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
		min_values_buffer[i] = 1500;
 8002a08:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a12:	4413      	add	r3, r2
 8002a14:	3b70      	subs	r3, #112	; 0x70
 8002a16:	4ac8      	ldr	r2, [pc, #800]	; (8002d38 <sensorCalibration+0x390>)
 8002a18:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002a1a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a1e:	3301      	adds	r3, #1
 8002a20:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002a24:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a28:	2b0b      	cmp	r3, #11
 8002a2a:	d9d4      	bls.n	80029d6 <sensorCalibration+0x2e>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002a32:	e013      	b.n	8002a5c <sensorCalibration+0xb4>
		side_max_values[i] = 00;
 8002a34:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a38:	4ac0      	ldr	r2, [pc, #768]	; (8002d3c <sensorCalibration+0x394>)
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
		side_min_values[i] = 1500;
 8002a44:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a48:	4abd      	ldr	r2, [pc, #756]	; (8002d40 <sensorCalibration+0x398>)
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4413      	add	r3, r2
 8002a4e:	4aba      	ldr	r2, [pc, #744]	; (8002d38 <sensorCalibration+0x390>)
 8002a50:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002a52:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a56:	3301      	adds	r3, #1
 8002a58:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002a5c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d9e7      	bls.n	8002a34 <sensorCalibration+0x8c>
	}

	while(getSwitchStatus('L') == 1){                       //sw3
 8002a64:	e0f5      	b.n	8002c52 <sensorCalibration+0x2aa>

		setLED2('X');
 8002a66:	2058      	movs	r0, #88	; 0x58
 8002a68:	f7ff f812 	bl	8001a90 <setLED2>

		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002a72:	e06e      	b.n	8002b52 <sensorCalibration+0x1aa>

			max_values_buffer[i] = adc_value[i];
 8002a74:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a78:	4ab2      	ldr	r2, [pc, #712]	; (8002d44 <sensorCalibration+0x39c>)
 8002a7a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a7e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a82:	ee07 2a90 	vmov	s15, r2
 8002a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a90:	4413      	add	r3, r2
 8002a92:	3b40      	subs	r3, #64	; 0x40
 8002a94:	edc3 7a00 	vstr	s15, [r3]
			min_values_buffer[i] = adc_value[i];
 8002a98:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a9c:	4aa9      	ldr	r2, [pc, #676]	; (8002d44 <sensorCalibration+0x39c>)
 8002a9e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002aa2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002aa6:	ee07 2a90 	vmov	s15, r2
 8002aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3b70      	subs	r3, #112	; 0x70
 8002ab8:	edc3 7a00 	vstr	s15, [r3]

			if(max_values_buffer[i] > max_values[i]){
 8002abc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002ac6:	4413      	add	r3, r2
 8002ac8:	3b40      	subs	r3, #64	; 0x40
 8002aca:	ed93 7a00 	vldr	s14, [r3]
 8002ace:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ad2:	4a97      	ldr	r2, [pc, #604]	; (8002d30 <sensorCalibration+0x388>)
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4413      	add	r3, r2
 8002ad8:	edd3 7a00 	vldr	s15, [r3]
 8002adc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae4:	dd0d      	ble.n	8002b02 <sensorCalibration+0x15a>
				max_values[i] = max_values_buffer[i];
 8002ae6:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002aea:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002aee:	0092      	lsls	r2, r2, #2
 8002af0:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002af4:	440a      	add	r2, r1
 8002af6:	3a40      	subs	r2, #64	; 0x40
 8002af8:	6812      	ldr	r2, [r2, #0]
 8002afa:	498d      	ldr	r1, [pc, #564]	; (8002d30 <sensorCalibration+0x388>)
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	601a      	str	r2, [r3, #0]
			}
			if((min_values_buffer[i] < min_values[i]) ){
 8002b02:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b0c:	4413      	add	r3, r2
 8002b0e:	3b70      	subs	r3, #112	; 0x70
 8002b10:	ed93 7a00 	vldr	s14, [r3]
 8002b14:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b18:	4a86      	ldr	r2, [pc, #536]	; (8002d34 <sensorCalibration+0x38c>)
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	edd3 7a00 	vldr	s15, [r3]
 8002b22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2a:	d50d      	bpl.n	8002b48 <sensorCalibration+0x1a0>
				min_values[i] = min_values_buffer[i];
 8002b2c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002b30:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b34:	0092      	lsls	r2, r2, #2
 8002b36:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002b3a:	440a      	add	r2, r1
 8002b3c:	3a70      	subs	r2, #112	; 0x70
 8002b3e:	6812      	ldr	r2, [r2, #0]
 8002b40:	497c      	ldr	r1, [pc, #496]	; (8002d34 <sensorCalibration+0x38c>)
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002b48:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002b52:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b56:	2b0b      	cmp	r3, #11
 8002b58:	d98c      	bls.n	8002a74 <sensorCalibration+0xcc>
			}
		}

		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002b60:	e073      	b.n	8002c4a <sensorCalibration+0x2a2>
			side_max_values_buffer[i] = side_adc_value[i];
 8002b62:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b66:	4a78      	ldr	r2, [pc, #480]	; (8002d48 <sensorCalibration+0x3a0>)
 8002b68:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b6c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b70:	ee07 2a90 	vmov	s15, r2
 8002b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b7e:	4413      	add	r3, r2
 8002b80:	3b78      	subs	r3, #120	; 0x78
 8002b82:	edc3 7a00 	vstr	s15, [r3]
			side_min_values_buffer[i] = side_adc_value[i];
 8002b86:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b8a:	4a6f      	ldr	r2, [pc, #444]	; (8002d48 <sensorCalibration+0x3a0>)
 8002b8c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b90:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b94:	ee07 2a90 	vmov	s15, r2
 8002b98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3b80      	subs	r3, #128	; 0x80
 8002ba6:	edc3 7a00 	vstr	s15, [r3]

			if(side_max_values_buffer[i] > side_max_values[i]){
 8002baa:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3b78      	subs	r3, #120	; 0x78
 8002bb8:	ed93 7a00 	vldr	s14, [r3]
 8002bbc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bc0:	4a5e      	ldr	r2, [pc, #376]	; (8002d3c <sensorCalibration+0x394>)
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	edd3 7a00 	vldr	s15, [r3]
 8002bca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd2:	dd10      	ble.n	8002bf6 <sensorCalibration+0x24e>
				side_max_values[i] = side_adc_value[i];
 8002bd4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bd8:	4a5b      	ldr	r2, [pc, #364]	; (8002d48 <sensorCalibration+0x3a0>)
 8002bda:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002bde:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002be2:	ee07 2a90 	vmov	s15, r2
 8002be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bea:	4a54      	ldr	r2, [pc, #336]	; (8002d3c <sensorCalibration+0x394>)
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	edc3 7a00 	vstr	s15, [r3]
 8002bf4:	e024      	b.n	8002c40 <sensorCalibration+0x298>
			}
			else if(side_min_values_buffer[i] < side_min_values[i]){
 8002bf6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c00:	4413      	add	r3, r2
 8002c02:	3b80      	subs	r3, #128	; 0x80
 8002c04:	ed93 7a00 	vldr	s14, [r3]
 8002c08:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c0c:	4a4c      	ldr	r2, [pc, #304]	; (8002d40 <sensorCalibration+0x398>)
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	edd3 7a00 	vldr	s15, [r3]
 8002c16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1e:	d50f      	bpl.n	8002c40 <sensorCalibration+0x298>
				side_min_values[i] = side_adc_value[i];
 8002c20:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c24:	4a48      	ldr	r2, [pc, #288]	; (8002d48 <sensorCalibration+0x3a0>)
 8002c26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c2a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c2e:	ee07 2a90 	vmov	s15, r2
 8002c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c36:	4a42      	ldr	r2, [pc, #264]	; (8002d40 <sensorCalibration+0x398>)
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002c40:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c44:	3301      	adds	r3, #1
 8002c46:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002c4a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d987      	bls.n	8002b62 <sensorCalibration+0x1ba>
	while(getSwitchStatus('L') == 1){                       //sw3
 8002c52:	204c      	movs	r0, #76	; 0x4c
 8002c54:	f003 fa72 	bl	800613c <getSwitchStatus>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	f43f af03 	beq.w	8002a66 <sensorCalibration+0xbe>
			}
		}
	}

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002c66:	e01b      	b.n	8002ca0 <sensorCalibration+0x2f8>
		sensor_coefficient[i] = max_values[i] - min_values[i];
 8002c68:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c6c:	4a30      	ldr	r2, [pc, #192]	; (8002d30 <sensorCalibration+0x388>)
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	ed93 7a00 	vldr	s14, [r3]
 8002c76:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c7a:	4a2e      	ldr	r2, [pc, #184]	; (8002d34 <sensorCalibration+0x38c>)
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	edd3 7a00 	vldr	s15, [r3]
 8002c84:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c8c:	4a2f      	ldr	r2, [pc, #188]	; (8002d4c <sensorCalibration+0x3a4>)
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4413      	add	r3, r2
 8002c92:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002c96:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002ca0:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002ca4:	2b0b      	cmp	r3, #11
 8002ca6:	d9df      	bls.n	8002c68 <sensorCalibration+0x2c0>
	}
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002cae:	e010      	b.n	8002cd2 <sensorCalibration+0x32a>
		offset_values[i] = min_values[i];
 8002cb0:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002cb4:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002cb8:	491e      	ldr	r1, [pc, #120]	; (8002d34 <sensorCalibration+0x38c>)
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	440a      	add	r2, r1
 8002cbe:	6812      	ldr	r2, [r2, #0]
 8002cc0:	4923      	ldr	r1, [pc, #140]	; (8002d50 <sensorCalibration+0x3a8>)
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	440b      	add	r3, r1
 8002cc6:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002cc8:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002ccc:	3301      	adds	r3, #1
 8002cce:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002cd2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002cd6:	2b0b      	cmp	r3, #11
 8002cd8:	d9ea      	bls.n	8002cb0 <sensorCalibration+0x308>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002ce0:	e01b      	b.n	8002d1a <sensorCalibration+0x372>
		side_sensor_coefficient[i] = side_max_values[i] - side_min_values[i];
 8002ce2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002ce6:	4a15      	ldr	r2, [pc, #84]	; (8002d3c <sensorCalibration+0x394>)
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	ed93 7a00 	vldr	s14, [r3]
 8002cf0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002cf4:	4a12      	ldr	r2, [pc, #72]	; (8002d40 <sensorCalibration+0x398>)
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	edd3 7a00 	vldr	s15, [r3]
 8002cfe:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d06:	4a13      	ldr	r2, [pc, #76]	; (8002d54 <sensorCalibration+0x3ac>)
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4413      	add	r3, r2
 8002d0c:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d10:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d14:	3301      	adds	r3, #1
 8002d16:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002d1a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d9df      	bls.n	8002ce2 <sensorCalibration+0x33a>
	}
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d22:	2300      	movs	r3, #0
 8002d24:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002d28:	e027      	b.n	8002d7a <sensorCalibration+0x3d2>
 8002d2a:	bf00      	nop
 8002d2c:	447a0000 	.word	0x447a0000
 8002d30:	20018828 	.word	0x20018828
 8002d34:	20000000 	.word	0x20000000
 8002d38:	44bb8000 	.word	0x44bb8000
 8002d3c:	200187d8 	.word	0x200187d8
 8002d40:	20018858 	.word	0x20018858
 8002d44:	20000288 	.word	0x20000288
 8002d48:	200002a0 	.word	0x200002a0
 8002d4c:	200186c8 	.word	0x200186c8
 8002d50:	20018664 	.word	0x20018664
 8002d54:	2001869c 	.word	0x2001869c
		side_offset_values[i] = side_min_values[i];
 8002d58:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 8002d5c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002d60:	490a      	ldr	r1, [pc, #40]	; (8002d8c <sensorCalibration+0x3e4>)
 8002d62:	0092      	lsls	r2, r2, #2
 8002d64:	440a      	add	r2, r1
 8002d66:	6812      	ldr	r2, [r2, #0]
 8002d68:	4909      	ldr	r1, [pc, #36]	; (8002d90 <sensorCalibration+0x3e8>)
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d70:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002d74:	3301      	adds	r3, #1
 8002d76:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002d7a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d9ea      	bls.n	8002d58 <sensorCalibration+0x3b0>
	}
}
 8002d82:	bf00      	nop
 8002d84:	3780      	adds	r7, #128	; 0x80
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20018858 	.word	0x20018858
 8002d90:	2001865c 	.word	0x2001865c

08002d94 <initLog>:
static float log_debug[12000];
static float log_distance[5500];
static float log_theta[5500];
static uint16_t log_distance_cnt, log_theta_cnt, log_cross_cnt, log_side_cnt, log_debug_cnt;

void initLog(){
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
	writeAdd_1 = start_adress_sector7;
 8002d98:	4b16      	ldr	r3, [pc, #88]	; (8002df4 <initLog+0x60>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a16      	ldr	r2, [pc, #88]	; (8002df8 <initLog+0x64>)
 8002d9e:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002da0:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <initLog+0x68>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a16      	ldr	r2, [pc, #88]	; (8002e00 <initLog+0x6c>)
 8002da6:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002da8:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <initLog+0x70>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a16      	ldr	r2, [pc, #88]	; (8002e08 <initLog+0x74>)
 8002dae:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002db0:	4b16      	ldr	r3, [pc, #88]	; (8002e0c <initLog+0x78>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a16      	ldr	r2, [pc, #88]	; (8002e10 <initLog+0x7c>)
 8002db6:	6013      	str	r3, [r2, #0]
	writeAdd_5 = start_adress_sector11;
 8002db8:	4b16      	ldr	r3, [pc, #88]	; (8002e14 <initLog+0x80>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a16      	ldr	r2, [pc, #88]	; (8002e18 <initLog+0x84>)
 8002dbe:	6013      	str	r3, [r2, #0]
	readAdd_1 = start_adress_sector7;
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <initLog+0x60>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a15      	ldr	r2, [pc, #84]	; (8002e1c <initLog+0x88>)
 8002dc6:	6013      	str	r3, [r2, #0]
	readAdd_2 = start_adress_sector8;
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <initLog+0x68>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a14      	ldr	r2, [pc, #80]	; (8002e20 <initLog+0x8c>)
 8002dce:	6013      	str	r3, [r2, #0]
	readAdd_3 = start_adress_sector9;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <initLog+0x70>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a13      	ldr	r2, [pc, #76]	; (8002e24 <initLog+0x90>)
 8002dd6:	6013      	str	r3, [r2, #0]
	readAdd_4 = start_adress_sector10;
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <initLog+0x78>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a12      	ldr	r2, [pc, #72]	; (8002e28 <initLog+0x94>)
 8002dde:	6013      	str	r3, [r2, #0]
	readAdd_5 = start_adress_sector11;
 8002de0:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <initLog+0x80>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a11      	ldr	r2, [pc, #68]	; (8002e2c <initLog+0x98>)
 8002de6:	6013      	str	r3, [r2, #0]
}
 8002de8:	bf00      	nop
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	08010abc 	.word	0x08010abc
 8002df8:	20018644 	.word	0x20018644
 8002dfc:	08010ac0 	.word	0x08010ac0
 8002e00:	20018698 	.word	0x20018698
 8002e04:	08010ac4 	.word	0x08010ac4
 8002e08:	20018654 	.word	0x20018654
 8002e0c:	08010ac8 	.word	0x08010ac8
 8002e10:	20018640 	.word	0x20018640
 8002e14:	08010acc 	.word	0x08010acc
 8002e18:	20018650 	.word	0x20018650
 8002e1c:	2001864c 	.word	0x2001864c
 8002e20:	20018658 	.word	0x20018658
 8002e24:	200186c4 	.word	0x200186c4
 8002e28:	200186bc 	.word	0x200186bc
 8002e2c:	20018694 	.word	0x20018694

08002e30 <saveDistance>:

void saveDistance(float distance){
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_1, distance);
 8002e3a:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <saveDistance+0x2c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe fbda 	bl	80015fc <FLASH_Write_Word_F>
	writeAdd_1 += 0x04;
 8002e48:	4b04      	ldr	r3, [pc, #16]	; (8002e5c <saveDistance+0x2c>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	4a03      	ldr	r2, [pc, #12]	; (8002e5c <saveDistance+0x2c>)
 8002e50:	6013      	str	r3, [r2, #0]
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20018644 	.word	0x20018644

08002e60 <saveTheta>:

void saveTheta(float theta){
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_2, theta);
 8002e6a:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <saveTheta+0x2c>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7fe fbc2 	bl	80015fc <FLASH_Write_Word_F>
	writeAdd_2 += 0x04;
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <saveTheta+0x2c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	4a03      	ldr	r2, [pc, #12]	; (8002e8c <saveTheta+0x2c>)
 8002e80:	6013      	str	r3, [r2, #0]
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20018698 	.word	0x20018698

08002e90 <saveCross>:

void saveCross(float cross){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_3, cross);
 8002e9a:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <saveCross+0x2c>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe fbaa 	bl	80015fc <FLASH_Write_Word_F>
	writeAdd_3 += 0x04;
 8002ea8:	4b04      	ldr	r3, [pc, #16]	; (8002ebc <saveCross+0x2c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	3304      	adds	r3, #4
 8002eae:	4a03      	ldr	r2, [pc, #12]	; (8002ebc <saveCross+0x2c>)
 8002eb0:	6013      	str	r3, [r2, #0]
}
 8002eb2:	bf00      	nop
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20018654 	.word	0x20018654

08002ec0 <saveSide>:

void saveSide(float side){
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_4, side);
 8002eca:	4b08      	ldr	r3, [pc, #32]	; (8002eec <saveSide+0x2c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	ed97 0a01 	vldr	s0, [r7, #4]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fe fb92 	bl	80015fc <FLASH_Write_Word_F>
	writeAdd_4 += 0x04;
 8002ed8:	4b04      	ldr	r3, [pc, #16]	; (8002eec <saveSide+0x2c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	3304      	adds	r3, #4
 8002ede:	4a03      	ldr	r2, [pc, #12]	; (8002eec <saveSide+0x2c>)
 8002ee0:	6013      	str	r3, [r2, #0]
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20018640 	.word	0x20018640

08002ef0 <saveDebug>:

void saveDebug(float value){
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_5, value);
 8002efa:	4b08      	ldr	r3, [pc, #32]	; (8002f1c <saveDebug+0x2c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe fb7a 	bl	80015fc <FLASH_Write_Word_F>
	writeAdd_5+= 0x04;
 8002f08:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <saveDebug+0x2c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	4a03      	ldr	r2, [pc, #12]	; (8002f1c <saveDebug+0x2c>)
 8002f10:	6013      	str	r3, [r2, #0]
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20018650 	.word	0x20018650

08002f20 <ereaseLog>:


void ereaseLog(){
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_7);
 8002f24:	2007      	movs	r0, #7
 8002f26:	f7fe fb49 	bl	80015bc <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_8);
 8002f2a:	2008      	movs	r0, #8
 8002f2c:	f7fe fb46 	bl	80015bc <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_9);
 8002f30:	2009      	movs	r0, #9
 8002f32:	f7fe fb43 	bl	80015bc <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_10);
 8002f36:	200a      	movs	r0, #10
 8002f38:	f7fe fb40 	bl	80015bc <FLASH_EreaseSector>
	//FLASH_Erease11();
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002f3c:	200b      	movs	r0, #11
 8002f3e:	f7fe fb3d 	bl	80015bc <FLASH_EreaseSector>

	writeAdd_1 = start_adress_sector7;
 8002f42:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <ereaseLog+0x50>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a0b      	ldr	r2, [pc, #44]	; (8002f74 <ereaseLog+0x54>)
 8002f48:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002f4a:	4b0b      	ldr	r3, [pc, #44]	; (8002f78 <ereaseLog+0x58>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a0b      	ldr	r2, [pc, #44]	; (8002f7c <ereaseLog+0x5c>)
 8002f50:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002f52:	4b0b      	ldr	r3, [pc, #44]	; (8002f80 <ereaseLog+0x60>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a0b      	ldr	r2, [pc, #44]	; (8002f84 <ereaseLog+0x64>)
 8002f58:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002f5a:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <ereaseLog+0x68>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a0b      	ldr	r2, [pc, #44]	; (8002f8c <ereaseLog+0x6c>)
 8002f60:	6013      	str	r3, [r2, #0]
	writeAdd_5= start_adress_sector11;
 8002f62:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <ereaseLog+0x70>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a0b      	ldr	r2, [pc, #44]	; (8002f94 <ereaseLog+0x74>)
 8002f68:	6013      	str	r3, [r2, #0]
}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	08010abc 	.word	0x08010abc
 8002f74:	20018644 	.word	0x20018644
 8002f78:	08010ac0 	.word	0x08010ac0
 8002f7c:	20018698 	.word	0x20018698
 8002f80:	08010ac4 	.word	0x08010ac4
 8002f84:	20018654 	.word	0x20018654
 8002f88:	08010ac8 	.word	0x08010ac8
 8002f8c:	20018640 	.word	0x20018640
 8002f90:	08010acc 	.word	0x08010acc
 8002f94:	20018650 	.word	0x20018650

08002f98 <ereaseDebugLog>:

void ereaseDebugLog(){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002f9c:	200b      	movs	r0, #11
 8002f9e:	f7fe fb0d 	bl	80015bc <FLASH_EreaseSector>

	writeAdd_5= start_adress_sector11;
 8002fa2:	4b03      	ldr	r3, [pc, #12]	; (8002fb0 <ereaseDebugLog+0x18>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a03      	ldr	r2, [pc, #12]	; (8002fb4 <ereaseDebugLog+0x1c>)
 8002fa8:	6013      	str	r3, [r2, #0]
}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	08010acc 	.word	0x08010acc
 8002fb4:	20018650 	.word	0x20018650

08002fb8 <getDistanceLogSize>:

uint16_t getDistanceLogSize(){
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
	return log_distance_cnt;
 8002fbc:	4b03      	ldr	r3, [pc, #12]	; (8002fcc <getDistanceLogSize+0x14>)
 8002fbe:	881b      	ldrh	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	20016e3c 	.word	0x20016e3c

08002fd0 <getCrossLogSize>:

uint16_t getCrossLogSize(){
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
	return log_cross_cnt;
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <getCrossLogSize+0x14>)
 8002fd6:	881b      	ldrh	r3, [r3, #0]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	20016e40 	.word	0x20016e40

08002fe8 <getSideLogSize>:

uint16_t getSideLogSize(){
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
	return log_side_cnt;
 8002fec:	4b03      	ldr	r3, [pc, #12]	; (8002ffc <getSideLogSize+0x14>)
 8002fee:	881b      	ldrh	r3, [r3, #0]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	20016e42 	.word	0x20016e42

08003000 <getDebugLogSize>:

uint16_t getDebugLogSize(){
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
	return log_debug_cnt;
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <getDebugLogSize+0x14>)
 8003006:	881b      	ldrh	r3, [r3, #0]
}
 8003008:	4618      	mov	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	20016e44 	.word	0x20016e44

08003018 <loadDistance>:


void loadDistance(){
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800301e:	2300      	movs	r3, #0
 8003020:	80fb      	strh	r3, [r7, #6]
	readAdd_1 = start_adress_sector7;
 8003022:	4b18      	ldr	r3, [pc, #96]	; (8003084 <loadDistance+0x6c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a18      	ldr	r2, [pc, #96]	; (8003088 <loadDistance+0x70>)
 8003028:	6013      	str	r3, [r2, #0]
	log_distance_cnt = 0;
 800302a:	4b18      	ldr	r3, [pc, #96]	; (800308c <loadDistance+0x74>)
 800302c:	2200      	movs	r2, #0
 800302e:	801a      	strh	r2, [r3, #0]

	while(1){
		log_distance[i] = *(float*)readAdd_1;
 8003030:	4b15      	ldr	r3, [pc, #84]	; (8003088 <loadDistance+0x70>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	461a      	mov	r2, r3
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	6812      	ldr	r2, [r2, #0]
 800303a:	4915      	ldr	r1, [pc, #84]	; (8003090 <loadDistance+0x78>)
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	440b      	add	r3, r1
 8003040:	601a      	str	r2, [r3, #0]
		if(isnan(log_distance[i]) != 0){
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	4a12      	ldr	r2, [pc, #72]	; (8003090 <loadDistance+0x78>)
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	4413      	add	r3, r2
 800304a:	edd3 7a00 	vldr	s15, [r3]
 800304e:	eef4 7a67 	vcmp.f32	s15, s15
 8003052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003056:	d60e      	bvs.n	8003076 <loadDistance+0x5e>
			break;
		}
		else{
			log_distance_cnt++;
 8003058:	4b0c      	ldr	r3, [pc, #48]	; (800308c <loadDistance+0x74>)
 800305a:	881b      	ldrh	r3, [r3, #0]
 800305c:	3301      	adds	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	4b0a      	ldr	r3, [pc, #40]	; (800308c <loadDistance+0x74>)
 8003062:	801a      	strh	r2, [r3, #0]
		}
		readAdd_1 += 0x04;
 8003064:	4b08      	ldr	r3, [pc, #32]	; (8003088 <loadDistance+0x70>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	3304      	adds	r3, #4
 800306a:	4a07      	ldr	r2, [pc, #28]	; (8003088 <loadDistance+0x70>)
 800306c:	6013      	str	r3, [r2, #0]
		i++;
 800306e:	88fb      	ldrh	r3, [r7, #6]
 8003070:	3301      	adds	r3, #1
 8003072:	80fb      	strh	r3, [r7, #6]
		log_distance[i] = *(float*)readAdd_1;
 8003074:	e7dc      	b.n	8003030 <loadDistance+0x18>
			break;
 8003076:	bf00      	nop
	}
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr
 8003084:	08010abc 	.word	0x08010abc
 8003088:	2001864c 	.word	0x2001864c
 800308c:	20016e3c 	.word	0x20016e3c
 8003090:	2000c25c 	.word	0x2000c25c

08003094 <loadTheta>:

void loadTheta(){
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	80fb      	strh	r3, [r7, #6]
	readAdd_2 = start_adress_sector8;
 800309e:	4b18      	ldr	r3, [pc, #96]	; (8003100 <loadTheta+0x6c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a18      	ldr	r2, [pc, #96]	; (8003104 <loadTheta+0x70>)
 80030a4:	6013      	str	r3, [r2, #0]
	log_theta_cnt = 0;
 80030a6:	4b18      	ldr	r3, [pc, #96]	; (8003108 <loadTheta+0x74>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	801a      	strh	r2, [r3, #0]

	while(1){
		log_theta[i] = *(float*)readAdd_2;
 80030ac:	4b15      	ldr	r3, [pc, #84]	; (8003104 <loadTheta+0x70>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	461a      	mov	r2, r3
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	4915      	ldr	r1, [pc, #84]	; (800310c <loadTheta+0x78>)
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	601a      	str	r2, [r3, #0]
		if(isnan(log_theta[i]) != 0){
 80030be:	88fb      	ldrh	r3, [r7, #6]
 80030c0:	4a12      	ldr	r2, [pc, #72]	; (800310c <loadTheta+0x78>)
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	edd3 7a00 	vldr	s15, [r3]
 80030ca:	eef4 7a67 	vcmp.f32	s15, s15
 80030ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d2:	d60e      	bvs.n	80030f2 <loadTheta+0x5e>
			break;
		}
		else{
			log_theta_cnt++;
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <loadTheta+0x74>)
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	3301      	adds	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <loadTheta+0x74>)
 80030de:	801a      	strh	r2, [r3, #0]
		}
		readAdd_2 += 0x04;
 80030e0:	4b08      	ldr	r3, [pc, #32]	; (8003104 <loadTheta+0x70>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	3304      	adds	r3, #4
 80030e6:	4a07      	ldr	r2, [pc, #28]	; (8003104 <loadTheta+0x70>)
 80030e8:	6013      	str	r3, [r2, #0]
		i++;
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	3301      	adds	r3, #1
 80030ee:	80fb      	strh	r3, [r7, #6]
		log_theta[i] = *(float*)readAdd_2;
 80030f0:	e7dc      	b.n	80030ac <loadTheta+0x18>
			break;
 80030f2:	bf00      	nop
	}
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	08010ac0 	.word	0x08010ac0
 8003104:	20018658 	.word	0x20018658
 8003108:	20016e3e 	.word	0x20016e3e
 800310c:	2001184c 	.word	0x2001184c

08003110 <loadCross>:

void loadCross(){
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003116:	2300      	movs	r3, #0
 8003118:	80fb      	strh	r3, [r7, #6]
	readAdd_3 = start_adress_sector9;
 800311a:	4b18      	ldr	r3, [pc, #96]	; (800317c <loadCross+0x6c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a18      	ldr	r2, [pc, #96]	; (8003180 <loadCross+0x70>)
 8003120:	6013      	str	r3, [r2, #0]
	log_cross_cnt = 0;
 8003122:	4b18      	ldr	r3, [pc, #96]	; (8003184 <loadCross+0x74>)
 8003124:	2200      	movs	r2, #0
 8003126:	801a      	strh	r2, [r3, #0]

	while(1){
		log_cross[i] = *(float*)readAdd_3;
 8003128:	4b15      	ldr	r3, [pc, #84]	; (8003180 <loadCross+0x70>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	461a      	mov	r2, r3
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	6812      	ldr	r2, [r2, #0]
 8003132:	4915      	ldr	r1, [pc, #84]	; (8003188 <loadCross+0x78>)
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	601a      	str	r2, [r3, #0]
		if(isnan(log_cross[i]) != 0){
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	4a12      	ldr	r2, [pc, #72]	; (8003188 <loadCross+0x78>)
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	4413      	add	r3, r2
 8003142:	edd3 7a00 	vldr	s15, [r3]
 8003146:	eef4 7a67 	vcmp.f32	s15, s15
 800314a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314e:	d60e      	bvs.n	800316e <loadCross+0x5e>
			break;
		}
		else{
			log_cross_cnt++;
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <loadCross+0x74>)
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	3301      	adds	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <loadCross+0x74>)
 800315a:	801a      	strh	r2, [r3, #0]
		}
		readAdd_3 += 0x04;
 800315c:	4b08      	ldr	r3, [pc, #32]	; (8003180 <loadCross+0x70>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	3304      	adds	r3, #4
 8003162:	4a07      	ldr	r2, [pc, #28]	; (8003180 <loadCross+0x70>)
 8003164:	6013      	str	r3, [r2, #0]
		i++;
 8003166:	88fb      	ldrh	r3, [r7, #6]
 8003168:	3301      	adds	r3, #1
 800316a:	80fb      	strh	r3, [r7, #6]
		log_cross[i] = *(float*)readAdd_3;
 800316c:	e7dc      	b.n	8003128 <loadCross+0x18>
			break;
 800316e:	bf00      	nop
	}
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	08010ac4 	.word	0x08010ac4
 8003180:	200186c4 	.word	0x200186c4
 8003184:	20016e40 	.word	0x20016e40
 8003188:	200003bc 	.word	0x200003bc

0800318c <loadSide>:

void loadSide(){
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003192:	2300      	movs	r3, #0
 8003194:	80fb      	strh	r3, [r7, #6]
	readAdd_4 = start_adress_sector10;
 8003196:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <loadSide+0x6c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a18      	ldr	r2, [pc, #96]	; (80031fc <loadSide+0x70>)
 800319c:	6013      	str	r3, [r2, #0]
	log_side_cnt = 0;
 800319e:	4b18      	ldr	r3, [pc, #96]	; (8003200 <loadSide+0x74>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	801a      	strh	r2, [r3, #0]

	while(1){
		log_side[i] = *(float*)readAdd_4;
 80031a4:	4b15      	ldr	r3, [pc, #84]	; (80031fc <loadSide+0x70>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	461a      	mov	r2, r3
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	6812      	ldr	r2, [r2, #0]
 80031ae:	4915      	ldr	r1, [pc, #84]	; (8003204 <loadSide+0x78>)
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	440b      	add	r3, r1
 80031b4:	601a      	str	r2, [r3, #0]
		if(isnan(log_side[i]) != 0){
 80031b6:	88fb      	ldrh	r3, [r7, #6]
 80031b8:	4a12      	ldr	r2, [pc, #72]	; (8003204 <loadSide+0x78>)
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	4413      	add	r3, r2
 80031be:	edd3 7a00 	vldr	s15, [r3]
 80031c2:	eef4 7a67 	vcmp.f32	s15, s15
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	d60e      	bvs.n	80031ea <loadSide+0x5e>
			break;
		}
		else{
			log_side_cnt++;
 80031cc:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <loadSide+0x74>)
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	3301      	adds	r3, #1
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	4b0a      	ldr	r3, [pc, #40]	; (8003200 <loadSide+0x74>)
 80031d6:	801a      	strh	r2, [r3, #0]
		}
		readAdd_4 += 0x04;
 80031d8:	4b08      	ldr	r3, [pc, #32]	; (80031fc <loadSide+0x70>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3304      	adds	r3, #4
 80031de:	4a07      	ldr	r2, [pc, #28]	; (80031fc <loadSide+0x70>)
 80031e0:	6013      	str	r3, [r2, #0]
		i++;
 80031e2:	88fb      	ldrh	r3, [r7, #6]
 80031e4:	3301      	adds	r3, #1
 80031e6:	80fb      	strh	r3, [r7, #6]
		log_side[i] = *(float*)readAdd_4;
 80031e8:	e7dc      	b.n	80031a4 <loadSide+0x18>
			break;
 80031ea:	bf00      	nop
	}
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	08010ac8 	.word	0x08010ac8
 80031fc:	200186bc 	.word	0x200186bc
 8003200:	20016e42 	.word	0x20016e42
 8003204:	2000054c 	.word	0x2000054c

08003208 <loadDebug>:

void loadDebug(){
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800320e:	2300      	movs	r3, #0
 8003210:	80fb      	strh	r3, [r7, #6]
	readAdd_5= start_adress_sector11;
 8003212:	4b18      	ldr	r3, [pc, #96]	; (8003274 <loadDebug+0x6c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a18      	ldr	r2, [pc, #96]	; (8003278 <loadDebug+0x70>)
 8003218:	6013      	str	r3, [r2, #0]
	log_debug_cnt = 0;
 800321a:	4b18      	ldr	r3, [pc, #96]	; (800327c <loadDebug+0x74>)
 800321c:	2200      	movs	r2, #0
 800321e:	801a      	strh	r2, [r3, #0]

	while(1){
		log_debug[i] = *(float*)readAdd_5;
 8003220:	4b15      	ldr	r3, [pc, #84]	; (8003278 <loadDebug+0x70>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	88fb      	ldrh	r3, [r7, #6]
 8003228:	6812      	ldr	r2, [r2, #0]
 800322a:	4915      	ldr	r1, [pc, #84]	; (8003280 <loadDebug+0x78>)
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	601a      	str	r2, [r3, #0]
		if(isnan(log_debug[i]) != 0){
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	4a12      	ldr	r2, [pc, #72]	; (8003280 <loadDebug+0x78>)
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	edd3 7a00 	vldr	s15, [r3]
 800323e:	eef4 7a67 	vcmp.f32	s15, s15
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	d60e      	bvs.n	8003266 <loadDebug+0x5e>
			break;
		}
		else{
			log_debug_cnt++;
 8003248:	4b0c      	ldr	r3, [pc, #48]	; (800327c <loadDebug+0x74>)
 800324a:	881b      	ldrh	r3, [r3, #0]
 800324c:	3301      	adds	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	4b0a      	ldr	r3, [pc, #40]	; (800327c <loadDebug+0x74>)
 8003252:	801a      	strh	r2, [r3, #0]
		}
		readAdd_5 += 0x04;
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <loadDebug+0x70>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	3304      	adds	r3, #4
 800325a:	4a07      	ldr	r2, [pc, #28]	; (8003278 <loadDebug+0x70>)
 800325c:	6013      	str	r3, [r2, #0]
		i++;
 800325e:	88fb      	ldrh	r3, [r7, #6]
 8003260:	3301      	adds	r3, #1
 8003262:	80fb      	strh	r3, [r7, #6]
		log_debug[i] = *(float*)readAdd_5;
 8003264:	e7dc      	b.n	8003220 <loadDebug+0x18>
			break;
 8003266:	bf00      	nop
	}
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	08010acc 	.word	0x08010acc
 8003278:	20018694 	.word	0x20018694
 800327c:	20016e44 	.word	0x20016e44
 8003280:	200006dc 	.word	0x200006dc

08003284 <getDistanceArrayPointer>:


const float *getDistanceArrayPointer(){
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
	return log_distance;
 8003288:	4b02      	ldr	r3, [pc, #8]	; (8003294 <getDistanceArrayPointer+0x10>)
}
 800328a:	4618      	mov	r0, r3
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	2000c25c 	.word	0x2000c25c

08003298 <getThetaArrayPointer>:

const float *getThetaArrayPointer(){
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
	return log_theta;
 800329c:	4b02      	ldr	r3, [pc, #8]	; (80032a8 <getThetaArrayPointer+0x10>)
}
 800329e:	4618      	mov	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	2001184c 	.word	0x2001184c

080032ac <getCrossLog>:

float getThetaLog(uint16_t idx){
	return log_theta[idx];
}

float getCrossLog(uint16_t idx){
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	80fb      	strh	r3, [r7, #6]
	return log_cross[idx];
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	4a06      	ldr	r2, [pc, #24]	; (80032d4 <getCrossLog+0x28>)
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	ee07 3a90 	vmov	s15, r3
}
 80032c4:	eeb0 0a67 	vmov.f32	s0, s15
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	200003bc 	.word	0x200003bc

080032d8 <getSideLog>:

float getSideLog(uint16_t idx){
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	80fb      	strh	r3, [r7, #6]
	return log_side[idx];
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	4a06      	ldr	r2, [pc, #24]	; (8003300 <getSideLog+0x28>)
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	ee07 3a90 	vmov	s15, r3
}
 80032f0:	eeb0 0a67 	vmov.f32	s0, s15
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	2000054c 	.word	0x2000054c

08003304 <getDebugLog>:

float getDebugLog(uint16_t idx){
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	4603      	mov	r3, r0
 800330c:	80fb      	strh	r3, [r7, #6]
	return log_debug[idx];
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	4a06      	ldr	r2, [pc, #24]	; (800332c <getDebugLog+0x28>)
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	ee07 3a90 	vmov	s15, r3
}
 800331c:	eeb0 0a67 	vmov.f32	s0, s15
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	200006dc 	.word	0x200006dc

08003330 <read_byte>:
#include "mpu6500.h"

volatile int16_t xa, ya, za;
volatile int16_t xg, yg, zg;

uint8_t read_byte( uint8_t reg ) {
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

		ret = reg | 0x80;
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003340:	b2db      	uxtb	r3, r3
 8003342:	73fb      	strb	r3, [r7, #15]
		CS_RESET;
 8003344:	2200      	movs	r2, #0
 8003346:	2104      	movs	r1, #4
 8003348:	480d      	ldr	r0, [pc, #52]	; (8003380 <read_byte+0x50>)
 800334a:	f004 fca9 	bl	8007ca0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 800334e:	f107 010f 	add.w	r1, r7, #15
 8003352:	2364      	movs	r3, #100	; 0x64
 8003354:	2201      	movs	r2, #1
 8003356:	480b      	ldr	r0, [pc, #44]	; (8003384 <read_byte+0x54>)
 8003358:	f005 fa94 	bl	8008884 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, &val, 1, 100);
 800335c:	f107 010e 	add.w	r1, r7, #14
 8003360:	2364      	movs	r3, #100	; 0x64
 8003362:	2201      	movs	r2, #1
 8003364:	4807      	ldr	r0, [pc, #28]	; (8003384 <read_byte+0x54>)
 8003366:	f005 fbc1 	bl	8008aec <HAL_SPI_Receive>
		CS_SET;
 800336a:	2201      	movs	r2, #1
 800336c:	2104      	movs	r1, #4
 800336e:	4804      	ldr	r0, [pc, #16]	; (8003380 <read_byte+0x50>)
 8003370:	f004 fc96 	bl	8007ca0 <HAL_GPIO_WritePin>

	return val;
 8003374:	7bbb      	ldrb	r3, [r7, #14]
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	40020c00 	.word	0x40020c00
 8003384:	2001892c 	.word	0x2001892c

08003388 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	460a      	mov	r2, r1
 8003392:	71fb      	strb	r3, [r7, #7]
 8003394:	4613      	mov	r3, r2
 8003396:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80033a2:	2200      	movs	r2, #0
 80033a4:	2104      	movs	r1, #4
 80033a6:	480c      	ldr	r0, [pc, #48]	; (80033d8 <write_byte+0x50>)
 80033a8:	f004 fc7a 	bl	8007ca0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 80033ac:	f107 010f 	add.w	r1, r7, #15
 80033b0:	2364      	movs	r3, #100	; 0x64
 80033b2:	2201      	movs	r2, #1
 80033b4:	4809      	ldr	r0, [pc, #36]	; (80033dc <write_byte+0x54>)
 80033b6:	f005 fa65 	bl	8008884 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &val, 1, 100);
 80033ba:	1db9      	adds	r1, r7, #6
 80033bc:	2364      	movs	r3, #100	; 0x64
 80033be:	2201      	movs	r2, #1
 80033c0:	4806      	ldr	r0, [pc, #24]	; (80033dc <write_byte+0x54>)
 80033c2:	f005 fb93 	bl	8008aec <HAL_SPI_Receive>
	CS_SET;
 80033c6:	2201      	movs	r2, #1
 80033c8:	2104      	movs	r1, #4
 80033ca:	4803      	ldr	r0, [pc, #12]	; (80033d8 <write_byte+0x50>)
 80033cc:	f004 fc68 	bl	8007ca0 <HAL_GPIO_WritePin>
}
 80033d0:	bf00      	nop
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40020c00 	.word	0x40020c00
 80033dc:	2001892c 	.word	0x2001892c

080033e0 <IMU_init>:

uint8_t IMU_init() {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
	uint8_t who_am_i, ret;
	ret = 0;
 80033e6:	2300      	movs	r3, #0
 80033e8:	71fb      	strb	r3, [r7, #7]

	who_am_i = read_byte( 0x75 );
 80033ea:	2075      	movs	r0, #117	; 0x75
 80033ec:	f7ff ffa0 	bl	8003330 <read_byte>
 80033f0:	4603      	mov	r3, r0
 80033f2:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0x70 ) {
 80033f4:	79bb      	ldrb	r3, [r7, #6]
 80033f6:	2b70      	cmp	r3, #112	; 0x70
 80033f8:	d110      	bne.n	800341c <IMU_init+0x3c>
		ret = 1;
 80033fa:	2301      	movs	r3, #1
 80033fc:	71fb      	strb	r3, [r7, #7]
		write_byte(0x6B, 0x00);	//sleep mode解除
 80033fe:	2100      	movs	r1, #0
 8003400:	206b      	movs	r0, #107	; 0x6b
 8003402:	f7ff ffc1 	bl	8003388 <write_byte>
		HAL_Delay(100);
 8003406:	2064      	movs	r0, #100	; 0x64
 8003408:	f003 f818 	bl	800643c <HAL_Delay>
		write_byte(0x1A, 0x00);
 800340c:	2100      	movs	r1, #0
 800340e:	201a      	movs	r0, #26
 8003410:	f7ff ffba 	bl	8003388 <write_byte>
		write_byte(0x1B, 0x18);
 8003414:	2118      	movs	r1, #24
 8003416:	201b      	movs	r0, #27
 8003418:	f7ff ffb6 	bl	8003388 <write_byte>
	}
	return ret;
 800341c:	79fb      	ldrb	r3, [r7, #7]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <read_gyro_data>:

void read_gyro_data() {
 8003428:	b598      	push	{r3, r4, r7, lr}
 800342a:	af00      	add	r7, sp, #0
	//xg = ((int16_t)read_byte(0x43) << 8) | ((int16_t)read_byte(0x44));
	//yg = ((int16_t)read_byte(0x45) << 8) | ((int16_t)read_byte(0x46));
	zg = ((int16_t)read_byte(0x47) << 8) | ((int16_t)read_byte(0x48));
 800342c:	2047      	movs	r0, #71	; 0x47
 800342e:	f7ff ff7f 	bl	8003330 <read_byte>
 8003432:	4603      	mov	r3, r0
 8003434:	021b      	lsls	r3, r3, #8
 8003436:	b21c      	sxth	r4, r3
 8003438:	2048      	movs	r0, #72	; 0x48
 800343a:	f7ff ff79 	bl	8003330 <read_byte>
 800343e:	4603      	mov	r3, r0
 8003440:	b21b      	sxth	r3, r3
 8003442:	4323      	orrs	r3, r4
 8003444:	b21a      	sxth	r2, r3
 8003446:	4b02      	ldr	r3, [pc, #8]	; (8003450 <read_gyro_data+0x28>)
 8003448:	801a      	strh	r2, [r3, #0]
}
 800344a:	bf00      	nop
 800344c:	bd98      	pop	{r3, r4, r7, pc}
 800344e:	bf00      	nop
 8003450:	20018860 	.word	0x20018860
 8003454:	00000000 	.word	0x00000000

08003458 <calculateVelocityControlFlip>:
float mon_p,mon_i,mon_d = 0;

float mon_current_velocity, mon_diff;

void calculateVelocityControlFlip(void)
{
 8003458:	b5b0      	push	{r4, r5, r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 1550, ki = 25000, kd = 0.0;
 800345e:	4b40      	ldr	r3, [pc, #256]	; (8003560 <calculateVelocityControlFlip+0x108>)
 8003460:	61fb      	str	r3, [r7, #28]
 8003462:	4b40      	ldr	r3, [pc, #256]	; (8003564 <calculateVelocityControlFlip+0x10c>)
 8003464:	61bb      	str	r3, [r7, #24]
 8003466:	f04f 0300 	mov.w	r3, #0
 800346a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_velocity = getCurrentVelocity();
 8003472:	f000 f8d9 	bl	8003628 <getCurrentVelocity>
 8003476:	ed87 0a03 	vstr	s0, [r7, #12]

	if(velocity_control_enable_flag == 1){
 800347a:	4b3b      	ldr	r3, [pc, #236]	; (8003568 <calculateVelocityControlFlip+0x110>)
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d163      	bne.n	800354a <calculateVelocityControlFlip+0xf2>
		if(i_clear_flag == 1){
 8003482:	4b3a      	ldr	r3, [pc, #232]	; (800356c <calculateVelocityControlFlip+0x114>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d106      	bne.n	8003498 <calculateVelocityControlFlip+0x40>
			i = 0;
 800348a:	4b39      	ldr	r3, [pc, #228]	; (8003570 <calculateVelocityControlFlip+0x118>)
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8003492:	4b36      	ldr	r3, [pc, #216]	; (800356c <calculateVelocityControlFlip+0x114>)
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
		}

		diff = setvariablespeed() - current_velocity;
 8003498:	f000 f894 	bl	80035c4 <setvariablespeed>
 800349c:	eeb0 7a40 	vmov.f32	s14, s0
 80034a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80034a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034a8:	edc7 7a04 	vstr	s15, [r7, #16]
		//mon_diff = diff;
		p = kp * diff; //P制御
 80034ac:	ed97 7a07 	vldr	s14, [r7, #28]
 80034b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80034b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b8:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I制御
 80034bc:	4b2c      	ldr	r3, [pc, #176]	; (8003570 <calculateVelocityControlFlip+0x118>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fd f841 	bl	8000548 <__aeabi_f2d>
 80034c6:	4604      	mov	r4, r0
 80034c8:	460d      	mov	r5, r1
 80034ca:	ed97 7a06 	vldr	s14, [r7, #24]
 80034ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80034d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d6:	ee17 0a90 	vmov	r0, s15
 80034da:	f7fd f835 	bl	8000548 <__aeabi_f2d>
 80034de:	a31e      	add	r3, pc, #120	; (adr r3, 8003558 <calculateVelocityControlFlip+0x100>)
 80034e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e4:	f7fd f888 	bl	80005f8 <__aeabi_dmul>
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4620      	mov	r0, r4
 80034ee:	4629      	mov	r1, r5
 80034f0:	f7fc fecc 	bl	800028c <__adddf3>
 80034f4:	4603      	mov	r3, r0
 80034f6:	460c      	mov	r4, r1
 80034f8:	4618      	mov	r0, r3
 80034fa:	4621      	mov	r1, r4
 80034fc:	f7fd fb74 	bl	8000be8 <__aeabi_d2f>
 8003500:	4602      	mov	r2, r0
 8003502:	4b1b      	ldr	r3, [pc, #108]	; (8003570 <calculateVelocityControlFlip+0x118>)
 8003504:	601a      	str	r2, [r3, #0]
		//d = kd * (diff - pre_diff) / DELTA_T; //D制御

		pid_plus = p + i;
 8003506:	4b1a      	ldr	r3, [pc, #104]	; (8003570 <calculateVelocityControlFlip+0x118>)
 8003508:	ed93 7a00 	vldr	s14, [r3]
 800350c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003514:	4b17      	ldr	r3, [pc, #92]	; (8003574 <calculateVelocityControlFlip+0x11c>)
 8003516:	edc3 7a00 	vstr	s15, [r3]

		mon_p = p;
 800351a:	4a17      	ldr	r2, [pc, #92]	; (8003578 <calculateVelocityControlFlip+0x120>)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	6013      	str	r3, [r2, #0]
		mon_i = i;
 8003520:	4b13      	ldr	r3, [pc, #76]	; (8003570 <calculateVelocityControlFlip+0x118>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a15      	ldr	r2, [pc, #84]	; (800357c <calculateVelocityControlFlip+0x124>)
 8003526:	6013      	str	r3, [r2, #0]
		//mon_d = d;

		//if(i >= 1000) i = 1000;
		//if(i <= -1000) i = -1000;

		velocity_control_term = p + i + d;//速度制御のPIDゲイン調整の時はこのコメント文をはずす
 8003528:	4b11      	ldr	r3, [pc, #68]	; (8003570 <calculateVelocityControlFlip+0x118>)
 800352a:	ed93 7a00 	vldr	s14, [r3]
 800352e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003532:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003536:	edd7 7a01 	vldr	s15, [r7, #4]
 800353a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800353e:	4b10      	ldr	r3, [pc, #64]	; (8003580 <calculateVelocityControlFlip+0x128>)
 8003540:	edc3 7a00 	vstr	s15, [r3]
			//velocity_control_term = p + i + d;
		}*/

		//setMotor(velocity_control_term, velocity_control_term);

		pre_diff = diff;
 8003544:	4a0f      	ldr	r2, [pc, #60]	; (8003584 <calculateVelocityControlFlip+0x12c>)
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	6013      	str	r3, [r2, #0]

	}

}
 800354a:	bf00      	nop
 800354c:	3720      	adds	r7, #32
 800354e:	46bd      	mov	sp, r7
 8003550:	bdb0      	pop	{r4, r5, r7, pc}
 8003552:	bf00      	nop
 8003554:	f3af 8000 	nop.w
 8003558:	d2f1a9fc 	.word	0xd2f1a9fc
 800355c:	3f50624d 	.word	0x3f50624d
 8003560:	44c1c000 	.word	0x44c1c000
 8003564:	46c35000 	.word	0x46c35000
 8003568:	20016e46 	.word	0x20016e46
 800356c:	20016e47 	.word	0x20016e47
 8003570:	20016e54 	.word	0x20016e54
 8003574:	2001886c 	.word	0x2001886c
 8003578:	2001887c 	.word	0x2001887c
 800357c:	20018874 	.word	0x20018874
 8003580:	20016e48 	.word	0x20016e48
 8003584:	20016e58 	.word	0x20016e58

08003588 <getVelocityControlTerm>:

float getVelocityControlTerm(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
	return velocity_control_term;
 800358c:	4b04      	ldr	r3, [pc, #16]	; (80035a0 <getVelocityControlTerm+0x18>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	ee07 3a90 	vmov	s15, r3
}
 8003594:	eeb0 0a67 	vmov.f32	s0, s15
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	20016e48 	.word	0x20016e48

080035a4 <setTargetVelocity>:

void setTargetVelocity(float velocity)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	ed87 0a01 	vstr	s0, [r7, #4]
	target_velocity = velocity;
 80035ae:	4a04      	ldr	r2, [pc, #16]	; (80035c0 <setTargetVelocity+0x1c>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6013      	str	r3, [r2, #0]
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	20016e4c 	.word	0x20016e4c

080035c4 <setvariablespeed>:
{
	target_acceleration = acceleration;
}

float setvariablespeed(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
	if(getspeedcount() >= target_velocity){
 80035c8:	f7fd ff82 	bl	80014d0 <getspeedcount>
 80035cc:	eeb0 7a40 	vmov.f32	s14, s0
 80035d0:	4b13      	ldr	r3, [pc, #76]	; (8003620 <setvariablespeed+0x5c>)
 80035d2:	edd3 7a00 	vldr	s15, [r3]
 80035d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035de:	db04      	blt.n	80035ea <setvariablespeed+0x26>
		variable_speed = target_velocity;
 80035e0:	4b0f      	ldr	r3, [pc, #60]	; (8003620 <setvariablespeed+0x5c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a0f      	ldr	r2, [pc, #60]	; (8003624 <setvariablespeed+0x60>)
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	e012      	b.n	8003610 <setvariablespeed+0x4c>
	}
	else if(getspeedcount() < target_velocity){
 80035ea:	f7fd ff71 	bl	80014d0 <getspeedcount>
 80035ee:	eeb0 7a40 	vmov.f32	s14, s0
 80035f2:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <setvariablespeed+0x5c>)
 80035f4:	edd3 7a00 	vldr	s15, [r3]
 80035f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003600:	d506      	bpl.n	8003610 <setvariablespeed+0x4c>
		variable_speed = getspeedcount();
 8003602:	f7fd ff65 	bl	80014d0 <getspeedcount>
 8003606:	eef0 7a40 	vmov.f32	s15, s0
 800360a:	4b06      	ldr	r3, [pc, #24]	; (8003624 <setvariablespeed+0x60>)
 800360c:	edc3 7a00 	vstr	s15, [r3]
	}

	return variable_speed;
 8003610:	4b04      	ldr	r3, [pc, #16]	; (8003624 <setvariablespeed+0x60>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	ee07 3a90 	vmov	s15, r3
}
 8003618:	eeb0 0a67 	vmov.f32	s0, s15
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20016e4c 	.word	0x20016e4c
 8003624:	20016e50 	.word	0x20016e50

08003628 <getCurrentVelocity>:

float getCurrentVelocity(void)
{
 8003628:	b590      	push	{r4, r7, lr}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
	int16_t enc_l = 0, enc_r = 0;
 800362e:	2300      	movs	r3, #0
 8003630:	80fb      	strh	r3, [r7, #6]
 8003632:	2300      	movs	r3, #0
 8003634:	80bb      	strh	r3, [r7, #4]
	getEncoderCnt(&enc_l, &enc_r);
 8003636:	1d3a      	adds	r2, r7, #4
 8003638:	1dbb      	adds	r3, r7, #6
 800363a:	4611      	mov	r1, r2
 800363c:	4618      	mov	r0, r3
 800363e:	f7fd fe65 	bl	800130c <getEncoderCnt>
	float enc_cnt = (enc_l + enc_r) / 2;
 8003642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003646:	461a      	mov	r2, r3
 8003648:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800364c:	4413      	add	r3, r2
 800364e:	0fda      	lsrs	r2, r3, #31
 8003650:	4413      	add	r3, r2
 8003652:	105b      	asrs	r3, r3, #1
 8003654:	ee07 3a90 	vmov	s15, r3
 8003658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800365c:	edc7 7a03 	vstr	s15, [r7, #12]

	float current_velocity = VELOCITY_PER_CNT * enc_cnt;
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f7fc ff71 	bl	8000548 <__aeabi_f2d>
 8003666:	a30d      	add	r3, pc, #52	; (adr r3, 800369c <getCurrentVelocity+0x74>)
 8003668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366c:	f7fc ffc4 	bl	80005f8 <__aeabi_dmul>
 8003670:	4603      	mov	r3, r0
 8003672:	460c      	mov	r4, r1
 8003674:	4618      	mov	r0, r3
 8003676:	4621      	mov	r1, r4
 8003678:	f7fd fab6 	bl	8000be8 <__aeabi_d2f>
 800367c:	4603      	mov	r3, r0
 800367e:	60bb      	str	r3, [r7, #8]
	mon_current_velocity = current_velocity;
 8003680:	4a05      	ldr	r2, [pc, #20]	; (8003698 <getCurrentVelocity+0x70>)
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	6013      	str	r3, [r2, #0]

	return current_velocity;
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	ee07 3a90 	vmov	s15, r3
}
 800368c:	eeb0 0a67 	vmov.f32	s0, s15
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	bd90      	pop	{r4, r7, pc}
 8003696:	bf00      	nop
 8003698:	20018870 	.word	0x20018870
 800369c:	2df331e5 	.word	0x2df331e5
 80036a0:	3f878fcc 	.word	0x3f878fcc

080036a4 <getTargetVelocity>:

float getTargetVelocity()
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
	return target_velocity;
 80036a8:	4b04      	ldr	r3, [pc, #16]	; (80036bc <getTargetVelocity+0x18>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	ee07 3a90 	vmov	s15, r3
}
 80036b0:	eeb0 0a67 	vmov.f32	s0, s15
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	20016e4c 	.word	0x20016e4c

080036c0 <startVelocityControl>:
{
	return pid_plus;
}

void startVelocityControl(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 1;
 80036c4:	4b05      	ldr	r3, [pc, #20]	; (80036dc <startVelocityControl+0x1c>)
 80036c6:	2201      	movs	r2, #1
 80036c8:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 80036ca:	4b05      	ldr	r3, [pc, #20]	; (80036e0 <startVelocityControl+0x20>)
 80036cc:	2201      	movs	r2, #1
 80036ce:	701a      	strb	r2, [r3, #0]
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	20016e46 	.word	0x20016e46
 80036e0:	20016e47 	.word	0x20016e47

080036e4 <stopVelocityControl>:

void stopVelocityControl(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 0;
 80036e8:	4b03      	ldr	r3, [pc, #12]	; (80036f8 <stopVelocityControl+0x14>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	701a      	strb	r2, [r3, #0]
}
 80036ee:	bf00      	nop
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	20016e46 	.word	0x20016e46

080036fc <CreateXYcoordinates>:
static float Output_angularvelocity;

static float Output_velocity_safe;

void CreateXYcoordinates()
{
 80036fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003700:	b08a      	sub	sp, #40	; 0x28
 8003702:	af00      	add	r7, sp, #0
	const float *p_distance, *p_theta;
	p_distance = getDistanceArrayPointer();
 8003704:	f7ff fdbe 	bl	8003284 <getDistanceArrayPointer>
 8003708:	6138      	str	r0, [r7, #16]
	p_theta = getThetaArrayPointer();
 800370a:	f7ff fdc5 	bl	8003298 <getThetaArrayPointer>
 800370e:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	float x = 0, y = 0, th = 0;
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	623b      	str	r3, [r7, #32]
 8003716:	f04f 0300 	mov.w	r3, #0
 800371a:	61fb      	str	r3, [r7, #28]
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
	uint16_t log_size = getDistanceLogSize();
 8003722:	f7ff fc49 	bl	8002fb8 <getDistanceLogSize>
 8003726:	4603      	mov	r3, r0
 8003728:	817b      	strh	r3, [r7, #10]

	for(uint16_t i = 0; i < log_size; i++){
 800372a:	2300      	movs	r3, #0
 800372c:	82fb      	strh	r3, [r7, #22]
 800372e:	e095      	b.n	800385c <CreateXYcoordinates+0x160>
		temp_distance = p_distance[i];
 8003730:	8afb      	ldrh	r3, [r7, #22]
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4413      	add	r3, r2
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	607b      	str	r3, [r7, #4]
		temp_theta = p_theta[i];
 800373c:	8afb      	ldrh	r3, [r7, #22]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	4413      	add	r3, r2
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	627b      	str	r3, [r7, #36]	; 0x24

		if(temp_theta == 0) temp_theta = 0.00001;
 8003748:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800374c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003754:	d101      	bne.n	800375a <CreateXYcoordinates+0x5e>
 8003756:	4b46      	ldr	r3, [pc, #280]	; (8003870 <CreateXYcoordinates+0x174>)
 8003758:	627b      	str	r3, [r7, #36]	; 0x24

		x = x + temp_distance * cos(th + temp_theta/2);
 800375a:	6a38      	ldr	r0, [r7, #32]
 800375c:	f7fc fef4 	bl	8000548 <__aeabi_f2d>
 8003760:	4604      	mov	r4, r0
 8003762:	460d      	mov	r5, r1
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f7fc feef 	bl	8000548 <__aeabi_f2d>
 800376a:	4680      	mov	r8, r0
 800376c:	4689      	mov	r9, r1
 800376e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003772:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003776:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800377a:	edd7 7a06 	vldr	s15, [r7, #24]
 800377e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003782:	ee17 0a90 	vmov	r0, s15
 8003786:	f7fc fedf 	bl	8000548 <__aeabi_f2d>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	ec43 2b10 	vmov	d0, r2, r3
 8003792:	f007 f8e5 	bl	800a960 <cos>
 8003796:	ec53 2b10 	vmov	r2, r3, d0
 800379a:	4640      	mov	r0, r8
 800379c:	4649      	mov	r1, r9
 800379e:	f7fc ff2b 	bl	80005f8 <__aeabi_dmul>
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	4620      	mov	r0, r4
 80037a8:	4629      	mov	r1, r5
 80037aa:	f7fc fd6f 	bl	800028c <__adddf3>
 80037ae:	4603      	mov	r3, r0
 80037b0:	460c      	mov	r4, r1
 80037b2:	4618      	mov	r0, r3
 80037b4:	4621      	mov	r1, r4
 80037b6:	f7fd fa17 	bl	8000be8 <__aeabi_d2f>
 80037ba:	4603      	mov	r3, r0
 80037bc:	623b      	str	r3, [r7, #32]
		y = y + temp_distance * sin(th + temp_theta/2);
 80037be:	69f8      	ldr	r0, [r7, #28]
 80037c0:	f7fc fec2 	bl	8000548 <__aeabi_f2d>
 80037c4:	4604      	mov	r4, r0
 80037c6:	460d      	mov	r5, r1
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f7fc febd 	bl	8000548 <__aeabi_f2d>
 80037ce:	4680      	mov	r8, r0
 80037d0:	4689      	mov	r9, r1
 80037d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80037d6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80037da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037de:	edd7 7a06 	vldr	s15, [r7, #24]
 80037e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e6:	ee17 0a90 	vmov	r0, s15
 80037ea:	f7fc fead 	bl	8000548 <__aeabi_f2d>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	ec43 2b10 	vmov	d0, r2, r3
 80037f6:	f007 f8f7 	bl	800a9e8 <sin>
 80037fa:	ec53 2b10 	vmov	r2, r3, d0
 80037fe:	4640      	mov	r0, r8
 8003800:	4649      	mov	r1, r9
 8003802:	f7fc fef9 	bl	80005f8 <__aeabi_dmul>
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	4620      	mov	r0, r4
 800380c:	4629      	mov	r1, r5
 800380e:	f7fc fd3d 	bl	800028c <__adddf3>
 8003812:	4603      	mov	r3, r0
 8003814:	460c      	mov	r4, r1
 8003816:	4618      	mov	r0, r3
 8003818:	4621      	mov	r1, r4
 800381a:	f7fd f9e5 	bl	8000be8 <__aeabi_d2f>
 800381e:	4603      	mov	r3, r0
 8003820:	61fb      	str	r3, [r7, #28]
		th = th + temp_theta;
 8003822:	ed97 7a06 	vldr	s14, [r7, #24]
 8003826:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800382a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800382e:	edc7 7a06 	vstr	s15, [r7, #24]

		X_table[i] = x;
 8003832:	8afb      	ldrh	r3, [r7, #22]
 8003834:	4a0f      	ldr	r2, [pc, #60]	; (8003874 <CreateXYcoordinates+0x178>)
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	6a3a      	ldr	r2, [r7, #32]
 800383c:	601a      	str	r2, [r3, #0]
		Y_table[i] = y;
 800383e:	8afb      	ldrh	r3, [r7, #22]
 8003840:	4a0d      	ldr	r2, [pc, #52]	; (8003878 <CreateXYcoordinates+0x17c>)
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	69fa      	ldr	r2, [r7, #28]
 8003848:	601a      	str	r2, [r3, #0]
		Theta_table[i] = th;
 800384a:	8afb      	ldrh	r3, [r7, #22]
 800384c:	4a0b      	ldr	r2, [pc, #44]	; (800387c <CreateXYcoordinates+0x180>)
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < log_size; i++){
 8003856:	8afb      	ldrh	r3, [r7, #22]
 8003858:	3301      	adds	r3, #1
 800385a:	82fb      	strh	r3, [r7, #22]
 800385c:	8afa      	ldrh	r2, [r7, #22]
 800385e:	897b      	ldrh	r3, [r7, #10]
 8003860:	429a      	cmp	r2, r3
 8003862:	f4ff af65 	bcc.w	8003730 <CreateXYcoordinates+0x34>

	}
}
 8003866:	bf00      	nop
 8003868:	3728      	adds	r7, #40	; 0x28
 800386a:	46bd      	mov	sp, r7
 800386c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003870:	3727c5ac 	.word	0x3727c5ac
 8003874:	20016e5c 	.word	0x20016e5c
 8003878:	2001762c 	.word	0x2001762c
 800387c:	20017dfc 	.word	0x20017dfc

08003880 <CurrentXcoordinates>:

float CurrentXcoordinates(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
	static float pre_x;
	static float pre_th;
	float x = 0, th = 0;
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	60bb      	str	r3, [r7, #8]
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	607b      	str	r3, [r7, #4]

	float now_distance = getDistance10mm();
 8003892:	f7fd fde3 	bl	800145c <getDistance10mm>
 8003896:	ed87 0a00 	vstr	s0, [r7]
	float now_X_theta = getTheta10mm();
 800389a:	f7fd fff3 	bl	8001884 <getTheta10mm>
 800389e:	ed87 0a03 	vstr	s0, [r7, #12]

	if(now_X_theta == 0) now_X_theta = 0.00001;
 80038a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80038a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80038aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ae:	d101      	bne.n	80038b4 <CurrentXcoordinates+0x34>
 80038b0:	4b1a      	ldr	r3, [pc, #104]	; (800391c <CurrentXcoordinates+0x9c>)
 80038b2:	60fb      	str	r3, [r7, #12]

	x = pre_x + now_distance * cosf(pre_th + now_X_theta/2);
 80038b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80038b8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80038bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038c0:	4b17      	ldr	r3, [pc, #92]	; (8003920 <CurrentXcoordinates+0xa0>)
 80038c2:	edd3 7a00 	vldr	s15, [r3]
 80038c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ca:	eeb0 0a67 	vmov.f32	s0, s15
 80038ce:	f007 f8d3 	bl	800aa78 <cosf>
 80038d2:	eeb0 7a40 	vmov.f32	s14, s0
 80038d6:	edd7 7a00 	vldr	s15, [r7]
 80038da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038de:	4b11      	ldr	r3, [pc, #68]	; (8003924 <CurrentXcoordinates+0xa4>)
 80038e0:	edd3 7a00 	vldr	s15, [r3]
 80038e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e8:	edc7 7a02 	vstr	s15, [r7, #8]
	th = pre_th + now_X_theta;
 80038ec:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <CurrentXcoordinates+0xa0>)
 80038ee:	edd3 7a00 	vldr	s15, [r3]
 80038f2:	ed97 7a03 	vldr	s14, [r7, #12]
 80038f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038fa:	edc7 7a01 	vstr	s15, [r7, #4]

	pre_x = x;
 80038fe:	4a09      	ldr	r2, [pc, #36]	; (8003924 <CurrentXcoordinates+0xa4>)
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	6013      	str	r3, [r2, #0]
	pre_th = th;
 8003904:	4a06      	ldr	r2, [pc, #24]	; (8003920 <CurrentXcoordinates+0xa0>)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6013      	str	r3, [r2, #0]

	return x;
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	ee07 3a90 	vmov	s15, r3
}
 8003910:	eeb0 0a67 	vmov.f32	s0, s15
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	3727c5ac 	.word	0x3727c5ac
 8003920:	200185d8 	.word	0x200185d8
 8003924:	200185dc 	.word	0x200185dc

08003928 <CurrentYcoordinates>:

float CurrentYcoordinates(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
	static float pre_y;
	static float pre_th;
	float y = 0, th = 0;
 800392e:	f04f 0300 	mov.w	r3, #0
 8003932:	60bb      	str	r3, [r7, #8]
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	607b      	str	r3, [r7, #4]

	float now_distance = getDistance10mm();
 800393a:	f7fd fd8f 	bl	800145c <getDistance10mm>
 800393e:	ed87 0a00 	vstr	s0, [r7]
	float now_Y_theta = getTheta10mm();
 8003942:	f7fd ff9f 	bl	8001884 <getTheta10mm>
 8003946:	ed87 0a03 	vstr	s0, [r7, #12]

	if(now_Y_theta == 0) now_Y_theta = 0.00001;
 800394a:	edd7 7a03 	vldr	s15, [r7, #12]
 800394e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003956:	d101      	bne.n	800395c <CurrentYcoordinates+0x34>
 8003958:	4b1a      	ldr	r3, [pc, #104]	; (80039c4 <CurrentYcoordinates+0x9c>)
 800395a:	60fb      	str	r3, [r7, #12]

	y = pre_y + now_distance * sinf(pre_th + now_Y_theta/2);
 800395c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003960:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003964:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003968:	4b17      	ldr	r3, [pc, #92]	; (80039c8 <CurrentYcoordinates+0xa0>)
 800396a:	edd3 7a00 	vldr	s15, [r3]
 800396e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003972:	eeb0 0a67 	vmov.f32	s0, s15
 8003976:	f007 f8bf 	bl	800aaf8 <sinf>
 800397a:	eeb0 7a40 	vmov.f32	s14, s0
 800397e:	edd7 7a00 	vldr	s15, [r7]
 8003982:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003986:	4b11      	ldr	r3, [pc, #68]	; (80039cc <CurrentYcoordinates+0xa4>)
 8003988:	edd3 7a00 	vldr	s15, [r3]
 800398c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003990:	edc7 7a02 	vstr	s15, [r7, #8]
	th = pre_th + now_Y_theta;
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <CurrentYcoordinates+0xa0>)
 8003996:	edd3 7a00 	vldr	s15, [r3]
 800399a:	ed97 7a03 	vldr	s14, [r7, #12]
 800399e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039a2:	edc7 7a01 	vstr	s15, [r7, #4]

	pre_y = y;
 80039a6:	4a09      	ldr	r2, [pc, #36]	; (80039cc <CurrentYcoordinates+0xa4>)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	6013      	str	r3, [r2, #0]
	pre_th = th;
 80039ac:	4a06      	ldr	r2, [pc, #24]	; (80039c8 <CurrentYcoordinates+0xa0>)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6013      	str	r3, [r2, #0]

	return y;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	ee07 3a90 	vmov	s15, r3
}
 80039b8:	eeb0 0a67 	vmov.f32	s0, s15
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	3727c5ac 	.word	0x3727c5ac
 80039c8:	200185e0 	.word	0x200185e0
 80039cc:	200185e4 	.word	0x200185e4

080039d0 <updateTargetpoint>:

void updateTargetpoint()
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	if(getTargetUpdateflag() == true){
 80039d4:	f001 ff88 	bl	80058e8 <getTargetUpdateflag>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d039      	beq.n	8003a52 <updateTargetpoint+0x82>
		}else if(getDistance30mm() >= 30){
			ref_XYdistance += getDistanceLog(targetpoint_table_idx);
			targetpoint_table_idx++;
			clearDistance30mm();
		}*/
		if(getDistance30mm() >= 30){
 80039de:	f7fd fd59 	bl	8001494 <getDistance30mm>
 80039e2:	eeb0 7a40 	vmov.f32	s14, s0
 80039e6:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 80039ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f2:	db07      	blt.n	8003a04 <updateTargetpoint+0x34>
			//ref_XYdistance += getDistanceLog(targetpoint_table_idx);
			targetpoint_table_idx++;
 80039f4:	4b18      	ldr	r3, [pc, #96]	; (8003a58 <updateTargetpoint+0x88>)
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	3301      	adds	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	4b16      	ldr	r3, [pc, #88]	; (8003a58 <updateTargetpoint+0x88>)
 80039fe:	801a      	strh	r2, [r3, #0]
			clearDistance30mm();
 8003a00:	f7fd fd56 	bl	80014b0 <clearDistance30mm>
		}
		if(targetpoint_table_idx >= getDistanceLogSize()){
 8003a04:	f7ff fad8 	bl	8002fb8 <getDistanceLogSize>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4b12      	ldr	r3, [pc, #72]	; (8003a58 <updateTargetpoint+0x88>)
 8003a0e:	881b      	ldrh	r3, [r3, #0]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d806      	bhi.n	8003a22 <updateTargetpoint+0x52>
			targetpoint_table_idx = getDistanceLogSize() - 1;
 8003a14:	f7ff fad0 	bl	8002fb8 <getDistanceLogSize>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	4b0e      	ldr	r3, [pc, #56]	; (8003a58 <updateTargetpoint+0x88>)
 8003a20:	801a      	strh	r2, [r3, #0]
		}
		target_X_coordinate = X_table[targetpoint_table_idx];
 8003a22:	4b0d      	ldr	r3, [pc, #52]	; (8003a58 <updateTargetpoint+0x88>)
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	4a0d      	ldr	r2, [pc, #52]	; (8003a5c <updateTargetpoint+0x8c>)
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	4413      	add	r3, r2
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a0c      	ldr	r2, [pc, #48]	; (8003a60 <updateTargetpoint+0x90>)
 8003a30:	6013      	str	r3, [r2, #0]
		target_Y_coordinate = Y_table[targetpoint_table_idx];
 8003a32:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <updateTargetpoint+0x88>)
 8003a34:	881b      	ldrh	r3, [r3, #0]
 8003a36:	4a0b      	ldr	r2, [pc, #44]	; (8003a64 <updateTargetpoint+0x94>)
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a0a      	ldr	r2, [pc, #40]	; (8003a68 <updateTargetpoint+0x98>)
 8003a40:	6013      	str	r3, [r2, #0]
		target_Theta = Theta_table[targetpoint_table_idx];
 8003a42:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <updateTargetpoint+0x88>)
 8003a44:	881b      	ldrh	r3, [r3, #0]
 8003a46:	4a09      	ldr	r2, [pc, #36]	; (8003a6c <updateTargetpoint+0x9c>)
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a08      	ldr	r2, [pc, #32]	; (8003a70 <updateTargetpoint+0xa0>)
 8003a50:	6013      	str	r3, [r2, #0]
	}
}
 8003a52:	bf00      	nop
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20018884 	.word	0x20018884
 8003a5c:	20016e5c 	.word	0x20016e5c
 8003a60:	200185cc 	.word	0x200185cc
 8003a64:	2001762c 	.word	0x2001762c
 8003a68:	200185d0 	.word	0x200185d0
 8003a6c:	20017dfc 	.word	0x20017dfc
 8003a70:	200185d4 	.word	0x200185d4

08003a74 <__io_putchar>:
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/

PUTCHAR_PROTOTYPE{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 8003a7c:	1d39      	adds	r1, r7, #4
 8003a7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a82:	2201      	movs	r2, #1
 8003a84:	4803      	ldr	r0, [pc, #12]	; (8003a94 <__io_putchar+0x20>)
 8003a86:	f006 fb0a 	bl	800a09e <HAL_UART_Transmit>
	return ch;
 8003a8a:	687b      	ldr	r3, [r7, #4]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	20018984 	.word	0x20018984

08003a98 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
   if(htim->Instance == TIM6){//1ms
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a19      	ldr	r2, [pc, #100]	; (8003b0c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d11f      	bne.n	8003aea <HAL_TIM_PeriodElapsedCallback+0x52>
      timer++;
 8003aaa:	4b19      	ldr	r3, [pc, #100]	; (8003b10 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	4a17      	ldr	r2, [pc, #92]	; (8003b10 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003ab2:	6013      	str	r3, [r2, #0]
      timer2++;
 8003ab4:	4b17      	ldr	r3, [pc, #92]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	4a16      	ldr	r2, [pc, #88]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003abc:	6013      	str	r3, [r2, #0]

      updateEncoderCnt();
 8003abe:	f7fd fb4b 	bl	8001158 <updateEncoderCnt>
      updateIMUValue();
 8003ac2:	f7fd fdd5 	bl	8001670 <updateIMUValue>
      updateAnalogSensor();
 8003ac6:	f7fe fd7d 	bl	80025c4 <updateAnalogSensor>

      calculateLineFollowingTermFlip();
 8003aca:	f7fe f97d 	bl	8001dc8 <calculateLineFollowingTermFlip>
      //Velocity_Angularvelocity();
      calculateVelocityControlFlip();
 8003ace:	f7ff fcc3 	bl	8003458 <calculateVelocityControlFlip>
      calculateAngleControlFlip();
 8003ad2:	f7fd fa59 	bl	8000f88 <calculateAngleControlFlip>
      lineTraceFlip();
 8003ad6:	f7fe faf7 	bl	80020c8 <lineTraceFlip>
      runningFlip();
 8003ada:	f001 fc2d 	bl	8005338 <runningFlip>
      motorCtrlFlip();
 8003ade:	f001 f929 	bl	8004d34 <motorCtrlFlip>
      suctionmotorCtrlFlip();
 8003ae2:	f001 f98b 	bl	8004dfc <suctionmotorCtrlFlip>
      updateSideSensorStatus();
 8003ae6:	f001 f9f7 	bl	8004ed8 <updateSideSensorStatus>
      //checkCourseOut();

      //resetEncoderCnt();
   }

   if(htim->Instance == TIM7){//0.1ms
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a0a      	ldr	r2, [pc, #40]	; (8003b18 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d106      	bne.n	8003b02 <HAL_TIM_PeriodElapsedCallback+0x6a>
	   timer1++;
 8003af4:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3301      	adds	r3, #1
 8003afa:	4a08      	ldr	r2, [pc, #32]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003afc:	6013      	str	r3, [r2, #0]

	   storeAnalogSensorBuffer();
 8003afe:	f7fe fb6b 	bl	80021d8 <storeAnalogSensorBuffer>

   }
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40001000 	.word	0x40001000
 8003b10:	20018888 	.word	0x20018888
 8003b14:	200188d0 	.word	0x200188d0
 8003b18:	40001400 	.word	0x40001400
 8003b1c:	20018aa8 	.word	0x20018aa8

08003b20 <init>:

void init(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
	  initADC();
 8003b24:	f7fe fb42 	bl	80021ac <initADC>
	  initEncoder();
 8003b28:	f7fd fafa 	bl	8001120 <initEncoder>
	  initLog();
 8003b2c:	f7ff f932 	bl	8002d94 <initLog>
	  initGyro();
 8003b30:	f7fd fd8e 	bl	8001650 <initGyro>

	  HAL_TIM_Base_Start_IT(&htim6);
 8003b34:	4809      	ldr	r0, [pc, #36]	; (8003b5c <init+0x3c>)
 8003b36:	f005 fbc0 	bl	80092ba <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim7);
 8003b3a:	4809      	ldr	r0, [pc, #36]	; (8003b60 <init+0x40>)
 8003b3c:	f005 fbbd 	bl	80092ba <HAL_TIM_Base_Start_IT>

	  initMotor();
 8003b40:	f001 f8e0 	bl	8004d04 <initMotor>

	  setLED('R');
 8003b44:	2052      	movs	r0, #82	; 0x52
 8003b46:	f7fd fed5 	bl	80018f4 <setLED>

	  sensorCalibration();
 8003b4a:	f7fe ff2d 	bl	80029a8 <sensorCalibration>

	  HAL_Delay(1000);
 8003b4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b52:	f002 fc73 	bl	800643c <HAL_Delay>

}
 8003b56:	bf00      	nop
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20018a24 	.word	0x20018a24
 8003b60:	20018b0c 	.word	0x20018b0c

08003b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b68:	b088      	sub	sp, #32
 8003b6a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b6c:	f002 fbf4 	bl	8006358 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b70:	f000 fb76 	bl	8004260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b74:	f001 f804 	bl	8004b80 <MX_GPIO_Init>
  MX_DMA_Init();
 8003b78:	f000 ffda 	bl	8004b30 <MX_DMA_Init>
  MX_TIM1_Init();
 8003b7c:	f000 fd8a 	bl	8004694 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003b80:	f000 fe0a 	bl	8004798 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003b84:	f000 fe5c 	bl	8004840 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003b88:	f000 ff18 	bl	80049bc <MX_TIM8_Init>
  MX_ADC1_Init();
 8003b8c:	f000 fbd2 	bl	8004334 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003b90:	f000 fd1c 	bl	80045cc <MX_I2C1_Init>
  MX_SPI3_Init();
 8003b94:	f000 fd48 	bl	8004628 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8003b98:	f000 ffa0 	bl	8004adc <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8003b9c:	f000 fea4 	bl	80048e8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8003ba0:	f000 fed8 	bl	8004954 <MX_TIM7_Init>
  MX_ADC2_Init();
 8003ba4:	f000 fc26 	bl	80043f4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003ba8:	f7ff ffba 	bl	8003b20 <init>

  bool running_flag = false;
 8003bac:	2300      	movs	r3, #0
 8003bae:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3チャタリング防止
 8003bb0:	204c      	movs	r0, #76	; 0x4c
 8003bb2:	f002 fac3 	bl	800613c <getSwitchStatus>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d109      	bne.n	8003bd0 <main+0x6c>
 8003bbc:	4bc5      	ldr	r3, [pc, #788]	; (8003ed4 <main+0x370>)
 8003bbe:	881b      	ldrh	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d105      	bne.n	8003bd0 <main+0x6c>
		  timer = 0;
 8003bc4:	4bc4      	ldr	r3, [pc, #784]	; (8003ed8 <main+0x374>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
		  sw = 1;
 8003bca:	4bc2      	ldr	r3, [pc, #776]	; (8003ed4 <main+0x370>)
 8003bcc:	2201      	movs	r2, #1
 8003bce:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 1 && timer > 20 && sw == 1){
 8003bd0:	204c      	movs	r0, #76	; 0x4c
 8003bd2:	f002 fab3 	bl	800613c <getSwitchStatus>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d10a      	bne.n	8003bf2 <main+0x8e>
 8003bdc:	4bbe      	ldr	r3, [pc, #760]	; (8003ed8 <main+0x374>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b14      	cmp	r3, #20
 8003be2:	d906      	bls.n	8003bf2 <main+0x8e>
 8003be4:	4bbb      	ldr	r3, [pc, #748]	; (8003ed4 <main+0x370>)
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d102      	bne.n	8003bf2 <main+0x8e>
		  sw = 2;
 8003bec:	4bb9      	ldr	r3, [pc, #740]	; (8003ed4 <main+0x370>)
 8003bee:	2202      	movs	r2, #2
 8003bf0:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw == 1){
 8003bf2:	4bb9      	ldr	r3, [pc, #740]	; (8003ed8 <main+0x374>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b28      	cmp	r3, #40	; 0x28
 8003bf8:	d906      	bls.n	8003c08 <main+0xa4>
 8003bfa:	4bb6      	ldr	r3, [pc, #728]	; (8003ed4 <main+0x370>)
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d102      	bne.n	8003c08 <main+0xa4>
		  sw = 0;
 8003c02:	4bb4      	ldr	r3, [pc, #720]	; (8003ed4 <main+0x370>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 0 && sw == 2){
 8003c08:	204c      	movs	r0, #76	; 0x4c
 8003c0a:	f002 fa97 	bl	800613c <getSwitchStatus>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10c      	bne.n	8003c2e <main+0xca>
 8003c14:	4baf      	ldr	r3, [pc, #700]	; (8003ed4 <main+0x370>)
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d108      	bne.n	8003c2e <main+0xca>
		  //mode_selector++;
		  soiya++;
 8003c1c:	4baf      	ldr	r3, [pc, #700]	; (8003edc <main+0x378>)
 8003c1e:	881b      	ldrh	r3, [r3, #0]
 8003c20:	3301      	adds	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	4bad      	ldr	r3, [pc, #692]	; (8003edc <main+0x378>)
 8003c26:	801a      	strh	r2, [r3, #0]
		  sw = 0;
 8003c28:	4baa      	ldr	r3, [pc, #680]	; (8003ed4 <main+0x370>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	801a      	strh	r2, [r3, #0]
	  }

	  if(getSwitchStatus('R') == 1 && sw2 == 0){     //D4         sw2チャタリング防止
 8003c2e:	2052      	movs	r0, #82	; 0x52
 8003c30:	f002 fa84 	bl	800613c <getSwitchStatus>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d109      	bne.n	8003c4e <main+0xea>
 8003c3a:	4ba9      	ldr	r3, [pc, #676]	; (8003ee0 <main+0x37c>)
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d105      	bne.n	8003c4e <main+0xea>
	  	  timer = 0;
 8003c42:	4ba5      	ldr	r3, [pc, #660]	; (8003ed8 <main+0x374>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]
	  	  sw2 = 1;
 8003c48:	4ba5      	ldr	r3, [pc, #660]	; (8003ee0 <main+0x37c>)
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 1 && timer > 20 && sw2 == 1){
 8003c4e:	2052      	movs	r0, #82	; 0x52
 8003c50:	f002 fa74 	bl	800613c <getSwitchStatus>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d10a      	bne.n	8003c70 <main+0x10c>
 8003c5a:	4b9f      	ldr	r3, [pc, #636]	; (8003ed8 <main+0x374>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b14      	cmp	r3, #20
 8003c60:	d906      	bls.n	8003c70 <main+0x10c>
 8003c62:	4b9f      	ldr	r3, [pc, #636]	; (8003ee0 <main+0x37c>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d102      	bne.n	8003c70 <main+0x10c>
	  	  sw2 = 2;
 8003c6a:	4b9d      	ldr	r3, [pc, #628]	; (8003ee0 <main+0x37c>)
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw2 == 1){
 8003c70:	4b99      	ldr	r3, [pc, #612]	; (8003ed8 <main+0x374>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2b28      	cmp	r3, #40	; 0x28
 8003c76:	d906      	bls.n	8003c86 <main+0x122>
 8003c78:	4b99      	ldr	r3, [pc, #612]	; (8003ee0 <main+0x37c>)
 8003c7a:	881b      	ldrh	r3, [r3, #0]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d102      	bne.n	8003c86 <main+0x122>
	  	  sw2 = 0;
 8003c80:	4b97      	ldr	r3, [pc, #604]	; (8003ee0 <main+0x37c>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 0 && sw2 == 2){
 8003c86:	2052      	movs	r0, #82	; 0x52
 8003c88:	f002 fa58 	bl	800613c <getSwitchStatus>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10c      	bne.n	8003cac <main+0x148>
 8003c92:	4b93      	ldr	r3, [pc, #588]	; (8003ee0 <main+0x37c>)
 8003c94:	881b      	ldrh	r3, [r3, #0]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d108      	bne.n	8003cac <main+0x148>
	  	  cnt++;
 8003c9a:	4b92      	ldr	r3, [pc, #584]	; (8003ee4 <main+0x380>)
 8003c9c:	881b      	ldrh	r3, [r3, #0]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	4b90      	ldr	r3, [pc, #576]	; (8003ee4 <main+0x380>)
 8003ca4:	801a      	strh	r2, [r3, #0]
	  	  sw2 = 0;
 8003ca6:	4b8e      	ldr	r3, [pc, #568]	; (8003ee0 <main+0x37c>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	801a      	strh	r2, [r3, #0]
	  }

	  if(cnt >= 2){
 8003cac:	4b8d      	ldr	r3, [pc, #564]	; (8003ee4 <main+0x380>)
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d902      	bls.n	8003cba <main+0x156>
		  cnt = 0;
 8003cb4:	4b8b      	ldr	r3, [pc, #556]	; (8003ee4 <main+0x380>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	801a      	strh	r2, [r3, #0]
	  }


	  if(cnt >= 1){
 8003cba:	4b8a      	ldr	r3, [pc, #552]	; (8003ee4 <main+0x380>)
 8003cbc:	881b      	ldrh	r3, [r3, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00b      	beq.n	8003cda <main+0x176>
		  HAL_Delay(1000);
 8003cc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003cc6:	f002 fbb9 	bl	800643c <HAL_Delay>
		  running_flag = true;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	71fb      	strb	r3, [r7, #7]
		  timer2 = 0;
 8003cce:	4b86      	ldr	r3, [pc, #536]	; (8003ee8 <main+0x384>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]
		  cnt = 0;
 8003cd4:	4b83      	ldr	r3, [pc, #524]	; (8003ee4 <main+0x380>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	801a      	strh	r2, [r3, #0]
		  running();
		  //setMotor(500, 500);
		  //while(1);
	  }*/

	  if(running_flag == false){
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	f083 0301 	eor.w	r3, r3, #1
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <main+0x18a>
		  stopLineTrace();
 8003ce6:	f7fe fa43 	bl	8002170 <stopLineTrace>
		  stopVelocityControl();
 8003cea:	f7ff fcfb 	bl	80036e4 <stopVelocityControl>
	  }

	  if(getgoalStatus() == true){//goal判定
 8003cee:	f001 fdef 	bl	80058d0 <getgoalStatus>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d007      	beq.n	8003d08 <main+0x1a4>
		  running_flag = false;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	71fb      	strb	r3, [r7, #7]
		  cnt = 0;
 8003cfc:	4b79      	ldr	r3, [pc, #484]	; (8003ee4 <main+0x380>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	801a      	strh	r2, [r3, #0]
		  setsuctionMotor(0);
 8003d02:	2000      	movs	r0, #0
 8003d04:	f001 f8ca 	bl	8004e9c <setsuctionMotor>
	  /*if(isTargetDistance(10) == true){
		  cnt2++;
		  clearDistance10mm();
	  }*/

	  if(soiya >= 14){
 8003d08:	4b74      	ldr	r3, [pc, #464]	; (8003edc <main+0x378>)
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	2b0d      	cmp	r3, #13
 8003d0e:	d902      	bls.n	8003d16 <main+0x1b2>
		  soiya = 0;
 8003d10:	4b72      	ldr	r3, [pc, #456]	; (8003edc <main+0x378>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	801a      	strh	r2, [r3, #0]
	  }

	  switch(soiya){
 8003d16:	4b71      	ldr	r3, [pc, #452]	; (8003edc <main+0x378>)
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	2b0d      	cmp	r3, #13
 8003d1c:	f200 827b 	bhi.w	8004216 <main+0x6b2>
 8003d20:	a201      	add	r2, pc, #4	; (adr r2, 8003d28 <main+0x1c4>)
 8003d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d26:	bf00      	nop
 8003d28:	08003d61 	.word	0x08003d61
 8003d2c:	08003d87 	.word	0x08003d87
 8003d30:	08003db5 	.word	0x08003db5
 8003d34:	08003df9 	.word	0x08003df9
 8003d38:	08003e3d 	.word	0x08003e3d
 8003d3c:	08003e81 	.word	0x08003e81
 8003d40:	08003f01 	.word	0x08003f01
 8003d44:	08003f55 	.word	0x08003f55
 8003d48:	08003fa9 	.word	0x08003fa9
 8003d4c:	08003ffd 	.word	0x08003ffd
 8003d50:	08004051 	.word	0x08004051
 8003d54:	080040a5 	.word	0x080040a5
 8003d58:	080040f9 	.word	0x080040f9
 8003d5c:	0800414d 	.word	0x0800414d

			  case 0:
				  setLED('W');
 8003d60:	2057      	movs	r0, #87	; 0x57
 8003d62:	f7fd fdc7 	bl	80018f4 <setLED>
				  setLED2('R');
 8003d66:	2052      	movs	r0, #82	; 0x52
 8003d68:	f7fd fe92 	bl	8001a90 <setLED2>
				  //printf("0\r\n");

				  if(running_flag == true){
 8003d6c:	79fb      	ldrb	r3, [r7, #7]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 8253 	beq.w	800421a <main+0x6b6>

				  		  //setsuctionMotor(500);
					      setRunMode(2);
 8003d74:	2002      	movs	r0, #2
 8003d76:	f001 f8d9 	bl	8004f2c <setRunMode>
						  runningInit();
 8003d7a:	f001 fbe3 	bl	8005544 <runningInit>
						  soiya = 13;
 8003d7e:	4b57      	ldr	r3, [pc, #348]	; (8003edc <main+0x378>)
 8003d80:	220d      	movs	r2, #13
 8003d82:	801a      	strh	r2, [r3, #0]
				  }

				  break;
 8003d84:	e249      	b.n	800421a <main+0x6b6>

			  case 1:
				  setLED('G');
 8003d86:	2047      	movs	r0, #71	; 0x47
 8003d88:	f7fd fdb4 	bl	80018f4 <setLED>
				  setLED2('G');
 8003d8c:	2047      	movs	r0, #71	; 0x47
 8003d8e:	f7fd fe7f 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 8242 	beq.w	800421e <main+0x6ba>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 8003d9a:	f7fd fbcd 	bl	8001538 <clearspeedcount>

					      //setVelocityRange(0, 0);
						  setTargetVelocity(0.0);
 8003d9e:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8003eec <main+0x388>
 8003da2:	f7ff fbff 	bl	80035a4 <setTargetVelocity>
						  //startVelocityControl();

						  //setsuctionMotor(500);

						  HAL_Delay(1500);
 8003da6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003daa:	f002 fb47 	bl	800643c <HAL_Delay>

						  running();
 8003dae:	f001 f9a5 	bl	80050fc <running>
				  }

				  break;
 8003db2:	e234      	b.n	800421e <main+0x6ba>

			  case 2:
				  setLED('Y');
 8003db4:	2059      	movs	r0, #89	; 0x59
 8003db6:	f7fd fd9d 	bl	80018f4 <setLED>
				  setLED2('R');
 8003dba:	2052      	movs	r0, #82	; 0x52
 8003dbc:	f7fd fe68 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003dc0:	79fb      	ldrb	r3, [r7, #7]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 822d 	beq.w	8004222 <main+0x6be>
						  //startLineTrace();

					      clearspeedcount();
 8003dc8:	f7fd fbb6 	bl	8001538 <clearspeedcount>

					      IMU_average();
 8003dcc:	f7fd fd24 	bl	8001818 <IMU_average>

					      setRunMode(1);
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	f001 f8ab 	bl	8004f2c <setRunMode>

					      setVelocityRange(0.5, 0.5);
 8003dd6:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8003dda:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003dde:	f001 fd8f 	bl	8005900 <setVelocityRange>

						  setsuctionMotor(500);
 8003de2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003de6:	f001 f859 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1000);
 8003dea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003dee:	f002 fb25 	bl	800643c <HAL_Delay>

						  running();
 8003df2:	f001 f983 	bl	80050fc <running>
				  }

				  break;
 8003df6:	e214      	b.n	8004222 <main+0x6be>

			  case 3:
				  setLED('Y');
 8003df8:	2059      	movs	r0, #89	; 0x59
 8003dfa:	f7fd fd7b 	bl	80018f4 <setLED>
				  setLED2('G');
 8003dfe:	2047      	movs	r0, #71	; 0x47
 8003e00:	f7fd fe46 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 820d 	beq.w	8004226 <main+0x6c2>
						  //startLineTrace();

						  clearspeedcount();
 8003e0c:	f7fd fb94 	bl	8001538 <clearspeedcount>

						  IMU_average();
 8003e10:	f7fd fd02 	bl	8001818 <IMU_average>

						  setRunMode(1);
 8003e14:	2001      	movs	r0, #1
 8003e16:	f001 f889 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.2, 2.2);
 8003e1a:	eddf 0a35 	vldr	s1, [pc, #212]	; 8003ef0 <main+0x38c>
 8003e1e:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8003ef0 <main+0x38c>
 8003e22:	f001 fd6d 	bl	8005900 <setVelocityRange>

						  setsuctionMotor(500);
 8003e26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e2a:	f001 f837 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1000);
 8003e2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e32:	f002 fb03 	bl	800643c <HAL_Delay>

						  running();
 8003e36:	f001 f961 	bl	80050fc <running>
				  }

				  break;
 8003e3a:	e1f4      	b.n	8004226 <main+0x6c2>

			  case 4:
				  setLED('C');
 8003e3c:	2043      	movs	r0, #67	; 0x43
 8003e3e:	f7fd fd59 	bl	80018f4 <setLED>
				  setLED2('R');
 8003e42:	2052      	movs	r0, #82	; 0x52
 8003e44:	f7fd fe24 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003e48:	79fb      	ldrb	r3, [r7, #7]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 81ed 	beq.w	800422a <main+0x6c6>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  IMU_average();
 8003e50:	f7fd fce2 	bl	8001818 <IMU_average>

						  clearspeedcount();
 8003e54:	f7fd fb70 	bl	8001538 <clearspeedcount>

						  setRunMode(5);
 8003e58:	2005      	movs	r0, #5
 8003e5a:	f001 f867 	bl	8004f2c <setRunMode>

						  setVelocityRange(0.5, 0.5);
 8003e5e:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8003e62:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003e66:	f001 fd4b 	bl	8005900 <setVelocityRange>

						  setsuctionMotor(500);
 8003e6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e6e:	f001 f815 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1500);
 8003e72:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003e76:	f002 fae1 	bl	800643c <HAL_Delay>

						  running();
 8003e7a:	f001 f93f 	bl	80050fc <running>
				  }

				  break;
 8003e7e:	e1d4      	b.n	800422a <main+0x6c6>

			  case 5:
				  setLED('C');
 8003e80:	2043      	movs	r0, #67	; 0x43
 8003e82:	f7fd fd37 	bl	80018f4 <setLED>
				  setLED2('G');
 8003e86:	2047      	movs	r0, #71	; 0x47
 8003e88:	f7fd fe02 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003e8c:	79fb      	ldrb	r3, [r7, #7]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 81cd 	beq.w	800422e <main+0x6ca>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003e94:	f7fd fb50 	bl	8001538 <clearspeedcount>

						  setRunMode(2);
 8003e98:	2002      	movs	r0, #2
 8003e9a:	f001 f847 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.5, 5.0);
 8003e9e:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003ea2:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8003ea6:	f001 fd2b 	bl	8005900 <setVelocityRange>
						  setAccDec(7, 3);
 8003eaa:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8003eae:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8003eb2:	f001 fd3d 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003eb6:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8003efc <main+0x398>
 8003eba:	f001 fd51 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 8003ebe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ec2:	f000 ffeb 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1500);
 8003ec6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003eca:	f002 fab7 	bl	800643c <HAL_Delay>

						  running();
 8003ece:	f001 f915 	bl	80050fc <running>
				  }

				  break;
 8003ed2:	e1ac      	b.n	800422e <main+0x6ca>
 8003ed4:	20018aa4 	.word	0x20018aa4
 8003ed8:	20018888 	.word	0x20018888
 8003edc:	200185ea 	.word	0x200185ea
 8003ee0:	200185e8 	.word	0x200185e8
 8003ee4:	20018928 	.word	0x20018928
 8003ee8:	200188d0 	.word	0x200188d0
 8003eec:	00000000 	.word	0x00000000
 8003ef0:	400ccccd 	.word	0x400ccccd
 8003ef4:	40133333 	.word	0x40133333
 8003ef8:	40266666 	.word	0x40266666
 8003efc:	447a0000 	.word	0x447a0000

			  case 6:
				  setLED('C');
 8003f00:	2043      	movs	r0, #67	; 0x43
 8003f02:	f7fd fcf7 	bl	80018f4 <setLED>
				  setLED2('B');
 8003f06:	2042      	movs	r0, #66	; 0x42
 8003f08:	f7fd fdc2 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 818f 	beq.w	8004232 <main+0x6ce>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003f14:	f7fd fb10 	bl	8001538 <clearspeedcount>

						  setRunMode(2);
 8003f18:	2002      	movs	r0, #2
 8003f1a:	f001 f807 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.0, 6.0);
 8003f1e:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8003f22:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003f26:	f001 fceb 	bl	8005900 <setVelocityRange>
						  setAccDec(8, 5);
 8003f2a:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003f2e:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8003f32:	f001 fcfd 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003f36:	ed1f 0a0f 	vldr	s0, [pc, #-60]	; 8003efc <main+0x398>
 8003f3a:	f001 fd11 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 8003f3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f42:	f000 ffab 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1500);
 8003f46:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003f4a:	f002 fa77 	bl	800643c <HAL_Delay>

						  running();
 8003f4e:	f001 f8d5 	bl	80050fc <running>
				  }

				  break;
 8003f52:	e16e      	b.n	8004232 <main+0x6ce>

			  case 7:
				  setLED('C');
 8003f54:	2043      	movs	r0, #67	; 0x43
 8003f56:	f7fd fccd 	bl	80018f4 <setLED>
				  setLED2('W');
 8003f5a:	2057      	movs	r0, #87	; 0x57
 8003f5c:	f7fd fd98 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003f60:	79fb      	ldrb	r3, [r7, #7]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 8167 	beq.w	8004236 <main+0x6d2>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003f68:	f7fd fae6 	bl	8001538 <clearspeedcount>

						  setRunMode(2);
 8003f6c:	2002      	movs	r0, #2
 8003f6e:	f000 ffdd 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.5, 6.0);
 8003f72:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8003f76:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8003f7a:	f001 fcc1 	bl	8005900 <setVelocityRange>
						  setAccDec(8, 5);
 8003f7e:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003f82:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8003f86:	f001 fcd3 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003f8a:	ed1f 0a24 	vldr	s0, [pc, #-144]	; 8003efc <main+0x398>
 8003f8e:	f001 fce7 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 8003f92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f96:	f000 ff81 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1500);
 8003f9a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003f9e:	f002 fa4d 	bl	800643c <HAL_Delay>

						  running();
 8003fa2:	f001 f8ab 	bl	80050fc <running>
				  }

				  break;
 8003fa6:	e146      	b.n	8004236 <main+0x6d2>

			  case 8:
				  setLED('C');
 8003fa8:	2043      	movs	r0, #67	; 0x43
 8003faa:	f7fd fca3 	bl	80018f4 <setLED>
				  setLED2('Y');
 8003fae:	2059      	movs	r0, #89	; 0x59
 8003fb0:	f7fd fd6e 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 813f 	beq.w	800423a <main+0x6d6>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003fbc:	f7fd fabc 	bl	8001538 <clearspeedcount>

						  setRunMode(3);
 8003fc0:	2003      	movs	r0, #3
 8003fc2:	f000 ffb3 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.3, 6.5);
 8003fc6:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 8003fca:	ed1f 0a36 	vldr	s0, [pc, #-216]	; 8003ef4 <main+0x390>
 8003fce:	f001 fc97 	bl	8005900 <setVelocityRange>
						  setAccDec(7, 4);
 8003fd2:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8003fd6:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8003fda:	f001 fca9 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003fde:	ed1f 0a39 	vldr	s0, [pc, #-228]	; 8003efc <main+0x398>
 8003fe2:	f001 fcbd 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 8003fe6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fea:	f000 ff57 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1500);
 8003fee:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003ff2:	f002 fa23 	bl	800643c <HAL_Delay>

						  running();
 8003ff6:	f001 f881 	bl	80050fc <running>
				  }

			  	  break;
 8003ffa:	e11e      	b.n	800423a <main+0x6d6>

			  case 9:
				  setLED('C');
 8003ffc:	2043      	movs	r0, #67	; 0x43
 8003ffe:	f7fd fc79 	bl	80018f4 <setLED>
				  setLED2('X');
 8004002:	2058      	movs	r0, #88	; 0x58
 8004004:	f7fd fd44 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8004008:	79fb      	ldrb	r3, [r7, #7]
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 8117 	beq.w	800423e <main+0x6da>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8004010:	f7fd fa92 	bl	8001538 <clearspeedcount>

						  setRunMode(3);
 8004014:	2003      	movs	r0, #3
 8004016:	f000 ff89 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.3, 6.5);
 800401a:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 800401e:	ed1f 0a4b 	vldr	s0, [pc, #-300]	; 8003ef4 <main+0x390>
 8004022:	f001 fc6d 	bl	8005900 <setVelocityRange>
						  setAccDec(8, 6);
 8004026:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 800402a:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 800402e:	f001 fc7f 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004032:	ed1f 0a4e 	vldr	s0, [pc, #-312]	; 8003efc <main+0x398>
 8004036:	f001 fc93 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 800403a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800403e:	f000 ff2d 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1500);
 8004042:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004046:	f002 f9f9 	bl	800643c <HAL_Delay>

						  running();
 800404a:	f001 f857 	bl	80050fc <running>
				  }

				  break;
 800404e:	e0f6      	b.n	800423e <main+0x6da>

			  case 10:
				  setLED('C');
 8004050:	2043      	movs	r0, #67	; 0x43
 8004052:	f7fd fc4f 	bl	80018f4 <setLED>
				  setLED2('V');
 8004056:	2056      	movs	r0, #86	; 0x56
 8004058:	f7fd fd1a 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 800405c:	79fb      	ldrb	r3, [r7, #7]
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 80ef 	beq.w	8004242 <main+0x6de>
						  //startLineTrace();

						  clearspeedcount();
 8004064:	f7fd fa68 	bl	8001538 <clearspeedcount>

						  setRunMode(2);
 8004068:	2002      	movs	r0, #2
 800406a:	f000 ff5f 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.5, 7.5);
 800406e:	eef1 0a0e 	vmov.f32	s1, #30	; 0x40f00000  7.5
 8004072:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8004076:	f001 fc43 	bl	8005900 <setVelocityRange>
						  setAccDec(7, 4);
 800407a:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800407e:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8004082:	f001 fc55 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004086:	ed1f 0a63 	vldr	s0, [pc, #-396]	; 8003efc <main+0x398>
 800408a:	f001 fc69 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 800408e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004092:	f000 ff03 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1000);
 8004096:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800409a:	f002 f9cf 	bl	800643c <HAL_Delay>

						  running();
 800409e:	f001 f82d 	bl	80050fc <running>
				  }

				  break;
 80040a2:	e0ce      	b.n	8004242 <main+0x6de>


			  case 11:
				  setLED('C');
 80040a4:	2043      	movs	r0, #67	; 0x43
 80040a6:	f7fd fc25 	bl	80018f4 <setLED>
				  setLED2('T');
 80040aa:	2054      	movs	r0, #84	; 0x54
 80040ac:	f7fd fcf0 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f000 80c7 	beq.w	8004246 <main+0x6e2>
						  //startLineTrace();

						  clearspeedcount();
 80040b8:	f7fd fa3e 	bl	8001538 <clearspeedcount>

						  setRunMode(3);
 80040bc:	2003      	movs	r0, #3
 80040be:	f000 ff35 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.5, 8.5);
 80040c2:	eef2 0a01 	vmov.f32	s1, #33	; 0x41080000  8.5
 80040c6:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 80040ca:	f001 fc19 	bl	8005900 <setVelocityRange>
						  setAccDec(10, 5);
 80040ce:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 80040d2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80040d6:	f001 fc2b 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 80040da:	ed1f 0a78 	vldr	s0, [pc, #-480]	; 8003efc <main+0x398>
 80040de:	f001 fc3f 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 80040e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80040e6:	f000 fed9 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1000);
 80040ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80040ee:	f002 f9a5 	bl	800643c <HAL_Delay>

						  running();
 80040f2:	f001 f803 	bl	80050fc <running>
				  }

				  break;
 80040f6:	e0a6      	b.n	8004246 <main+0x6e2>

			  case 12:
				  setLED('C');
 80040f8:	2043      	movs	r0, #67	; 0x43
 80040fa:	f7fd fbfb 	bl	80018f4 <setLED>
				  setLED2('A');
 80040fe:	2041      	movs	r0, #65	; 0x41
 8004100:	f7fd fcc6 	bl	8001a90 <setLED2>

				  if(running_flag == true){
 8004104:	79fb      	ldrb	r3, [r7, #7]
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 809f 	beq.w	800424a <main+0x6e6>
						  //startLineTrace();

						  clearspeedcount();
 800410c:	f7fd fa14 	bl	8001538 <clearspeedcount>

						  setRunMode(2);
 8004110:	2002      	movs	r0, #2
 8004112:	f000 ff0b 	bl	8004f2c <setRunMode>

						  setVelocityRange(2.6, 10.0);
 8004116:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 800411a:	ed1f 0a89 	vldr	s0, [pc, #-548]	; 8003ef8 <main+0x394>
 800411e:	f001 fbef 	bl	8005900 <setVelocityRange>
						  setAccDec(7, 4);
 8004122:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8004126:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 800412a:	f001 fc01 	bl	8005930 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 800412e:	ed1f 0a8d 	vldr	s0, [pc, #-564]	; 8003efc <main+0x398>
 8004132:	f001 fc15 	bl	8005960 <setStraightRadius>

						  setsuctionMotor(500);
 8004136:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800413a:	f000 feaf 	bl	8004e9c <setsuctionMotor>

						  HAL_Delay(1000);
 800413e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004142:	f002 f97b 	bl	800643c <HAL_Delay>

						  running();
 8004146:	f000 ffd9 	bl	80050fc <running>
				  }

				  break;
 800414a:	e07e      	b.n	800424a <main+0x6e6>

			  case 13:
				  setLED('M');
 800414c:	204d      	movs	r0, #77	; 0x4d
 800414e:	f7fd fbd1 	bl	80018f4 <setLED>
				  setLED2('A');
 8004152:	2041      	movs	r0, #65	; 0x41
 8004154:	f7fd fc9c 	bl	8001a90 <setLED2>
				  //printf("6\r\n");

				  if(running_flag == true){
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d077      	beq.n	800424e <main+0x6ea>
					  loadDistance();
 800415e:	f7fe ff5b 	bl	8003018 <loadDistance>
					  loadTheta();
 8004162:	f7fe ff97 	bl	8003094 <loadTheta>
					  loadCross();
 8004166:	f7fe ffd3 	bl	8003110 <loadCross>
					  loadSide();
 800416a:	f7ff f80f 	bl	800318c <loadSide>
					  loadDebug();
 800416e:	f7ff f84b 	bl	8003208 <loadDebug>
						 printf("%f\r\n", getSideLog(i));
					  }*/


					  //printf("TargetVelocity, CurrentVelocity\r\n");
					  printf("Target_X, Target_Y, Target_Theta, Now_X, Now_Y, Now_Theta, Error_X, Error_Y, Errr_Theta, Velocity, Angularvelocity\r\n");
 8004172:	4838      	ldr	r0, [pc, #224]	; (8004254 <main+0x6f0>)
 8004174:	f009 f8c8 	bl	800d308 <puts>
					  uint16_t size = getDebugLogSize();
 8004178:	f7fe ff42 	bl	8003000 <getDebugLogSize>
 800417c:	4603      	mov	r3, r0
 800417e:	807b      	strh	r3, [r7, #2]
					  /*
					  for(uint16_t i = 0; i < size; i = i+11){
						 printf("%f, %f, %f | %f, %f, %f | %f, %f, %f | %f, %f\r\n", getDebugLog(i), getDebugLog(i + 1), getDebugLog(i + 2), getDebugLog(i + 3), getDebugLog(i + 4), getDebugLog(i + 5), getDebugLog(i + 6), getDebugLog(i + 7), getDebugLog(i + 8), getDebugLog(i + 9), getDebugLog(i + 10));
					  }*/

					  for(uint16_t i = 0; i < size; i = i+4){
 8004180:	2300      	movs	r3, #0
 8004182:	80bb      	strh	r3, [r7, #4]
 8004184:	e03f      	b.n	8004206 <main+0x6a2>
						 printf("%f, %f, %f, %f\r\n", getDebugLog(i), getDebugLog(i + 1), getDebugLog(i + 2), getDebugLog(i + 3));
 8004186:	88bb      	ldrh	r3, [r7, #4]
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff f8bb 	bl	8003304 <getDebugLog>
 800418e:	ee10 3a10 	vmov	r3, s0
 8004192:	4618      	mov	r0, r3
 8004194:	f7fc f9d8 	bl	8000548 <__aeabi_f2d>
 8004198:	4682      	mov	sl, r0
 800419a:	468b      	mov	fp, r1
 800419c:	88bb      	ldrh	r3, [r7, #4]
 800419e:	3301      	adds	r3, #1
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff f8ae 	bl	8003304 <getDebugLog>
 80041a8:	ee10 3a10 	vmov	r3, s0
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fc f9cb 	bl	8000548 <__aeabi_f2d>
 80041b2:	4604      	mov	r4, r0
 80041b4:	460d      	mov	r5, r1
 80041b6:	88bb      	ldrh	r3, [r7, #4]
 80041b8:	3302      	adds	r3, #2
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff f8a1 	bl	8003304 <getDebugLog>
 80041c2:	ee10 3a10 	vmov	r3, s0
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7fc f9be 	bl	8000548 <__aeabi_f2d>
 80041cc:	4680      	mov	r8, r0
 80041ce:	4689      	mov	r9, r1
 80041d0:	88bb      	ldrh	r3, [r7, #4]
 80041d2:	3303      	adds	r3, #3
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7ff f894 	bl	8003304 <getDebugLog>
 80041dc:	ee10 3a10 	vmov	r3, s0
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fc f9b1 	bl	8000548 <__aeabi_f2d>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80041ee:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80041f2:	e9cd 4500 	strd	r4, r5, [sp]
 80041f6:	4652      	mov	r2, sl
 80041f8:	465b      	mov	r3, fp
 80041fa:	4817      	ldr	r0, [pc, #92]	; (8004258 <main+0x6f4>)
 80041fc:	f009 f810 	bl	800d220 <iprintf>
					  for(uint16_t i = 0; i < size; i = i+4){
 8004200:	88bb      	ldrh	r3, [r7, #4]
 8004202:	3304      	adds	r3, #4
 8004204:	80bb      	strh	r3, [r7, #4]
 8004206:	88ba      	ldrh	r2, [r7, #4]
 8004208:	887b      	ldrh	r3, [r7, #2]
 800420a:	429a      	cmp	r2, r3
 800420c:	d3bb      	bcc.n	8004186 <main+0x622>
					  /*
					  for(uint16_t i = 0; i < size; i = i+1){
						 printf("%f\r\n", getDebugLog(i));
					  }*/

					  printf("9999, 9999\r\n");
 800420e:	4813      	ldr	r0, [pc, #76]	; (800425c <main+0x6f8>)
 8004210:	f009 f87a 	bl	800d308 <puts>
				  }

				  break;
 8004214:	e01b      	b.n	800424e <main+0x6ea>

			  default:
				  break;
 8004216:	bf00      	nop
 8004218:	e4ca      	b.n	8003bb0 <main+0x4c>
				  break;
 800421a:	bf00      	nop
 800421c:	e4c8      	b.n	8003bb0 <main+0x4c>
				  break;
 800421e:	bf00      	nop
 8004220:	e4c6      	b.n	8003bb0 <main+0x4c>
				  break;
 8004222:	bf00      	nop
 8004224:	e4c4      	b.n	8003bb0 <main+0x4c>
				  break;
 8004226:	bf00      	nop
 8004228:	e4c2      	b.n	8003bb0 <main+0x4c>
				  break;
 800422a:	bf00      	nop
 800422c:	e4c0      	b.n	8003bb0 <main+0x4c>
				  break;
 800422e:	bf00      	nop
 8004230:	e4be      	b.n	8003bb0 <main+0x4c>
				  break;
 8004232:	bf00      	nop
 8004234:	e4bc      	b.n	8003bb0 <main+0x4c>
				  break;
 8004236:	bf00      	nop
 8004238:	e4ba      	b.n	8003bb0 <main+0x4c>
			  	  break;
 800423a:	bf00      	nop
 800423c:	e4b8      	b.n	8003bb0 <main+0x4c>
				  break;
 800423e:	bf00      	nop
 8004240:	e4b6      	b.n	8003bb0 <main+0x4c>
				  break;
 8004242:	bf00      	nop
 8004244:	e4b4      	b.n	8003bb0 <main+0x4c>
				  break;
 8004246:	bf00      	nop
 8004248:	e4b2      	b.n	8003bb0 <main+0x4c>
				  break;
 800424a:	bf00      	nop
 800424c:	e4b0      	b.n	8003bb0 <main+0x4c>
				  break;
 800424e:	bf00      	nop
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3チャタリング防止
 8004250:	e4ae      	b.n	8003bb0 <main+0x4c>
 8004252:	bf00      	nop
 8004254:	08010a28 	.word	0x08010a28
 8004258:	08010a9c 	.word	0x08010a9c
 800425c:	08010ab0 	.word	0x08010ab0

08004260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b094      	sub	sp, #80	; 0x50
 8004264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004266:	f107 0320 	add.w	r3, r7, #32
 800426a:	2230      	movs	r2, #48	; 0x30
 800426c:	2100      	movs	r1, #0
 800426e:	4618      	mov	r0, r3
 8004270:	f008 f98f 	bl	800c592 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004274:	f107 030c 	add.w	r3, r7, #12
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	605a      	str	r2, [r3, #4]
 800427e:	609a      	str	r2, [r3, #8]
 8004280:	60da      	str	r2, [r3, #12]
 8004282:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004284:	2300      	movs	r3, #0
 8004286:	60bb      	str	r3, [r7, #8]
 8004288:	4b28      	ldr	r3, [pc, #160]	; (800432c <SystemClock_Config+0xcc>)
 800428a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428c:	4a27      	ldr	r2, [pc, #156]	; (800432c <SystemClock_Config+0xcc>)
 800428e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004292:	6413      	str	r3, [r2, #64]	; 0x40
 8004294:	4b25      	ldr	r3, [pc, #148]	; (800432c <SystemClock_Config+0xcc>)
 8004296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80042a0:	2300      	movs	r3, #0
 80042a2:	607b      	str	r3, [r7, #4]
 80042a4:	4b22      	ldr	r3, [pc, #136]	; (8004330 <SystemClock_Config+0xd0>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a21      	ldr	r2, [pc, #132]	; (8004330 <SystemClock_Config+0xd0>)
 80042aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	4b1f      	ldr	r3, [pc, #124]	; (8004330 <SystemClock_Config+0xd0>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042b8:	607b      	str	r3, [r7, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80042bc:	2302      	movs	r3, #2
 80042be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80042c0:	2301      	movs	r3, #1
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80042c4:	2310      	movs	r3, #16
 80042c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042c8:	2302      	movs	r3, #2
 80042ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80042cc:	2300      	movs	r3, #0
 80042ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80042d0:	2308      	movs	r3, #8
 80042d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80042d4:	23a8      	movs	r3, #168	; 0xa8
 80042d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042d8:	2302      	movs	r3, #2
 80042da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80042dc:	2304      	movs	r3, #4
 80042de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042e0:	f107 0320 	add.w	r3, r7, #32
 80042e4:	4618      	mov	r0, r3
 80042e6:	f003 fe2d 	bl	8007f44 <HAL_RCC_OscConfig>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80042f0:	f000 fd04 	bl	8004cfc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042f4:	230f      	movs	r3, #15
 80042f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042f8:	2302      	movs	r3, #2
 80042fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042fc:	2300      	movs	r3, #0
 80042fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004300:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004304:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004306:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800430a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800430c:	f107 030c 	add.w	r3, r7, #12
 8004310:	2105      	movs	r1, #5
 8004312:	4618      	mov	r0, r3
 8004314:	f004 f886 	bl	8008424 <HAL_RCC_ClockConfig>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800431e:	f000 fced 	bl	8004cfc <Error_Handler>
  }
}
 8004322:	bf00      	nop
 8004324:	3750      	adds	r7, #80	; 0x50
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	40023800 	.word	0x40023800
 8004330:	40007000 	.word	0x40007000

08004334 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800433a:	463b      	mov	r3, r7
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	605a      	str	r2, [r3, #4]
 8004342:	609a      	str	r2, [r3, #8]
 8004344:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004346:	4b28      	ldr	r3, [pc, #160]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004348:	4a28      	ldr	r2, [pc, #160]	; (80043ec <MX_ADC1_Init+0xb8>)
 800434a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800434c:	4b26      	ldr	r3, [pc, #152]	; (80043e8 <MX_ADC1_Init+0xb4>)
 800434e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004352:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004354:	4b24      	ldr	r3, [pc, #144]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004356:	2200      	movs	r2, #0
 8004358:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800435a:	4b23      	ldr	r3, [pc, #140]	; (80043e8 <MX_ADC1_Init+0xb4>)
 800435c:	2201      	movs	r2, #1
 800435e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004360:	4b21      	ldr	r3, [pc, #132]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004362:	2201      	movs	r2, #1
 8004364:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004366:	4b20      	ldr	r3, [pc, #128]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800436e:	4b1e      	ldr	r3, [pc, #120]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004370:	2200      	movs	r2, #0
 8004372:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004374:	4b1c      	ldr	r3, [pc, #112]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004376:	4a1e      	ldr	r2, [pc, #120]	; (80043f0 <MX_ADC1_Init+0xbc>)
 8004378:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800437a:	4b1b      	ldr	r3, [pc, #108]	; (80043e8 <MX_ADC1_Init+0xb4>)
 800437c:	2200      	movs	r2, #0
 800437e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8004380:	4b19      	ldr	r3, [pc, #100]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004382:	2202      	movs	r2, #2
 8004384:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004386:	4b18      	ldr	r3, [pc, #96]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800438e:	4b16      	ldr	r3, [pc, #88]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004390:	2201      	movs	r2, #1
 8004392:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004394:	4814      	ldr	r0, [pc, #80]	; (80043e8 <MX_ADC1_Init+0xb4>)
 8004396:	f002 f873 	bl	8006480 <HAL_ADC_Init>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80043a0:	f000 fcac 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80043a4:	230c      	movs	r3, #12
 80043a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80043a8:	2301      	movs	r3, #1
 80043aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80043ac:	2307      	movs	r3, #7
 80043ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043b0:	463b      	mov	r3, r7
 80043b2:	4619      	mov	r1, r3
 80043b4:	480c      	ldr	r0, [pc, #48]	; (80043e8 <MX_ADC1_Init+0xb4>)
 80043b6:	f002 f9b7 	bl	8006728 <HAL_ADC_ConfigChannel>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80043c0:	f000 fc9c 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80043c4:	230d      	movs	r3, #13
 80043c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80043c8:	2302      	movs	r3, #2
 80043ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043cc:	463b      	mov	r3, r7
 80043ce:	4619      	mov	r1, r3
 80043d0:	4805      	ldr	r0, [pc, #20]	; (80043e8 <MX_ADC1_Init+0xb4>)
 80043d2:	f002 f9a9 	bl	8006728 <HAL_ADC_ConfigChannel>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80043dc:	f000 fc8e 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80043e0:	bf00      	nop
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	200187e0 	.word	0x200187e0
 80043ec:	40012000 	.word	0x40012000
 80043f0:	0f000001 	.word	0x0f000001

080043f4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80043fa:	463b      	mov	r3, r7
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	605a      	str	r2, [r3, #4]
 8004402:	609a      	str	r2, [r3, #8]
 8004404:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004406:	4b6e      	ldr	r3, [pc, #440]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004408:	4a6e      	ldr	r2, [pc, #440]	; (80045c4 <MX_ADC2_Init+0x1d0>)
 800440a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800440c:	4b6c      	ldr	r3, [pc, #432]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 800440e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004412:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004414:	4b6a      	ldr	r3, [pc, #424]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004416:	2200      	movs	r2, #0
 8004418:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800441a:	4b69      	ldr	r3, [pc, #420]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 800441c:	2201      	movs	r2, #1
 800441e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004420:	4b67      	ldr	r3, [pc, #412]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004422:	2201      	movs	r2, #1
 8004424:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004426:	4b66      	ldr	r3, [pc, #408]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800442e:	4b64      	ldr	r3, [pc, #400]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004430:	2200      	movs	r2, #0
 8004432:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004434:	4b62      	ldr	r3, [pc, #392]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004436:	4a64      	ldr	r2, [pc, #400]	; (80045c8 <MX_ADC2_Init+0x1d4>)
 8004438:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800443a:	4b61      	ldr	r3, [pc, #388]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 800443c:	2200      	movs	r2, #0
 800443e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 12;
 8004440:	4b5f      	ldr	r3, [pc, #380]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004442:	220c      	movs	r2, #12
 8004444:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004446:	4b5e      	ldr	r3, [pc, #376]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800444e:	4b5c      	ldr	r3, [pc, #368]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004450:	2201      	movs	r2, #1
 8004452:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004454:	485a      	ldr	r0, [pc, #360]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004456:	f002 f813 	bl	8006480 <HAL_ADC_Init>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004460:	f000 fc4c 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004464:	2300      	movs	r3, #0
 8004466:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004468:	2301      	movs	r3, #1
 800446a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800446c:	2307      	movs	r3, #7
 800446e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004470:	463b      	mov	r3, r7
 8004472:	4619      	mov	r1, r3
 8004474:	4852      	ldr	r0, [pc, #328]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004476:	f002 f957 	bl	8006728 <HAL_ADC_ConfigChannel>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004480:	f000 fc3c 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004484:	2301      	movs	r3, #1
 8004486:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004488:	2302      	movs	r3, #2
 800448a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800448c:	463b      	mov	r3, r7
 800448e:	4619      	mov	r1, r3
 8004490:	484b      	ldr	r0, [pc, #300]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004492:	f002 f949 	bl	8006728 <HAL_ADC_ConfigChannel>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800449c:	f000 fc2e 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80044a0:	2302      	movs	r3, #2
 80044a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80044a4:	2303      	movs	r3, #3
 80044a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80044a8:	463b      	mov	r3, r7
 80044aa:	4619      	mov	r1, r3
 80044ac:	4844      	ldr	r0, [pc, #272]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 80044ae:	f002 f93b 	bl	8006728 <HAL_ADC_ConfigChannel>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80044b8:	f000 fc20 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80044bc:	2303      	movs	r3, #3
 80044be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80044c0:	2304      	movs	r3, #4
 80044c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80044c4:	463b      	mov	r3, r7
 80044c6:	4619      	mov	r1, r3
 80044c8:	483d      	ldr	r0, [pc, #244]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 80044ca:	f002 f92d 	bl	8006728 <HAL_ADC_ConfigChannel>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80044d4:	f000 fc12 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80044d8:	2304      	movs	r3, #4
 80044da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80044dc:	2305      	movs	r3, #5
 80044de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80044e0:	463b      	mov	r3, r7
 80044e2:	4619      	mov	r1, r3
 80044e4:	4836      	ldr	r0, [pc, #216]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 80044e6:	f002 f91f 	bl	8006728 <HAL_ADC_ConfigChannel>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 80044f0:	f000 fc04 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80044f4:	2305      	movs	r3, #5
 80044f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80044f8:	2306      	movs	r3, #6
 80044fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80044fc:	463b      	mov	r3, r7
 80044fe:	4619      	mov	r1, r3
 8004500:	482f      	ldr	r0, [pc, #188]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004502:	f002 f911 	bl	8006728 <HAL_ADC_ConfigChannel>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 800450c:	f000 fbf6 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004510:	2306      	movs	r3, #6
 8004512:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004514:	2307      	movs	r3, #7
 8004516:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004518:	463b      	mov	r3, r7
 800451a:	4619      	mov	r1, r3
 800451c:	4828      	ldr	r0, [pc, #160]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 800451e:	f002 f903 	bl	8006728 <HAL_ADC_ConfigChannel>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d001      	beq.n	800452c <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004528:	f000 fbe8 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800452c:	2307      	movs	r3, #7
 800452e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004530:	2308      	movs	r3, #8
 8004532:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004534:	463b      	mov	r3, r7
 8004536:	4619      	mov	r1, r3
 8004538:	4821      	ldr	r0, [pc, #132]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 800453a:	f002 f8f5 	bl	8006728 <HAL_ADC_ConfigChannel>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8004544:	f000 fbda 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004548:	2308      	movs	r3, #8
 800454a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800454c:	2309      	movs	r3, #9
 800454e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004550:	463b      	mov	r3, r7
 8004552:	4619      	mov	r1, r3
 8004554:	481a      	ldr	r0, [pc, #104]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004556:	f002 f8e7 	bl	8006728 <HAL_ADC_ConfigChannel>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004560:	f000 fbcc 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004564:	2309      	movs	r3, #9
 8004566:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004568:	230a      	movs	r3, #10
 800456a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800456c:	463b      	mov	r3, r7
 800456e:	4619      	mov	r1, r3
 8004570:	4813      	ldr	r0, [pc, #76]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 8004572:	f002 f8d9 	bl	8006728 <HAL_ADC_ConfigChannel>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 800457c:	f000 fbbe 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8004580:	230e      	movs	r3, #14
 8004582:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8004584:	230b      	movs	r3, #11
 8004586:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004588:	463b      	mov	r3, r7
 800458a:	4619      	mov	r1, r3
 800458c:	480c      	ldr	r0, [pc, #48]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 800458e:	f002 f8cb 	bl	8006728 <HAL_ADC_ConfigChannel>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004598:	f000 fbb0 	bl	8004cfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800459c:	230f      	movs	r3, #15
 800459e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80045a0:	230c      	movs	r3, #12
 80045a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80045a4:	463b      	mov	r3, r7
 80045a6:	4619      	mov	r1, r3
 80045a8:	4805      	ldr	r0, [pc, #20]	; (80045c0 <MX_ADC2_Init+0x1cc>)
 80045aa:	f002 f8bd 	bl	8006728 <HAL_ADC_ConfigChannel>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80045b4:	f000 fba2 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80045b8:	bf00      	nop
 80045ba:	3710      	adds	r7, #16
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	20018790 	.word	0x20018790
 80045c4:	40012100 	.word	0x40012100
 80045c8:	0f000001 	.word	0x0f000001

080045cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80045d0:	4b12      	ldr	r3, [pc, #72]	; (800461c <MX_I2C1_Init+0x50>)
 80045d2:	4a13      	ldr	r2, [pc, #76]	; (8004620 <MX_I2C1_Init+0x54>)
 80045d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80045d6:	4b11      	ldr	r3, [pc, #68]	; (800461c <MX_I2C1_Init+0x50>)
 80045d8:	4a12      	ldr	r2, [pc, #72]	; (8004624 <MX_I2C1_Init+0x58>)
 80045da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80045dc:	4b0f      	ldr	r3, [pc, #60]	; (800461c <MX_I2C1_Init+0x50>)
 80045de:	2200      	movs	r2, #0
 80045e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80045e2:	4b0e      	ldr	r3, [pc, #56]	; (800461c <MX_I2C1_Init+0x50>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045e8:	4b0c      	ldr	r3, [pc, #48]	; (800461c <MX_I2C1_Init+0x50>)
 80045ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80045ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045f0:	4b0a      	ldr	r3, [pc, #40]	; (800461c <MX_I2C1_Init+0x50>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80045f6:	4b09      	ldr	r3, [pc, #36]	; (800461c <MX_I2C1_Init+0x50>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80045fc:	4b07      	ldr	r3, [pc, #28]	; (800461c <MX_I2C1_Init+0x50>)
 80045fe:	2200      	movs	r2, #0
 8004600:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004602:	4b06      	ldr	r3, [pc, #24]	; (800461c <MX_I2C1_Init+0x50>)
 8004604:	2200      	movs	r2, #0
 8004606:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004608:	4804      	ldr	r0, [pc, #16]	; (800461c <MX_I2C1_Init+0x50>)
 800460a:	f003 fb63 	bl	8007cd4 <HAL_I2C_Init>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d001      	beq.n	8004618 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004614:	f000 fb72 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004618:	bf00      	nop
 800461a:	bd80      	pop	{r7, pc}
 800461c:	200188d4 	.word	0x200188d4
 8004620:	40005400 	.word	0x40005400
 8004624:	000186a0 	.word	0x000186a0

08004628 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800462c:	4b17      	ldr	r3, [pc, #92]	; (800468c <MX_SPI3_Init+0x64>)
 800462e:	4a18      	ldr	r2, [pc, #96]	; (8004690 <MX_SPI3_Init+0x68>)
 8004630:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004632:	4b16      	ldr	r3, [pc, #88]	; (800468c <MX_SPI3_Init+0x64>)
 8004634:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004638:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800463a:	4b14      	ldr	r3, [pc, #80]	; (800468c <MX_SPI3_Init+0x64>)
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004640:	4b12      	ldr	r3, [pc, #72]	; (800468c <MX_SPI3_Init+0x64>)
 8004642:	2200      	movs	r2, #0
 8004644:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004646:	4b11      	ldr	r3, [pc, #68]	; (800468c <MX_SPI3_Init+0x64>)
 8004648:	2200      	movs	r2, #0
 800464a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800464c:	4b0f      	ldr	r3, [pc, #60]	; (800468c <MX_SPI3_Init+0x64>)
 800464e:	2200      	movs	r2, #0
 8004650:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004652:	4b0e      	ldr	r3, [pc, #56]	; (800468c <MX_SPI3_Init+0x64>)
 8004654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004658:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <MX_SPI3_Init+0x64>)
 800465c:	2228      	movs	r2, #40	; 0x28
 800465e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004660:	4b0a      	ldr	r3, [pc, #40]	; (800468c <MX_SPI3_Init+0x64>)
 8004662:	2200      	movs	r2, #0
 8004664:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004666:	4b09      	ldr	r3, [pc, #36]	; (800468c <MX_SPI3_Init+0x64>)
 8004668:	2200      	movs	r2, #0
 800466a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800466c:	4b07      	ldr	r3, [pc, #28]	; (800468c <MX_SPI3_Init+0x64>)
 800466e:	2200      	movs	r2, #0
 8004670:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004672:	4b06      	ldr	r3, [pc, #24]	; (800468c <MX_SPI3_Init+0x64>)
 8004674:	220a      	movs	r2, #10
 8004676:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004678:	4804      	ldr	r0, [pc, #16]	; (800468c <MX_SPI3_Init+0x64>)
 800467a:	f004 f89f 	bl	80087bc <HAL_SPI_Init>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004684:	f000 fb3a 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004688:	bf00      	nop
 800468a:	bd80      	pop	{r7, pc}
 800468c:	2001892c 	.word	0x2001892c
 8004690:	40003c00 	.word	0x40003c00

08004694 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b092      	sub	sp, #72	; 0x48
 8004698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800469a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	605a      	str	r2, [r3, #4]
 80046ae:	609a      	str	r2, [r3, #8]
 80046b0:	60da      	str	r2, [r3, #12]
 80046b2:	611a      	str	r2, [r3, #16]
 80046b4:	615a      	str	r2, [r3, #20]
 80046b6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80046b8:	1d3b      	adds	r3, r7, #4
 80046ba:	2220      	movs	r2, #32
 80046bc:	2100      	movs	r1, #0
 80046be:	4618      	mov	r0, r3
 80046c0:	f007 ff67 	bl	800c592 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80046c4:	4b32      	ldr	r3, [pc, #200]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046c6:	4a33      	ldr	r2, [pc, #204]	; (8004794 <MX_TIM1_Init+0x100>)
 80046c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80046ca:	4b31      	ldr	r3, [pc, #196]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d0:	4b2f      	ldr	r3, [pc, #188]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 839;
 80046d6:	4b2e      	ldr	r3, [pc, #184]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046d8:	f240 3247 	movw	r2, #839	; 0x347
 80046dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046de:	4b2c      	ldr	r3, [pc, #176]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80046e4:	4b2a      	ldr	r3, [pc, #168]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046ea:	4b29      	ldr	r3, [pc, #164]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80046f0:	4827      	ldr	r0, [pc, #156]	; (8004790 <MX_TIM1_Init+0xfc>)
 80046f2:	f004 fe06 	bl	8009302 <HAL_TIM_PWM_Init>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80046fc:	f000 fafe 	bl	8004cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004700:	2300      	movs	r3, #0
 8004702:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004704:	2300      	movs	r3, #0
 8004706:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004708:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800470c:	4619      	mov	r1, r3
 800470e:	4820      	ldr	r0, [pc, #128]	; (8004790 <MX_TIM1_Init+0xfc>)
 8004710:	f005 fb96 	bl	8009e40 <HAL_TIMEx_MasterConfigSynchronization>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800471a:	f000 faef 	bl	8004cfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800471e:	2360      	movs	r3, #96	; 0x60
 8004720:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004722:	2300      	movs	r3, #0
 8004724:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004726:	2300      	movs	r3, #0
 8004728:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800472a:	2300      	movs	r3, #0
 800472c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800472e:	2300      	movs	r3, #0
 8004730:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004732:	2300      	movs	r3, #0
 8004734:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004736:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800473a:	220c      	movs	r2, #12
 800473c:	4619      	mov	r1, r3
 800473e:	4814      	ldr	r0, [pc, #80]	; (8004790 <MX_TIM1_Init+0xfc>)
 8004740:	f005 f81a 	bl	8009778 <HAL_TIM_PWM_ConfigChannel>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d001      	beq.n	800474e <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 800474a:	f000 fad7 	bl	8004cfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800474e:	2300      	movs	r3, #0
 8004750:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004752:	2300      	movs	r3, #0
 8004754:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800475e:	2300      	movs	r3, #0
 8004760:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004762:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004766:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004768:	2300      	movs	r3, #0
 800476a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800476c:	1d3b      	adds	r3, r7, #4
 800476e:	4619      	mov	r1, r3
 8004770:	4807      	ldr	r0, [pc, #28]	; (8004790 <MX_TIM1_Init+0xfc>)
 8004772:	f005 fbe1 	bl	8009f38 <HAL_TIMEx_ConfigBreakDeadTime>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 800477c:	f000 fabe 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004780:	4803      	ldr	r0, [pc, #12]	; (8004790 <MX_TIM1_Init+0xfc>)
 8004782:	f001 fbdd 	bl	8005f40 <HAL_TIM_MspPostInit>

}
 8004786:	bf00      	nop
 8004788:	3748      	adds	r7, #72	; 0x48
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	20018a64 	.word	0x20018a64
 8004794:	40010000 	.word	0x40010000

08004798 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08c      	sub	sp, #48	; 0x30
 800479c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800479e:	f107 030c 	add.w	r3, r7, #12
 80047a2:	2224      	movs	r2, #36	; 0x24
 80047a4:	2100      	movs	r1, #0
 80047a6:	4618      	mov	r0, r3
 80047a8:	f007 fef3 	bl	800c592 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047ac:	1d3b      	adds	r3, r7, #4
 80047ae:	2200      	movs	r2, #0
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80047b4:	4b20      	ldr	r3, [pc, #128]	; (8004838 <MX_TIM3_Init+0xa0>)
 80047b6:	4a21      	ldr	r2, [pc, #132]	; (800483c <MX_TIM3_Init+0xa4>)
 80047b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80047ba:	4b1f      	ldr	r3, [pc, #124]	; (8004838 <MX_TIM3_Init+0xa0>)
 80047bc:	2200      	movs	r2, #0
 80047be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047c0:	4b1d      	ldr	r3, [pc, #116]	; (8004838 <MX_TIM3_Init+0xa0>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80047c6:	4b1c      	ldr	r3, [pc, #112]	; (8004838 <MX_TIM3_Init+0xa0>)
 80047c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047ce:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <MX_TIM3_Init+0xa0>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047d4:	4b18      	ldr	r3, [pc, #96]	; (8004838 <MX_TIM3_Init+0xa0>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80047da:	2301      	movs	r3, #1
 80047dc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80047de:	2300      	movs	r3, #0
 80047e0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80047e2:	2301      	movs	r3, #1
 80047e4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80047e6:	2300      	movs	r3, #0
 80047e8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80047ee:	2300      	movs	r3, #0
 80047f0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80047f2:	2301      	movs	r3, #1
 80047f4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80047f6:	2300      	movs	r3, #0
 80047f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80047fa:	2300      	movs	r3, #0
 80047fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80047fe:	f107 030c 	add.w	r3, r7, #12
 8004802:	4619      	mov	r1, r3
 8004804:	480c      	ldr	r0, [pc, #48]	; (8004838 <MX_TIM3_Init+0xa0>)
 8004806:	f004 fde5 	bl	80093d4 <HAL_TIM_Encoder_Init>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004810:	f000 fa74 	bl	8004cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004814:	2300      	movs	r3, #0
 8004816:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004818:	2300      	movs	r3, #0
 800481a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800481c:	1d3b      	adds	r3, r7, #4
 800481e:	4619      	mov	r1, r3
 8004820:	4805      	ldr	r0, [pc, #20]	; (8004838 <MX_TIM3_Init+0xa0>)
 8004822:	f005 fb0d 	bl	8009e40 <HAL_TIMEx_MasterConfigSynchronization>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d001      	beq.n	8004830 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800482c:	f000 fa66 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004830:	bf00      	nop
 8004832:	3730      	adds	r7, #48	; 0x30
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	20018738 	.word	0x20018738
 800483c:	40000400 	.word	0x40000400

08004840 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b08c      	sub	sp, #48	; 0x30
 8004844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004846:	f107 030c 	add.w	r3, r7, #12
 800484a:	2224      	movs	r2, #36	; 0x24
 800484c:	2100      	movs	r1, #0
 800484e:	4618      	mov	r0, r3
 8004850:	f007 fe9f 	bl	800c592 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004854:	1d3b      	adds	r3, r7, #4
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800485c:	4b20      	ldr	r3, [pc, #128]	; (80048e0 <MX_TIM4_Init+0xa0>)
 800485e:	4a21      	ldr	r2, [pc, #132]	; (80048e4 <MX_TIM4_Init+0xa4>)
 8004860:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004862:	4b1f      	ldr	r3, [pc, #124]	; (80048e0 <MX_TIM4_Init+0xa0>)
 8004864:	2200      	movs	r2, #0
 8004866:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004868:	4b1d      	ldr	r3, [pc, #116]	; (80048e0 <MX_TIM4_Init+0xa0>)
 800486a:	2200      	movs	r2, #0
 800486c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800486e:	4b1c      	ldr	r3, [pc, #112]	; (80048e0 <MX_TIM4_Init+0xa0>)
 8004870:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004874:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004876:	4b1a      	ldr	r3, [pc, #104]	; (80048e0 <MX_TIM4_Init+0xa0>)
 8004878:	2200      	movs	r2, #0
 800487a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800487c:	4b18      	ldr	r3, [pc, #96]	; (80048e0 <MX_TIM4_Init+0xa0>)
 800487e:	2200      	movs	r2, #0
 8004880:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004882:	2301      	movs	r3, #1
 8004884:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004886:	2300      	movs	r3, #0
 8004888:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800488a:	2301      	movs	r3, #1
 800488c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800488e:	2300      	movs	r3, #0
 8004890:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004892:	2300      	movs	r3, #0
 8004894:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004896:	2300      	movs	r3, #0
 8004898:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800489a:	2301      	movs	r3, #1
 800489c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800489e:	2300      	movs	r3, #0
 80048a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80048a2:	2300      	movs	r3, #0
 80048a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80048a6:	f107 030c 	add.w	r3, r7, #12
 80048aa:	4619      	mov	r1, r3
 80048ac:	480c      	ldr	r0, [pc, #48]	; (80048e0 <MX_TIM4_Init+0xa0>)
 80048ae:	f004 fd91 	bl	80093d4 <HAL_TIM_Encoder_Init>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80048b8:	f000 fa20 	bl	8004cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048bc:	2300      	movs	r3, #0
 80048be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048c0:	2300      	movs	r3, #0
 80048c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80048c4:	1d3b      	adds	r3, r7, #4
 80048c6:	4619      	mov	r1, r3
 80048c8:	4805      	ldr	r0, [pc, #20]	; (80048e0 <MX_TIM4_Init+0xa0>)
 80048ca:	f005 fab9 	bl	8009e40 <HAL_TIMEx_MasterConfigSynchronization>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80048d4:	f000 fa12 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80048d8:	bf00      	nop
 80048da:	3730      	adds	r7, #48	; 0x30
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	200186f8 	.word	0x200186f8
 80048e4:	40000800 	.word	0x40000800

080048e8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048ee:	463b      	mov	r3, r7
 80048f0:	2200      	movs	r2, #0
 80048f2:	601a      	str	r2, [r3, #0]
 80048f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80048f6:	4b15      	ldr	r3, [pc, #84]	; (800494c <MX_TIM6_Init+0x64>)
 80048f8:	4a15      	ldr	r2, [pc, #84]	; (8004950 <MX_TIM6_Init+0x68>)
 80048fa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 80048fc:	4b13      	ldr	r3, [pc, #76]	; (800494c <MX_TIM6_Init+0x64>)
 80048fe:	2253      	movs	r2, #83	; 0x53
 8004900:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004902:	4b12      	ldr	r3, [pc, #72]	; (800494c <MX_TIM6_Init+0x64>)
 8004904:	2200      	movs	r2, #0
 8004906:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004908:	4b10      	ldr	r3, [pc, #64]	; (800494c <MX_TIM6_Init+0x64>)
 800490a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800490e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004910:	4b0e      	ldr	r3, [pc, #56]	; (800494c <MX_TIM6_Init+0x64>)
 8004912:	2200      	movs	r2, #0
 8004914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004916:	480d      	ldr	r0, [pc, #52]	; (800494c <MX_TIM6_Init+0x64>)
 8004918:	f004 fca4 	bl	8009264 <HAL_TIM_Base_Init>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004922:	f000 f9eb 	bl	8004cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004926:	2300      	movs	r3, #0
 8004928:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800492a:	2300      	movs	r3, #0
 800492c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800492e:	463b      	mov	r3, r7
 8004930:	4619      	mov	r1, r3
 8004932:	4806      	ldr	r0, [pc, #24]	; (800494c <MX_TIM6_Init+0x64>)
 8004934:	f005 fa84 	bl	8009e40 <HAL_TIMEx_MasterConfigSynchronization>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d001      	beq.n	8004942 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800493e:	f000 f9dd 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20018a24 	.word	0x20018a24
 8004950:	40001000 	.word	0x40001000

08004954 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800495a:	463b      	mov	r3, r7
 800495c:	2200      	movs	r2, #0
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004962:	4b14      	ldr	r3, [pc, #80]	; (80049b4 <MX_TIM7_Init+0x60>)
 8004964:	4a14      	ldr	r2, [pc, #80]	; (80049b8 <MX_TIM7_Init+0x64>)
 8004966:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8004968:	4b12      	ldr	r3, [pc, #72]	; (80049b4 <MX_TIM7_Init+0x60>)
 800496a:	2253      	movs	r2, #83	; 0x53
 800496c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800496e:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <MX_TIM7_Init+0x60>)
 8004970:	2200      	movs	r2, #0
 8004972:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8004974:	4b0f      	ldr	r3, [pc, #60]	; (80049b4 <MX_TIM7_Init+0x60>)
 8004976:	2263      	movs	r2, #99	; 0x63
 8004978:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800497a:	4b0e      	ldr	r3, [pc, #56]	; (80049b4 <MX_TIM7_Init+0x60>)
 800497c:	2200      	movs	r2, #0
 800497e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004980:	480c      	ldr	r0, [pc, #48]	; (80049b4 <MX_TIM7_Init+0x60>)
 8004982:	f004 fc6f 	bl	8009264 <HAL_TIM_Base_Init>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 800498c:	f000 f9b6 	bl	8004cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004990:	2300      	movs	r3, #0
 8004992:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004994:	2300      	movs	r3, #0
 8004996:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004998:	463b      	mov	r3, r7
 800499a:	4619      	mov	r1, r3
 800499c:	4805      	ldr	r0, [pc, #20]	; (80049b4 <MX_TIM7_Init+0x60>)
 800499e:	f005 fa4f 	bl	8009e40 <HAL_TIMEx_MasterConfigSynchronization>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80049a8:	f000 f9a8 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80049ac:	bf00      	nop
 80049ae:	3708      	adds	r7, #8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	20018b0c 	.word	0x20018b0c
 80049b8:	40001400 	.word	0x40001400

080049bc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b092      	sub	sp, #72	; 0x48
 80049c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80049c6:	2200      	movs	r2, #0
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049d0:	2200      	movs	r2, #0
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	605a      	str	r2, [r3, #4]
 80049d6:	609a      	str	r2, [r3, #8]
 80049d8:	60da      	str	r2, [r3, #12]
 80049da:	611a      	str	r2, [r3, #16]
 80049dc:	615a      	str	r2, [r3, #20]
 80049de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80049e0:	1d3b      	adds	r3, r7, #4
 80049e2:	2220      	movs	r2, #32
 80049e4:	2100      	movs	r1, #0
 80049e6:	4618      	mov	r0, r3
 80049e8:	f007 fdd3 	bl	800c592 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80049ec:	4b39      	ldr	r3, [pc, #228]	; (8004ad4 <MX_TIM8_Init+0x118>)
 80049ee:	4a3a      	ldr	r2, [pc, #232]	; (8004ad8 <MX_TIM8_Init+0x11c>)
 80049f0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 80049f2:	4b38      	ldr	r3, [pc, #224]	; (8004ad4 <MX_TIM8_Init+0x118>)
 80049f4:	2203      	movs	r2, #3
 80049f6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049f8:	4b36      	ldr	r3, [pc, #216]	; (8004ad4 <MX_TIM8_Init+0x118>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 80049fe:	4b35      	ldr	r3, [pc, #212]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a00:	f240 628f 	movw	r2, #1679	; 0x68f
 8004a04:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a06:	4b33      	ldr	r3, [pc, #204]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004a0c:	4b31      	ldr	r3, [pc, #196]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a12:	4b30      	ldr	r3, [pc, #192]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004a18:	482e      	ldr	r0, [pc, #184]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a1a:	f004 fc72 	bl	8009302 <HAL_TIM_PWM_Init>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8004a24:	f000 f96a 	bl	8004cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004a30:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004a34:	4619      	mov	r1, r3
 8004a36:	4827      	ldr	r0, [pc, #156]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a38:	f005 fa02 	bl	8009e40 <HAL_TIMEx_MasterConfigSynchronization>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8004a42:	f000 f95b 	bl	8004cfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a46:	2360      	movs	r3, #96	; 0x60
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004a52:	2300      	movs	r3, #0
 8004a54:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a56:	2300      	movs	r3, #0
 8004a58:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a66:	2200      	movs	r2, #0
 8004a68:	4619      	mov	r1, r3
 8004a6a:	481a      	ldr	r0, [pc, #104]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a6c:	f004 fe84 	bl	8009778 <HAL_TIM_PWM_ConfigChannel>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8004a76:	f000 f941 	bl	8004cfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a7e:	2208      	movs	r2, #8
 8004a80:	4619      	mov	r1, r3
 8004a82:	4814      	ldr	r0, [pc, #80]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004a84:	f004 fe78 	bl	8009778 <HAL_TIM_PWM_ConfigChannel>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8004a8e:	f000 f935 	bl	8004cfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004a92:	2300      	movs	r3, #0
 8004a94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004a96:	2300      	movs	r3, #0
 8004a98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004aa6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004aaa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004aac:	2300      	movs	r3, #0
 8004aae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004ab0:	1d3b      	adds	r3, r7, #4
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4807      	ldr	r0, [pc, #28]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004ab6:	f005 fa3f 	bl	8009f38 <HAL_TIMEx_ConfigBreakDeadTime>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d001      	beq.n	8004ac4 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8004ac0:	f000 f91c 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004ac4:	4803      	ldr	r0, [pc, #12]	; (8004ad4 <MX_TIM8_Init+0x118>)
 8004ac6:	f001 fa3b 	bl	8005f40 <HAL_TIM_MspPostInit>

}
 8004aca:	bf00      	nop
 8004acc:	3748      	adds	r7, #72	; 0x48
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	2001888c 	.word	0x2001888c
 8004ad8:	40010400 	.word	0x40010400

08004adc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004ae0:	4b11      	ldr	r3, [pc, #68]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004ae2:	4a12      	ldr	r2, [pc, #72]	; (8004b2c <MX_USART1_UART_Init+0x50>)
 8004ae4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004ae6:	4b10      	ldr	r3, [pc, #64]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004ae8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004aec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004aee:	4b0e      	ldr	r3, [pc, #56]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004af4:	4b0c      	ldr	r3, [pc, #48]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004afa:	4b0b      	ldr	r3, [pc, #44]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b00:	4b09      	ldr	r3, [pc, #36]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004b02:	220c      	movs	r2, #12
 8004b04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b06:	4b08      	ldr	r3, [pc, #32]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b0c:	4b06      	ldr	r3, [pc, #24]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b12:	4805      	ldr	r0, [pc, #20]	; (8004b28 <MX_USART1_UART_Init+0x4c>)
 8004b14:	f005 fa76 	bl	800a004 <HAL_UART_Init>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004b1e:	f000 f8ed 	bl	8004cfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004b22:	bf00      	nop
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	20018984 	.word	0x20018984
 8004b2c:	40011000 	.word	0x40011000

08004b30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004b36:	2300      	movs	r3, #0
 8004b38:	607b      	str	r3, [r7, #4]
 8004b3a:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <MX_DMA_Init+0x4c>)
 8004b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3e:	4a0f      	ldr	r2, [pc, #60]	; (8004b7c <MX_DMA_Init+0x4c>)
 8004b40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b44:	6313      	str	r3, [r2, #48]	; 0x30
 8004b46:	4b0d      	ldr	r3, [pc, #52]	; (8004b7c <MX_DMA_Init+0x4c>)
 8004b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b4e:	607b      	str	r3, [r7, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004b52:	2200      	movs	r2, #0
 8004b54:	2100      	movs	r1, #0
 8004b56:	2038      	movs	r0, #56	; 0x38
 8004b58:	f002 f961 	bl	8006e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004b5c:	2038      	movs	r0, #56	; 0x38
 8004b5e:	f002 f97a 	bl	8006e56 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2100      	movs	r1, #0
 8004b66:	203a      	movs	r0, #58	; 0x3a
 8004b68:	f002 f959 	bl	8006e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004b6c:	203a      	movs	r0, #58	; 0x3a
 8004b6e:	f002 f972 	bl	8006e56 <HAL_NVIC_EnableIRQ>

}
 8004b72:	bf00      	nop
 8004b74:	3708      	adds	r7, #8
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40023800 	.word	0x40023800

08004b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	; 0x28
 8004b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b86:	f107 0314 	add.w	r3, r7, #20
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	605a      	str	r2, [r3, #4]
 8004b90:	609a      	str	r2, [r3, #8]
 8004b92:	60da      	str	r2, [r3, #12]
 8004b94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b96:	2300      	movs	r3, #0
 8004b98:	613b      	str	r3, [r7, #16]
 8004b9a:	4b53      	ldr	r3, [pc, #332]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9e:	4a52      	ldr	r2, [pc, #328]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004ba0:	f043 0304 	orr.w	r3, r3, #4
 8004ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ba6:	4b50      	ldr	r3, [pc, #320]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004baa:	f003 0304 	and.w	r3, r3, #4
 8004bae:	613b      	str	r3, [r7, #16]
 8004bb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	4b4c      	ldr	r3, [pc, #304]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bba:	4a4b      	ldr	r2, [pc, #300]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc2:	4b49      	ldr	r3, [pc, #292]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60bb      	str	r3, [r7, #8]
 8004bd2:	4b45      	ldr	r3, [pc, #276]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd6:	4a44      	ldr	r2, [pc, #272]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8004bde:	4b42      	ldr	r3, [pc, #264]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bea:	2300      	movs	r3, #0
 8004bec:	607b      	str	r3, [r7, #4]
 8004bee:	4b3e      	ldr	r3, [pc, #248]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf2:	4a3d      	ldr	r2, [pc, #244]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bf4:	f043 0302 	orr.w	r3, r3, #2
 8004bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bfa:	4b3b      	ldr	r3, [pc, #236]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	607b      	str	r3, [r7, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c06:	2300      	movs	r3, #0
 8004c08:	603b      	str	r3, [r7, #0]
 8004c0a:	4b37      	ldr	r3, [pc, #220]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	4a36      	ldr	r2, [pc, #216]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004c10:	f043 0308 	orr.w	r3, r3, #8
 8004c14:	6313      	str	r3, [r2, #48]	; 0x30
 8004c16:	4b34      	ldr	r3, [pc, #208]	; (8004ce8 <MX_GPIO_Init+0x168>)
 8004c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1a:	f003 0308 	and.w	r3, r3, #8
 8004c1e:	603b      	str	r3, [r7, #0]
 8004c20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004c22:	2200      	movs	r2, #0
 8004c24:	f24e 2180 	movw	r1, #57984	; 0xe280
 8004c28:	4830      	ldr	r0, [pc, #192]	; (8004cec <MX_GPIO_Init+0x16c>)
 8004c2a:	f003 f839 	bl	8007ca0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f44f 41f8 	mov.w	r1, #31744	; 0x7c00
 8004c34:	482e      	ldr	r0, [pc, #184]	; (8004cf0 <MX_GPIO_Init+0x170>)
 8004c36:	f003 f833 	bl	8007ca0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c40:	482c      	ldr	r0, [pc, #176]	; (8004cf4 <MX_GPIO_Init+0x174>)
 8004c42:	f003 f82d 	bl	8007ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8004c46:	2200      	movs	r2, #0
 8004c48:	2104      	movs	r1, #4
 8004c4a:	482b      	ldr	r0, [pc, #172]	; (8004cf8 <MX_GPIO_Init+0x178>)
 8004c4c:	f003 f828 	bl	8007ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC7
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004c50:	f24e 2380 	movw	r3, #57984	; 0xe280
 8004c54:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c56:	2301      	movs	r3, #1
 8004c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c62:	f107 0314 	add.w	r3, r7, #20
 8004c66:	4619      	mov	r1, r3
 8004c68:	4820      	ldr	r0, [pc, #128]	; (8004cec <MX_GPIO_Init+0x16c>)
 8004c6a:	f002 fe67 	bl	800793c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004c6e:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8004c72:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c74:	2301      	movs	r3, #1
 8004c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c80:	f107 0314 	add.w	r3, r7, #20
 8004c84:	4619      	mov	r1, r3
 8004c86:	481a      	ldr	r0, [pc, #104]	; (8004cf0 <MX_GPIO_Init+0x170>)
 8004c88:	f002 fe58 	bl	800793c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004c8c:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8004c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c9a:	f107 0314 	add.w	r3, r7, #20
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	4814      	ldr	r0, [pc, #80]	; (8004cf4 <MX_GPIO_Init+0x174>)
 8004ca2:	f002 fe4b 	bl	800793c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004ca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004cac:	2301      	movs	r3, #1
 8004cae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cb8:	f107 0314 	add.w	r3, r7, #20
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	480d      	ldr	r0, [pc, #52]	; (8004cf4 <MX_GPIO_Init+0x174>)
 8004cc0:	f002 fe3c 	bl	800793c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cd4:	f107 0314 	add.w	r3, r7, #20
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4807      	ldr	r0, [pc, #28]	; (8004cf8 <MX_GPIO_Init+0x178>)
 8004cdc:	f002 fe2e 	bl	800793c <HAL_GPIO_Init>

}
 8004ce0:	bf00      	nop
 8004ce2:	3728      	adds	r7, #40	; 0x28
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40020800 	.word	0x40020800
 8004cf0:	40020400 	.word	0x40020400
 8004cf4:	40020000 	.word	0x40020000
 8004cf8:	40020c00 	.word	0x40020c00

08004cfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d00:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d02:	e7fe      	b.n	8004d02 <Error_Handler+0x6>

08004d04 <initMotor>:
int16_t rotation_l = 0;
int16_t rotation_r = 0;
int16_t mon_rev_l, mon_rev_r;

void initMotor(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //PWM start
 8004d08:	2100      	movs	r1, #0
 8004d0a:	4808      	ldr	r0, [pc, #32]	; (8004d2c <initMotor+0x28>)
 8004d0c:	f004 fb24 	bl	8009358 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3); //PWM start
 8004d10:	2108      	movs	r1, #8
 8004d12:	4806      	ldr	r0, [pc, #24]	; (8004d2c <initMotor+0x28>)
 8004d14:	f004 fb20 	bl	8009358 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8004d18:	210c      	movs	r1, #12
 8004d1a:	4805      	ldr	r0, [pc, #20]	; (8004d30 <initMotor+0x2c>)
 8004d1c:	f004 fb1c 	bl	8009358 <HAL_TIM_PWM_Start>

	HAL_Delay(100);
 8004d20:	2064      	movs	r0, #100	; 0x64
 8004d22:	f001 fb8b 	bl	800643c <HAL_Delay>
}
 8004d26:	bf00      	nop
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	2001888c 	.word	0x2001888c
 8004d30:	20018a64 	.word	0x20018a64

08004d34 <motorCtrlFlip>:

void motorCtrlFlip(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
	int16_t motor_pwm_l, motor_pwm_r;

	if(motor_l >= 0){
 8004d3a:	4b2a      	ldr	r3, [pc, #168]	; (8004de4 <motorCtrlFlip+0xb0>)
 8004d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	db0d      	blt.n	8004d60 <motorCtrlFlip+0x2c>
		motor_pwm_l = motor_l;
 8004d44:	4b27      	ldr	r3, [pc, #156]	; (8004de4 <motorCtrlFlip+0xb0>)
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 8004d4a:	4b27      	ldr	r3, [pc, #156]	; (8004de8 <motorCtrlFlip+0xb4>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d52:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8004d54:	2200      	movs	r2, #0
 8004d56:	2180      	movs	r1, #128	; 0x80
 8004d58:	4824      	ldr	r0, [pc, #144]	; (8004dec <motorCtrlFlip+0xb8>)
 8004d5a:	f002 ffa1 	bl	8007ca0 <HAL_GPIO_WritePin>
 8004d5e:	e010      	b.n	8004d82 <motorCtrlFlip+0x4e>
	}
	else{
		motor_pwm_l = motor_l * (-1);
 8004d60:	4b20      	ldr	r3, [pc, #128]	; (8004de4 <motorCtrlFlip+0xb0>)
 8004d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	425b      	negs	r3, r3
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 8004d6e:	4b1e      	ldr	r3, [pc, #120]	; (8004de8 <motorCtrlFlip+0xb4>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d76:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8004d78:	2201      	movs	r2, #1
 8004d7a:	2180      	movs	r1, #128	; 0x80
 8004d7c:	481b      	ldr	r0, [pc, #108]	; (8004dec <motorCtrlFlip+0xb8>)
 8004d7e:	f002 ff8f 	bl	8007ca0 <HAL_GPIO_WritePin>
	}

	if(motor_r >= 0){
 8004d82:	4b1b      	ldr	r3, [pc, #108]	; (8004df0 <motorCtrlFlip+0xbc>)
 8004d84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	db0e      	blt.n	8004daa <motorCtrlFlip+0x76>
		motor_pwm_r = motor_r;
 8004d8c:	4b18      	ldr	r3, [pc, #96]	; (8004df0 <motorCtrlFlip+0xbc>)
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	80bb      	strh	r3, [r7, #4]
		// motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8004d92:	4b15      	ldr	r3, [pc, #84]	; (8004de8 <motorCtrlFlip+0xb4>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004d9a:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004da2:	4812      	ldr	r0, [pc, #72]	; (8004dec <motorCtrlFlip+0xb8>)
 8004da4:	f002 ff7c 	bl	8007ca0 <HAL_GPIO_WritePin>
 8004da8:	e011      	b.n	8004dce <motorCtrlFlip+0x9a>
	}
	else{
		motor_pwm_r = motor_r * (-1);
 8004daa:	4b11      	ldr	r3, [pc, #68]	; (8004df0 <motorCtrlFlip+0xbc>)
 8004dac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	425b      	negs	r3, r3
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	80bb      	strh	r3, [r7, #4]
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8004db8:	4b0b      	ldr	r3, [pc, #44]	; (8004de8 <motorCtrlFlip+0xb4>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004dc0:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004dc8:	4808      	ldr	r0, [pc, #32]	; (8004dec <motorCtrlFlip+0xb8>)
 8004dca:	f002 ff69 	bl	8007ca0 <HAL_GPIO_WritePin>
	}
	mon_rev_l = motor_pwm_l;
 8004dce:	4a09      	ldr	r2, [pc, #36]	; (8004df4 <motorCtrlFlip+0xc0>)
 8004dd0:	88fb      	ldrh	r3, [r7, #6]
 8004dd2:	8013      	strh	r3, [r2, #0]
	mon_rev_r = motor_pwm_r;
 8004dd4:	4a08      	ldr	r2, [pc, #32]	; (8004df8 <motorCtrlFlip+0xc4>)
 8004dd6:	88bb      	ldrh	r3, [r7, #4]
 8004dd8:	8013      	strh	r3, [r2, #0]
}
 8004dda:	bf00      	nop
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	200185ec 	.word	0x200185ec
 8004de8:	2001888c 	.word	0x2001888c
 8004dec:	40020800 	.word	0x40020800
 8004df0:	200185ee 	.word	0x200185ee
 8004df4:	20018b50 	.word	0x20018b50
 8004df8:	20018b4e 	.word	0x20018b4e

08004dfc <suctionmotorCtrlFlip>:

void suctionmotorCtrlFlip(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, suction_motor);
 8004e00:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <suctionmotorCtrlFlip+0x1c>)
 8004e02:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e06:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <suctionmotorCtrlFlip+0x20>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004e0c:	bf00      	nop
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	200185f0 	.word	0x200185f0
 8004e1c:	20018a64 	.word	0x20018a64

08004e20 <setMotor>:

void setMotor(int16_t l, int16_t r)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	4603      	mov	r3, r0
 8004e28:	460a      	mov	r2, r1
 8004e2a:	80fb      	strh	r3, [r7, #6]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	80bb      	strh	r3, [r7, #4]
	if(l >= MAX_COUNTER_PERIOD) l = MAX_COUNTER_PERIOD;
 8004e30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e34:	f240 628e 	movw	r2, #1678	; 0x68e
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	dd03      	ble.n	8004e44 <setMotor+0x24>
 8004e3c:	f240 638f 	movw	r3, #1679	; 0x68f
 8004e40:	80fb      	strh	r3, [r7, #6]
 8004e42:	e007      	b.n	8004e54 <setMotor+0x34>
	else if(l <= MIN_COUNTER_PERIOD) l = MIN_COUNTER_PERIOD;
 8004e44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e48:	4a11      	ldr	r2, [pc, #68]	; (8004e90 <setMotor+0x70>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	da02      	bge.n	8004e54 <setMotor+0x34>
 8004e4e:	f64f 1371 	movw	r3, #63857	; 0xf971
 8004e52:	80fb      	strh	r3, [r7, #6]

	if(r >= MAX_COUNTER_PERIOD) r = MAX_COUNTER_PERIOD;
 8004e54:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004e58:	f240 628e 	movw	r2, #1678	; 0x68e
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	dd03      	ble.n	8004e68 <setMotor+0x48>
 8004e60:	f240 638f 	movw	r3, #1679	; 0x68f
 8004e64:	80bb      	strh	r3, [r7, #4]
 8004e66:	e007      	b.n	8004e78 <setMotor+0x58>
	else if(r <= MIN_COUNTER_PERIOD) r = MIN_COUNTER_PERIOD;
 8004e68:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004e6c:	4a08      	ldr	r2, [pc, #32]	; (8004e90 <setMotor+0x70>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	da02      	bge.n	8004e78 <setMotor+0x58>
 8004e72:	f64f 1371 	movw	r3, #63857	; 0xf971
 8004e76:	80bb      	strh	r3, [r7, #4]

	motor_l = l;
 8004e78:	4a06      	ldr	r2, [pc, #24]	; (8004e94 <setMotor+0x74>)
 8004e7a:	88fb      	ldrh	r3, [r7, #6]
 8004e7c:	8013      	strh	r3, [r2, #0]
	motor_r = r;
 8004e7e:	4a06      	ldr	r2, [pc, #24]	; (8004e98 <setMotor+0x78>)
 8004e80:	88bb      	ldrh	r3, [r7, #4]
 8004e82:	8013      	strh	r3, [r2, #0]
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr
 8004e90:	fffff972 	.word	0xfffff972
 8004e94:	200185ec 	.word	0x200185ec
 8004e98:	200185ee 	.word	0x200185ee

08004e9c <setsuctionMotor>:

void setsuctionMotor(int16_t suction)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	80fb      	strh	r3, [r7, #6]
	suction_motor = abs(suction);
 8004ea6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	bfb8      	it	lt
 8004eae:	425b      	neglt	r3, r3
 8004eb0:	b21a      	sxth	r2, r3
 8004eb2:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <setsuctionMotor+0x38>)
 8004eb4:	801a      	strh	r2, [r3, #0]

	if(suction >= SUCTION_MOTOR_PERIOD) suction = SUCTION_MOTOR_PERIOD;
 8004eb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004eba:	f240 3246 	movw	r2, #838	; 0x346
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	dd02      	ble.n	8004ec8 <setsuctionMotor+0x2c>
 8004ec2:	f240 3347 	movw	r3, #839	; 0x347
 8004ec6:	80fb      	strh	r3, [r7, #6]
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	200185f0 	.word	0x200185f0

08004ed8 <updateSideSensorStatus>:
static float debug_now_X;
static float debug_now_Y;
static float debug_now_Theta;
static int16_t V_motor;

void updateSideSensorStatus(){
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0

	if(side_sensorL <= 500){
 8004edc:	4b0f      	ldr	r3, [pc, #60]	; (8004f1c <updateSideSensorStatus+0x44>)
 8004ede:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ee2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004ee6:	dc03      	bgt.n	8004ef0 <updateSideSensorStatus+0x18>
		side_sensor_l = true;
 8004ee8:	4b0d      	ldr	r3, [pc, #52]	; (8004f20 <updateSideSensorStatus+0x48>)
 8004eea:	2201      	movs	r2, #1
 8004eec:	701a      	strb	r2, [r3, #0]
 8004eee:	e002      	b.n	8004ef6 <updateSideSensorStatus+0x1e>
	}
	else{
		side_sensor_l = false;
 8004ef0:	4b0b      	ldr	r3, [pc, #44]	; (8004f20 <updateSideSensorStatus+0x48>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	701a      	strb	r2, [r3, #0]
	}

	if(side_sensorR <= 500){
 8004ef6:	4b0b      	ldr	r3, [pc, #44]	; (8004f24 <updateSideSensorStatus+0x4c>)
 8004ef8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004efc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004f00:	dc03      	bgt.n	8004f0a <updateSideSensorStatus+0x32>
		side_sensor_r = true;
 8004f02:	4b09      	ldr	r3, [pc, #36]	; (8004f28 <updateSideSensorStatus+0x50>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
	}
	else{
		side_sensor_r = false;
	}
}
 8004f08:	e002      	b.n	8004f10 <updateSideSensorStatus+0x38>
		side_sensor_r = false;
 8004f0a:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <updateSideSensorStatus+0x50>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	701a      	strb	r2, [r3, #0]
}
 8004f10:	bf00      	nop
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	200186c0 	.word	0x200186c0
 8004f20:	200185fe 	.word	0x200185fe
 8004f24:	20018648 	.word	0x20018648
 8004f28:	200185ff 	.word	0x200185ff

08004f2c <setRunMode>:

void setRunMode(uint16_t num){
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	4603      	mov	r3, r0
 8004f34:	80fb      	strh	r3, [r7, #6]
	mode = num;
 8004f36:	4a04      	ldr	r2, [pc, #16]	; (8004f48 <setRunMode+0x1c>)
 8004f38:	88fb      	ldrh	r3, [r7, #6]
 8004f3a:	8013      	strh	r3, [r2, #0]
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr
 8004f48:	20018b58 	.word	0x20018b58

08004f4c <isCrossLine>:

bool isCrossLine()
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
	static uint16_t cnt = 0;
	float sensor_edge_val_l = sensor[0];
 8004f52:	4b20      	ldr	r3, [pc, #128]	; (8004fd4 <isCrossLine+0x88>)
 8004f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f58:	ee07 3a90 	vmov	s15, r3
 8004f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f60:	edc7 7a01 	vstr	s15, [r7, #4]
	float sensor_edge_val_r = sensor[11];
 8004f64:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <isCrossLine+0x88>)
 8004f66:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004f6a:	ee07 3a90 	vmov	s15, r3
 8004f6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f72:	edc7 7a00 	vstr	s15, [r7]
	static bool flag = false;

	if(sensor_edge_val_l < 700 && sensor_edge_val_r < 700){
 8004f76:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f7a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004fd8 <isCrossLine+0x8c>
 8004f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f86:	d50f      	bpl.n	8004fa8 <isCrossLine+0x5c>
 8004f88:	edd7 7a00 	vldr	s15, [r7]
 8004f8c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8004fd8 <isCrossLine+0x8c>
 8004f90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f98:	d506      	bpl.n	8004fa8 <isCrossLine+0x5c>
		cnt++;
 8004f9a:	4b10      	ldr	r3, [pc, #64]	; (8004fdc <isCrossLine+0x90>)
 8004f9c:	881b      	ldrh	r3, [r3, #0]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	4b0e      	ldr	r3, [pc, #56]	; (8004fdc <isCrossLine+0x90>)
 8004fa4:	801a      	strh	r2, [r3, #0]
 8004fa6:	e002      	b.n	8004fae <isCrossLine+0x62>
	}
	else{
		cnt = 0;
 8004fa8:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <isCrossLine+0x90>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 8004fae:	4b0b      	ldr	r3, [pc, #44]	; (8004fdc <isCrossLine+0x90>)
 8004fb0:	881b      	ldrh	r3, [r3, #0]
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d903      	bls.n	8004fbe <isCrossLine+0x72>
		//setLED2('Y');
		flag = true;
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	; (8004fe0 <isCrossLine+0x94>)
 8004fb8:	2201      	movs	r2, #1
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	e002      	b.n	8004fc4 <isCrossLine+0x78>
	}
	else{
		//setLED2('N');
		flag = false;
 8004fbe:	4b08      	ldr	r3, [pc, #32]	; (8004fe0 <isCrossLine+0x94>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	701a      	strb	r2, [r3, #0]
	}

	return flag;
 8004fc4:	4b06      	ldr	r3, [pc, #24]	; (8004fe0 <isCrossLine+0x94>)
 8004fc6:	781b      	ldrb	r3, [r3, #0]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	200186a4 	.word	0x200186a4
 8004fd8:	442f0000 	.word	0x442f0000
 8004fdc:	20018628 	.word	0x20018628
 8004fe0:	2001862a 	.word	0x2001862a
 8004fe4:	00000000 	.word	0x00000000

08004fe8 <isContinuousCurvature>:

bool isContinuousCurvature()//連続曲率判定
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	ed2d 8b02 	vpush	{d8}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
	static float pre_theta;
	static float continuous_cnt;
	bool continuous_flag = false;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	71fb      	strb	r3, [r7, #7]
	float diff_theta = fabs(pre_theta - getTheta10mm());
 8004ff6:	4b2e      	ldr	r3, [pc, #184]	; (80050b0 <isContinuousCurvature+0xc8>)
 8004ff8:	ed93 8a00 	vldr	s16, [r3]
 8004ffc:	f7fc fc42 	bl	8001884 <getTheta10mm>
 8005000:	eef0 7a40 	vmov.f32	s15, s0
 8005004:	ee78 7a67 	vsub.f32	s15, s16, s15
 8005008:	eef0 7ae7 	vabs.f32	s15, s15
 800500c:	edc7 7a00 	vstr	s15, [r7]

	if(continuous_cnt_reset_flag == true){
 8005010:	4b28      	ldr	r3, [pc, #160]	; (80050b4 <isContinuousCurvature+0xcc>)
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d006      	beq.n	8005026 <isContinuousCurvature+0x3e>
		continuous_cnt_reset_flag = false;
 8005018:	4b26      	ldr	r3, [pc, #152]	; (80050b4 <isContinuousCurvature+0xcc>)
 800501a:	2200      	movs	r2, #0
 800501c:	701a      	strb	r2, [r3, #0]
		continuous_cnt = 0;
 800501e:	4b26      	ldr	r3, [pc, #152]	; (80050b8 <isContinuousCurvature+0xd0>)
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
	}

	//if(diff_theta <= 0.005) continuous_cnt++;
	//if(diff_theta <= 0.010) continuous_cnt++;
	if(diff_theta <= 0.020) continuous_cnt++;
 8005026:	6838      	ldr	r0, [r7, #0]
 8005028:	f7fb fa8e 	bl	8000548 <__aeabi_f2d>
 800502c:	a31e      	add	r3, pc, #120	; (adr r3, 80050a8 <isContinuousCurvature+0xc0>)
 800502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005032:	f7fb fd5d 	bl	8000af0 <__aeabi_dcmple>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <isContinuousCurvature+0x6a>
 800503c:	4b1e      	ldr	r3, [pc, #120]	; (80050b8 <isContinuousCurvature+0xd0>)
 800503e:	edd3 7a00 	vldr	s15, [r3]
 8005042:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005046:	ee77 7a87 	vadd.f32	s15, s15, s14
 800504a:	4b1b      	ldr	r3, [pc, #108]	; (80050b8 <isContinuousCurvature+0xd0>)
 800504c:	edc3 7a00 	vstr	s15, [r3]
 8005050:	e003      	b.n	800505a <isContinuousCurvature+0x72>
	else continuous_cnt = 0;
 8005052:	4b19      	ldr	r3, [pc, #100]	; (80050b8 <isContinuousCurvature+0xd0>)
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	601a      	str	r2, [r3, #0]

	if(continuous_cnt >= 40) continuous_flag = true;
 800505a:	4b17      	ldr	r3, [pc, #92]	; (80050b8 <isContinuousCurvature+0xd0>)
 800505c:	edd3 7a00 	vldr	s15, [r3]
 8005060:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80050bc <isContinuousCurvature+0xd4>
 8005064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506c:	db01      	blt.n	8005072 <isContinuousCurvature+0x8a>
 800506e:	2301      	movs	r3, #1
 8005070:	71fb      	strb	r3, [r7, #7]

	if(continuous_cnt >= 1000) continuous_cnt = 1000;
 8005072:	4b11      	ldr	r3, [pc, #68]	; (80050b8 <isContinuousCurvature+0xd0>)
 8005074:	edd3 7a00 	vldr	s15, [r3]
 8005078:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80050c0 <isContinuousCurvature+0xd8>
 800507c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005084:	db02      	blt.n	800508c <isContinuousCurvature+0xa4>
 8005086:	4b0c      	ldr	r3, [pc, #48]	; (80050b8 <isContinuousCurvature+0xd0>)
 8005088:	4a0e      	ldr	r2, [pc, #56]	; (80050c4 <isContinuousCurvature+0xdc>)
 800508a:	601a      	str	r2, [r3, #0]

	pre_theta = getTheta10mm();
 800508c:	f7fc fbfa 	bl	8001884 <getTheta10mm>
 8005090:	eef0 7a40 	vmov.f32	s15, s0
 8005094:	4b06      	ldr	r3, [pc, #24]	; (80050b0 <isContinuousCurvature+0xc8>)
 8005096:	edc3 7a00 	vstr	s15, [r3]

	return continuous_flag;
 800509a:	79fb      	ldrb	r3, [r7, #7]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3708      	adds	r7, #8
 80050a0:	46bd      	mov	sp, r7
 80050a2:	ecbd 8b02 	vpop	{d8}
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	47ae147b 	.word	0x47ae147b
 80050ac:	3f947ae1 	.word	0x3f947ae1
 80050b0:	2001862c 	.word	0x2001862c
 80050b4:	20018602 	.word	0x20018602
 80050b8:	20018630 	.word	0x20018630
 80050bc:	42200000 	.word	0x42200000
 80050c0:	447a0000 	.word	0x447a0000
 80050c4:	447a0000 	.word	0x447a0000

080050c8 <isTargetDistance>:

bool isTargetDistance(float target){
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	ed87 0a01 	vstr	s0, [r7, #4]
	bool ret = false;
 80050d2:	2300      	movs	r3, #0
 80050d4:	73fb      	strb	r3, [r7, #15]
	if(getDistance10mm() >= target){
 80050d6:	f7fc f9c1 	bl	800145c <getDistance10mm>
 80050da:	eeb0 7a40 	vmov.f32	s14, s0
 80050de:	edd7 7a01 	vldr	s15, [r7, #4]
 80050e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ea:	d801      	bhi.n	80050f0 <isTargetDistance+0x28>
		ret = true;
 80050ec:	2301      	movs	r3, #1
 80050ee:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3710      	adds	r7, #16
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
	...

080050fc <running>:

void running(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
	uint16_t pattern = 0;
 8005102:	2300      	movs	r3, #0
 8005104:	80fb      	strh	r3, [r7, #6]

	runningInit();
 8005106:	f000 fa1d 	bl	8005544 <runningInit>
	startLineTrace();
 800510a:	f7fd f81f 	bl	800214c <startLineTrace>
	startVelocityControl();
 800510e:	f7fe fad7 	bl	80036c0 <startVelocityControl>
	startAngleControl();
 8005112:	f7fb ffe7 	bl	80010e4 <startAngleControl>
	setTargetVelocity(min_velocity);
 8005116:	4b80      	ldr	r3, [pc, #512]	; (8005318 <running+0x21c>)
 8005118:	edd3 7a00 	vldr	s15, [r3]
 800511c:	eeb0 0a67 	vmov.f32	s0, s15
 8005120:	f7fe fa40 	bl	80035a4 <setTargetVelocity>

	while(goal_flag == false){
 8005124:	e0ec      	b.n	8005300 <running+0x204>
		switch(pattern){
 8005126:	88fb      	ldrh	r3, [r7, #6]
 8005128:	2b14      	cmp	r3, #20
 800512a:	f200 80c4 	bhi.w	80052b6 <running+0x1ba>
 800512e:	a201      	add	r2, pc, #4	; (adr r2, 8005134 <running+0x38>)
 8005130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005134:	08005189 	.word	0x08005189
 8005138:	080052b7 	.word	0x080052b7
 800513c:	080052b7 	.word	0x080052b7
 8005140:	080052b7 	.word	0x080052b7
 8005144:	080052b7 	.word	0x080052b7
 8005148:	080051d7 	.word	0x080051d7
 800514c:	080052b7 	.word	0x080052b7
 8005150:	080052b7 	.word	0x080052b7
 8005154:	080052b7 	.word	0x080052b7
 8005158:	080052b7 	.word	0x080052b7
 800515c:	080051eb 	.word	0x080051eb
 8005160:	080052b7 	.word	0x080052b7
 8005164:	080052b7 	.word	0x080052b7
 8005168:	080052b7 	.word	0x080052b7
 800516c:	080052b7 	.word	0x080052b7
 8005170:	080052b7 	.word	0x080052b7
 8005174:	080052b7 	.word	0x080052b7
 8005178:	080052b7 	.word	0x080052b7
 800517c:	080052b7 	.word	0x080052b7
 8005180:	080052b7 	.word	0x080052b7
 8005184:	0800528b 	.word	0x0800528b

				  case 0:
					  if(getSideSensorStatusR() == true){
 8005188:	f000 fc06 	bl	8005998 <getSideSensorStatusR>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	f000 808e 	beq.w	80052b0 <running+0x1b4>
						  start_goal_line_cnt++;
 8005194:	4b61      	ldr	r3, [pc, #388]	; (800531c <running+0x220>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	3301      	adds	r3, #1
 800519a:	b2da      	uxtb	r2, r3
 800519c:	4b5f      	ldr	r3, [pc, #380]	; (800531c <running+0x220>)
 800519e:	701a      	strb	r2, [r3, #0]

						  if(mode == 1) startLogging();
 80051a0:	4b5f      	ldr	r3, [pc, #380]	; (8005320 <running+0x224>)
 80051a2:	881b      	ldrh	r3, [r3, #0]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d102      	bne.n	80051ae <running+0xb2>
 80051a8:	f000 fa80 	bl	80056ac <startLogging>
 80051ac:	e00c      	b.n	80051c8 <running+0xcc>
						  else if(mode == 2 || mode == 3) startVelocityUpdate();
 80051ae:	4b5c      	ldr	r3, [pc, #368]	; (8005320 <running+0x224>)
 80051b0:	881b      	ldrh	r3, [r3, #0]
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d003      	beq.n	80051be <running+0xc2>
 80051b6:	4b5a      	ldr	r3, [pc, #360]	; (8005320 <running+0x224>)
 80051b8:	881b      	ldrh	r3, [r3, #0]
 80051ba:	2b03      	cmp	r3, #3
 80051bc:	d102      	bne.n	80051c4 <running+0xc8>
 80051be:	f000 faad 	bl	800571c <startVelocityUpdate>
 80051c2:	e001      	b.n	80051c8 <running+0xcc>
						  else startTargetUpdate();
 80051c4:	f000 fa8e 	bl	80056e4 <startTargetUpdate>

						  clearGoalJudgeDistance();
 80051c8:	f7fc f910 	bl	80013ec <clearGoalJudgeDistance>
						  clearSideLineJudgeDistance();
 80051cc:	f7fc f91c 	bl	8001408 <clearSideLineJudgeDistance>
						  pattern = 5;
 80051d0:	2305      	movs	r3, #5
 80051d2:	80fb      	strh	r3, [r7, #6]
					  }
					  break;
 80051d4:	e06c      	b.n	80052b0 <running+0x1b4>

				  case 5:
					  if(getSideSensorStatusR() == false) pattern = 10;
 80051d6:	f000 fbdf 	bl	8005998 <getSideSensorStatusR>
 80051da:	4603      	mov	r3, r0
 80051dc:	f083 0301 	eor.w	r3, r3, #1
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <running+0xee>
 80051e6:	230a      	movs	r3, #10
 80051e8:	80fb      	strh	r3, [r7, #6]

				  case 10:
					  if(getSideSensorStatusL() == true){ //Leght side line detect
 80051ea:	f000 fbc9 	bl	8005980 <getSideSensorStatusL>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d004      	beq.n	80051fe <running+0x102>
						  goal_judge_flag = false;
 80051f4:	4b4b      	ldr	r3, [pc, #300]	; (8005324 <running+0x228>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 80051fa:	f7fc f8f7 	bl	80013ec <clearGoalJudgeDistance>
					  }

					  if(goal_judge_flag == false && getSideSensorStatusR() == true &&  getGoalJudgeDistance() >= 70){
 80051fe:	4b49      	ldr	r3, [pc, #292]	; (8005324 <running+0x228>)
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	f083 0301 	eor.w	r3, r3, #1
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d015      	beq.n	8005238 <running+0x13c>
 800520c:	f000 fbc4 	bl	8005998 <getSideSensorStatusR>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d010      	beq.n	8005238 <running+0x13c>
 8005216:	f7fc f8a1 	bl	800135c <getGoalJudgeDistance>
 800521a:	eeb0 7a40 	vmov.f32	s14, s0
 800521e:	eddf 7a42 	vldr	s15, [pc, #264]	; 8005328 <running+0x22c>
 8005222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522a:	db05      	blt.n	8005238 <running+0x13c>
						  goal_judge_flag = true;
 800522c:	4b3d      	ldr	r3, [pc, #244]	; (8005324 <running+0x228>)
 800522e:	2201      	movs	r2, #1
 8005230:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8005232:	f7fc f8db 	bl	80013ec <clearGoalJudgeDistance>
 8005236:	e019      	b.n	800526c <running+0x170>
					  }

					  else if(goal_judge_flag == true && getGoalJudgeDistance() >= 70){
 8005238:	4b3a      	ldr	r3, [pc, #232]	; (8005324 <running+0x228>)
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d015      	beq.n	800526c <running+0x170>
 8005240:	f7fc f88c 	bl	800135c <getGoalJudgeDistance>
 8005244:	eeb0 7a40 	vmov.f32	s14, s0
 8005248:	eddf 7a37 	vldr	s15, [pc, #220]	; 8005328 <running+0x22c>
 800524c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005254:	db0a      	blt.n	800526c <running+0x170>
						  start_goal_line_cnt++;
 8005256:	4b31      	ldr	r3, [pc, #196]	; (800531c <running+0x220>)
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	3301      	adds	r3, #1
 800525c:	b2da      	uxtb	r2, r3
 800525e:	4b2f      	ldr	r3, [pc, #188]	; (800531c <running+0x220>)
 8005260:	701a      	strb	r2, [r3, #0]
						  goal_judge_flag = false;
 8005262:	4b30      	ldr	r3, [pc, #192]	; (8005324 <running+0x228>)
 8005264:	2200      	movs	r2, #0
 8005266:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8005268:	f7fc f8c0 	bl	80013ec <clearGoalJudgeDistance>
					  }

					  if(start_goal_line_cnt >= 2){
 800526c:	4b2b      	ldr	r3, [pc, #172]	; (800531c <running+0x220>)
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d91f      	bls.n	80052b4 <running+0x1b8>
						  stopLogging();
 8005274:	f000 fa2a 	bl	80056cc <stopLogging>
						  stopVelocityUpdate();
 8005278:	f000 fa72 	bl	8005760 <stopVelocityUpdate>
						  stopTargetUpdate();
 800527c:	f000 fa42 	bl	8005704 <stopTargetUpdate>
						  stopAngleControl();
 8005280:	f7fb ff42 	bl	8001108 <stopAngleControl>
						  pattern = 20;
 8005284:	2314      	movs	r3, #20
 8005286:	80fb      	strh	r3, [r7, #6]
					  }

					  break;
 8005288:	e014      	b.n	80052b4 <running+0x1b8>

				  case 20:

					  setTargetVelocity(1.0);
 800528a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800528e:	f7fe f989 	bl	80035a4 <setTargetVelocity>
					  HAL_Delay(100);
 8005292:	2064      	movs	r0, #100	; 0x64
 8005294:	f001 f8d2 	bl	800643c <HAL_Delay>
					  setTargetVelocity(0);
 8005298:	ed9f 0a24 	vldr	s0, [pc, #144]	; 800532c <running+0x230>
 800529c:	f7fe f982 	bl	80035a4 <setTargetVelocity>
					  HAL_Delay(500);
 80052a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80052a4:	f001 f8ca 	bl	800643c <HAL_Delay>

					  goal_flag = true;
 80052a8:	4b21      	ldr	r3, [pc, #132]	; (8005330 <running+0x234>)
 80052aa:	2201      	movs	r2, #1
 80052ac:	701a      	strb	r2, [r3, #0]

					  break;
 80052ae:	e002      	b.n	80052b6 <running+0x1ba>
					  break;
 80052b0:	bf00      	nop
 80052b2:	e000      	b.n	80052b6 <running+0x1ba>
					  break;
 80052b4:	bf00      	nop
		}

		if(getCouseOutFlag() == true)
 80052b6:	f7fc ff6d 	bl	8002194 <getCouseOutFlag>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d009      	beq.n	80052d4 <running+0x1d8>
		{
			stopLogging();
 80052c0:	f000 fa04 	bl	80056cc <stopLogging>
			stopVelocityUpdate();
 80052c4:	f000 fa4c 	bl	8005760 <stopVelocityUpdate>
			stopTargetUpdate();
 80052c8:	f000 fa1c 	bl	8005704 <stopTargetUpdate>
			stopAngleControl();
 80052cc:	f7fb ff1c 	bl	8001108 <stopAngleControl>
		    pattern = 20;
 80052d0:	2314      	movs	r3, #20
 80052d2:	80fb      	strh	r3, [r7, #6]
	    }

		if(getTotalDistance() >= 1500)
 80052d4:	f7fc f834 	bl	8001340 <getTotalDistance>
 80052d8:	eeb0 7a40 	vmov.f32	s14, s0
 80052dc:	eddf 7a15 	vldr	s15, [pc, #84]	; 8005334 <running+0x238>
 80052e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052e8:	da00      	bge.n	80052ec <running+0x1f0>
 80052ea:	e009      	b.n	8005300 <running+0x204>
		{
			stopLogging();
 80052ec:	f000 f9ee 	bl	80056cc <stopLogging>
			stopVelocityUpdate();
 80052f0:	f000 fa36 	bl	8005760 <stopVelocityUpdate>
			stopTargetUpdate();
 80052f4:	f000 fa06 	bl	8005704 <stopTargetUpdate>
			stopAngleControl();
 80052f8:	f7fb ff06 	bl	8001108 <stopAngleControl>
			pattern = 20;
 80052fc:	2314      	movs	r3, #20
 80052fe:	80fb      	strh	r3, [r7, #6]
	while(goal_flag == false){
 8005300:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <running+0x234>)
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	f083 0301 	eor.w	r3, r3, #1
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	f47f af0b 	bne.w	8005126 <running+0x2a>
		}
	}
}
 8005310:	bf00      	nop
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	20018608 	.word	0x20018608
 800531c:	200185f2 	.word	0x200185f2
 8005320:	20018b58 	.word	0x20018b58
 8005324:	20018601 	.word	0x20018601
 8005328:	428c0000 	.word	0x428c0000
 800532c:	00000000 	.word	0x00000000
 8005330:	20018600 	.word	0x20018600
 8005334:	44bb8000 	.word	0x44bb8000

08005338 <runningFlip>:

void runningFlip()
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
	if(run_flag == true){
 800533c:	4b77      	ldr	r3, [pc, #476]	; (800551c <runningFlip+0x1e4>)
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 80e9 	beq.w	8005518 <runningFlip+0x1e0>
		setLED('G');
 8005346:	2047      	movs	r0, #71	; 0x47
 8005348:	f7fc fad4 	bl	80018f4 <setLED>
		//updateTargetVelocity();//速度の更新
		updateTargetpoint();//座標の更新
 800534c:	f7fe fb40 	bl	80039d0 <updateTargetpoint>
		setTargetVelocity(0.5);
 8005350:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8005354:	f7fe f926 	bl	80035a4 <setTargetVelocity>

		if(isTargetDistance(10) == true){
 8005358:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800535c:	f7ff feb4 	bl	80050c8 <isTargetDistance>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00d      	beq.n	8005382 <runningFlip+0x4a>
			saveLog();
 8005366:	f000 f931 	bl	80055cc <saveLog>

			if(isContinuousCurvature() == true){
 800536a:	f7ff fe3d 	bl	8004fe8 <isContinuousCurvature>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <runningFlip+0x42>
				//continuous_curve_check_cnt = 0;
				continuous_curve_flag = true;
 8005374:	4b6a      	ldr	r3, [pc, #424]	; (8005520 <runningFlip+0x1e8>)
 8005376:	2201      	movs	r2, #1
 8005378:	701a      	strb	r2, [r3, #0]
			}

			clearDistance10mm();
 800537a:	f7fc f87d 	bl	8001478 <clearDistance10mm>
			clearTheta10mm();
 800537e:	f7fc fa8f 	bl	80018a0 <clearTheta10mm>
		}

		//--- Cross Line Process ---//
		if(isCrossLine() == true && cross_line_ignore_flag == false){ //Cross line detect
 8005382:	f7ff fde3 	bl	8004f4c <isCrossLine>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d026      	beq.n	80053da <runningFlip+0xa2>
 800538c:	4b65      	ldr	r3, [pc, #404]	; (8005524 <runningFlip+0x1ec>)
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	f083 0301 	eor.w	r3, r3, #1
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d01f      	beq.n	80053da <runningFlip+0xa2>
			cross_line_ignore_flag = true;
 800539a:	4b62      	ldr	r3, [pc, #392]	; (8005524 <runningFlip+0x1ec>)
 800539c:	2201      	movs	r2, #1
 800539e:	701a      	strb	r2, [r3, #0]
			continuous_curve_flag = true;
 80053a0:	4b5f      	ldr	r3, [pc, #380]	; (8005520 <runningFlip+0x1e8>)
 80053a2:	2201      	movs	r2, #1
 80053a4:	701a      	strb	r2, [r3, #0]

			clearCrossLineIgnoreDistance();
 80053a6:	f7fc f83d 	bl	8001424 <clearCrossLineIgnoreDistance>
			clearSideLineIgnoreDistance();
 80053aa:	f7fc f849 	bl	8001440 <clearSideLineIgnoreDistance>

			if(mode == 1){
 80053ae:	4b5e      	ldr	r3, [pc, #376]	; (8005528 <runningFlip+0x1f0>)
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d10b      	bne.n	80053ce <runningFlip+0x96>
				correction_check_cnt_cross = 0;
 80053b6:	4b5d      	ldr	r3, [pc, #372]	; (800552c <runningFlip+0x1f4>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	801a      	strh	r2, [r3, #0]
				saveCross(getTotalDistance());
 80053bc:	f7fb ffc0 	bl	8001340 <getTotalDistance>
 80053c0:	eef0 7a40 	vmov.f32	s15, s0
 80053c4:	eeb0 0a67 	vmov.f32	s0, s15
 80053c8:	f7fd fd62 	bl	8002e90 <saveCross>
			if(mode == 1){
 80053cc:	e017      	b.n	80053fe <runningFlip+0xc6>
			}
			else{
				correction_check_cnt_cross = 0;
 80053ce:	4b57      	ldr	r3, [pc, #348]	; (800552c <runningFlip+0x1f4>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 80053d4:	f000 f9d0 	bl	8005778 <correctionTotalDistanceFromCrossLine>
			if(mode == 1){
 80053d8:	e011      	b.n	80053fe <runningFlip+0xc6>
				//saveDebug(getTotalDistance());
			}
		}
		else if(cross_line_ignore_flag == true && getCrossLineIgnoreDistance() >= 50){ //50
 80053da:	4b52      	ldr	r3, [pc, #328]	; (8005524 <runningFlip+0x1ec>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00d      	beq.n	80053fe <runningFlip+0xc6>
 80053e2:	f7fb ffe7 	bl	80013b4 <getCrossLineIgnoreDistance>
 80053e6:	eeb0 7a40 	vmov.f32	s14, s0
 80053ea:	eddf 7a51 	vldr	s15, [pc, #324]	; 8005530 <runningFlip+0x1f8>
 80053ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f6:	db02      	blt.n	80053fe <runningFlip+0xc6>
			cross_line_ignore_flag = false;
 80053f8:	4b4a      	ldr	r3, [pc, #296]	; (8005524 <runningFlip+0x1ec>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	701a      	strb	r2, [r3, #0]
		}

		//--- Side marker Process---//
		if(getSideSensorStatusR() == true){ //Right side line detect
 80053fe:	f000 facb 	bl	8005998 <getSideSensorStatusR>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d004      	beq.n	8005412 <runningFlip+0xda>
			side_line_judge_flag = false;
 8005408:	4b4a      	ldr	r3, [pc, #296]	; (8005534 <runningFlip+0x1fc>)
 800540a:	2200      	movs	r2, #0
 800540c:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 800540e:	f7fb fffb 	bl	8001408 <clearSideLineJudgeDistance>
		}
		if(side_line_judge_flag == false && getSideSensorStatusL() == true && getSideLineJudgeDistance() >= 60){
 8005412:	4b48      	ldr	r3, [pc, #288]	; (8005534 <runningFlip+0x1fc>)
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	f083 0301 	eor.w	r3, r3, #1
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d015      	beq.n	800544c <runningFlip+0x114>
 8005420:	f000 faae 	bl	8005980 <getSideSensorStatusL>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d010      	beq.n	800544c <runningFlip+0x114>
 800542a:	f7fb ffa5 	bl	8001378 <getSideLineJudgeDistance>
 800542e:	eeb0 7a40 	vmov.f32	s14, s0
 8005432:	eddf 7a41 	vldr	s15, [pc, #260]	; 8005538 <runningFlip+0x200>
 8005436:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800543a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543e:	db05      	blt.n	800544c <runningFlip+0x114>
			side_line_judge_flag = true;
 8005440:	4b3c      	ldr	r3, [pc, #240]	; (8005534 <runningFlip+0x1fc>)
 8005442:	2201      	movs	r2, #1
 8005444:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 8005446:	f7fb ffdf 	bl	8001408 <clearSideLineJudgeDistance>
 800544a:	e02f      	b.n	80054ac <runningFlip+0x174>
		}
		else if(side_line_judge_flag == true && getSideLineJudgeDistance() >= 60){ //Detect side line
 800544c:	4b39      	ldr	r3, [pc, #228]	; (8005534 <runningFlip+0x1fc>)
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d02b      	beq.n	80054ac <runningFlip+0x174>
 8005454:	f7fb ff90 	bl	8001378 <getSideLineJudgeDistance>
 8005458:	eeb0 7a40 	vmov.f32	s14, s0
 800545c:	eddf 7a36 	vldr	s15, [pc, #216]	; 8005538 <runningFlip+0x200>
 8005460:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005468:	db20      	blt.n	80054ac <runningFlip+0x174>
			clearSideLineJudgeDistance();
 800546a:	f7fb ffcd 	bl	8001408 <clearSideLineJudgeDistance>
			side_line_judge_flag= false;
 800546e:	4b31      	ldr	r3, [pc, #196]	; (8005534 <runningFlip+0x1fc>)
 8005470:	2200      	movs	r2, #0
 8005472:	701a      	strb	r2, [r3, #0]

			if(continuous_curve_flag == true){
 8005474:	4b2a      	ldr	r3, [pc, #168]	; (8005520 <runningFlip+0x1e8>)
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d017      	beq.n	80054ac <runningFlip+0x174>
				continuous_curve_flag = false;
 800547c:	4b28      	ldr	r3, [pc, #160]	; (8005520 <runningFlip+0x1e8>)
 800547e:	2200      	movs	r2, #0
 8005480:	701a      	strb	r2, [r3, #0]
				continuous_cnt_reset_flag = true;
 8005482:	4b2e      	ldr	r3, [pc, #184]	; (800553c <runningFlip+0x204>)
 8005484:	2201      	movs	r2, #1
 8005486:	701a      	strb	r2, [r3, #0]

				if(mode == 1){
 8005488:	4b27      	ldr	r3, [pc, #156]	; (8005528 <runningFlip+0x1f0>)
 800548a:	881b      	ldrh	r3, [r3, #0]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d10b      	bne.n	80054a8 <runningFlip+0x170>
					correction_check_cnt_side = 0;
 8005490:	4b2b      	ldr	r3, [pc, #172]	; (8005540 <runningFlip+0x208>)
 8005492:	2200      	movs	r2, #0
 8005494:	801a      	strh	r2, [r3, #0]
					saveSide(getTotalDistance());
 8005496:	f7fb ff53 	bl	8001340 <getTotalDistance>
 800549a:	eef0 7a40 	vmov.f32	s15, s0
 800549e:	eeb0 0a67 	vmov.f32	s0, s15
 80054a2:	f7fd fd0d 	bl	8002ec0 <saveSide>
 80054a6:	e001      	b.n	80054ac <runningFlip+0x174>
				}
				else{
					correctionTotalDistanceFromSideLine();
 80054a8:	f000 f9bc 	bl	8005824 <correctionTotalDistanceFromSideLine>
				}
			}
		}

		// Debug LED //
		correction_check_cnt_cross++;
 80054ac:	4b1f      	ldr	r3, [pc, #124]	; (800552c <runningFlip+0x1f4>)
 80054ae:	881b      	ldrh	r3, [r3, #0]
 80054b0:	3301      	adds	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	4b1d      	ldr	r3, [pc, #116]	; (800552c <runningFlip+0x1f4>)
 80054b6:	801a      	strh	r2, [r3, #0]
		correction_check_cnt_side++;
 80054b8:	4b21      	ldr	r3, [pc, #132]	; (8005540 <runningFlip+0x208>)
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	3301      	adds	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	4b1f      	ldr	r3, [pc, #124]	; (8005540 <runningFlip+0x208>)
 80054c2:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_cross >= 10000) correction_check_cnt_cross = 10000;
 80054c4:	4b19      	ldr	r3, [pc, #100]	; (800552c <runningFlip+0x1f4>)
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	f242 720f 	movw	r2, #9999	; 0x270f
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d903      	bls.n	80054d8 <runningFlip+0x1a0>
 80054d0:	4b16      	ldr	r3, [pc, #88]	; (800552c <runningFlip+0x1f4>)
 80054d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80054d6:	801a      	strh	r2, [r3, #0]
	    if(correction_check_cnt_side >= 10000) correction_check_cnt_side = 10000;
 80054d8:	4b19      	ldr	r3, [pc, #100]	; (8005540 <runningFlip+0x208>)
 80054da:	881b      	ldrh	r3, [r3, #0]
 80054dc:	f242 720f 	movw	r2, #9999	; 0x270f
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d903      	bls.n	80054ec <runningFlip+0x1b4>
 80054e4:	4b16      	ldr	r3, [pc, #88]	; (8005540 <runningFlip+0x208>)
 80054e6:	f242 7210 	movw	r2, #10000	; 0x2710
 80054ea:	801a      	strh	r2, [r3, #0]

	    if(correction_check_cnt_side <= 150) setLED2('G');
 80054ec:	4b14      	ldr	r3, [pc, #80]	; (8005540 <runningFlip+0x208>)
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	2b96      	cmp	r3, #150	; 0x96
 80054f2:	d803      	bhi.n	80054fc <runningFlip+0x1c4>
 80054f4:	2047      	movs	r0, #71	; 0x47
 80054f6:	f7fc facb 	bl	8001a90 <setLED2>
 80054fa:	e002      	b.n	8005502 <runningFlip+0x1ca>
	    else setLED2('N');
 80054fc:	204e      	movs	r0, #78	; 0x4e
 80054fe:	f7fc fac7 	bl	8001a90 <setLED2>

	    if(correction_check_cnt_side <= 150) setLED('B');
 8005502:	4b0f      	ldr	r3, [pc, #60]	; (8005540 <runningFlip+0x208>)
 8005504:	881b      	ldrh	r3, [r3, #0]
 8005506:	2b96      	cmp	r3, #150	; 0x96
 8005508:	d803      	bhi.n	8005512 <runningFlip+0x1da>
 800550a:	2042      	movs	r0, #66	; 0x42
 800550c:	f7fc f9f2 	bl	80018f4 <setLED>
	    else setLED('G');
	}
}
 8005510:	e002      	b.n	8005518 <runningFlip+0x1e0>
	    else setLED('G');
 8005512:	2047      	movs	r0, #71	; 0x47
 8005514:	f7fc f9ee 	bl	80018f4 <setLED>
}
 8005518:	bf00      	nop
 800551a:	bd80      	pop	{r7, pc}
 800551c:	20018604 	.word	0x20018604
 8005520:	20018603 	.word	0x20018603
 8005524:	200185fc 	.word	0x200185fc
 8005528:	20018b58 	.word	0x20018b58
 800552c:	200185f8 	.word	0x200185f8
 8005530:	42480000 	.word	0x42480000
 8005534:	200185fd 	.word	0x200185fd
 8005538:	42700000 	.word	0x42700000
 800553c:	20018602 	.word	0x20018602
 8005540:	200185fa 	.word	0x200185fa

08005544 <runningInit>:

void runningInit()
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
	if(mode == 1){
 8005548:	4b18      	ldr	r3, [pc, #96]	; (80055ac <runningInit+0x68>)
 800554a:	881b      	ldrh	r3, [r3, #0]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d105      	bne.n	800555c <runningInit+0x18>
		setLED('W');
 8005550:	2057      	movs	r0, #87	; 0x57
 8005552:	f7fc f9cf 	bl	80018f4 <setLED>
		ereaseLog();
 8005556:	f7fd fce3 	bl	8002f20 <ereaseLog>
 800555a:	e00b      	b.n	8005574 <runningInit+0x30>
	}
	else
	{
		ereaseDebugLog();
 800555c:	f7fd fd1c 	bl	8002f98 <ereaseDebugLog>
		loadDistance();
 8005560:	f7fd fd5a 	bl	8003018 <loadDistance>
		loadTheta();
 8005564:	f7fd fd96 	bl	8003094 <loadTheta>
		loadCross();
 8005568:	f7fd fdd2 	bl	8003110 <loadCross>
		loadSide();
 800556c:	f7fd fe0e 	bl	800318c <loadSide>
		//createVelocityTable();
		CreateXYcoordinates();
 8005570:	f7fe f8c4 	bl	80036fc <CreateXYcoordinates>
	}

	clearCrossLineIgnoreDistance();
 8005574:	f7fb ff56 	bl	8001424 <clearCrossLineIgnoreDistance>
	clearSideLineIgnoreDistance();
 8005578:	f7fb ff62 	bl	8001440 <clearSideLineIgnoreDistance>

	start_goal_line_cnt = 0;
 800557c:	4b0c      	ldr	r3, [pc, #48]	; (80055b0 <runningInit+0x6c>)
 800557e:	2200      	movs	r2, #0
 8005580:	701a      	strb	r2, [r3, #0]
	cross_line_ignore_flag = false;
 8005582:	4b0c      	ldr	r3, [pc, #48]	; (80055b4 <runningInit+0x70>)
 8005584:	2200      	movs	r2, #0
 8005586:	701a      	strb	r2, [r3, #0]
	side_line_judge_flag = false;
 8005588:	4b0b      	ldr	r3, [pc, #44]	; (80055b8 <runningInit+0x74>)
 800558a:	2200      	movs	r2, #0
 800558c:	701a      	strb	r2, [r3, #0]
	goal_judge_flag = false;
 800558e:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <runningInit+0x78>)
 8005590:	2200      	movs	r2, #0
 8005592:	701a      	strb	r2, [r3, #0]
	continuous_cnt_reset_flag = true;
 8005594:	4b0a      	ldr	r3, [pc, #40]	; (80055c0 <runningInit+0x7c>)
 8005596:	2201      	movs	r2, #1
 8005598:	701a      	strb	r2, [r3, #0]
	continuous_curve_flag = false;
 800559a:	4b0a      	ldr	r3, [pc, #40]	; (80055c4 <runningInit+0x80>)
 800559c:	2200      	movs	r2, #0
 800559e:	701a      	strb	r2, [r3, #0]
	run_flag = true;
 80055a0:	4b09      	ldr	r3, [pc, #36]	; (80055c8 <runningInit+0x84>)
 80055a2:	2201      	movs	r2, #1
 80055a4:	701a      	strb	r2, [r3, #0]
}
 80055a6:	bf00      	nop
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	20018b58 	.word	0x20018b58
 80055b0:	200185f2 	.word	0x200185f2
 80055b4:	200185fc 	.word	0x200185fc
 80055b8:	200185fd 	.word	0x200185fd
 80055bc:	20018601 	.word	0x20018601
 80055c0:	20018602 	.word	0x20018602
 80055c4:	20018603 	.word	0x20018603
 80055c8:	20018604 	.word	0x20018604

080055cc <saveLog>:

void saveLog(){
 80055cc:	b580      	push	{r7, lr}
 80055ce:	af00      	add	r7, sp, #0
	if(logging_flag == true){
 80055d0:	4b30      	ldr	r3, [pc, #192]	; (8005694 <saveLog+0xc8>)
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d010      	beq.n	80055fa <saveLog+0x2e>
		saveDistance(getDistance10mm());
 80055d8:	f7fb ff40 	bl	800145c <getDistance10mm>
 80055dc:	eef0 7a40 	vmov.f32	s15, s0
 80055e0:	eeb0 0a67 	vmov.f32	s0, s15
 80055e4:	f7fd fc24 	bl	8002e30 <saveDistance>
		saveTheta(getTheta10mm());
 80055e8:	f7fc f94c 	bl	8001884 <getTheta10mm>
 80055ec:	eef0 7a40 	vmov.f32	s15, s0
 80055f0:	eeb0 0a67 	vmov.f32	s0, s15
 80055f4:	f7fd fc34 	bl	8002e60 <saveTheta>
		//Error_XY_Debug(debug_now_X, debug_now_Y, debug_now_Theta);//誤差の計算関数
		//Velocity_Angularvelocity();//速度・車体角速度計算
		saveDebug(getCurrentVelocity());
		//saveDebug(getOutput_angularvelocity());
	}
}
 80055f8:	e04a      	b.n	8005690 <saveLog+0xc4>
	else if(velocity_update_flag == true){
 80055fa:	4b27      	ldr	r3, [pc, #156]	; (8005698 <saveLog+0xcc>)
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d010      	beq.n	8005624 <saveLog+0x58>
		saveDebug(getTargetVelocity());
 8005602:	f7fe f84f 	bl	80036a4 <getTargetVelocity>
 8005606:	eef0 7a40 	vmov.f32	s15, s0
 800560a:	eeb0 0a67 	vmov.f32	s0, s15
 800560e:	f7fd fc6f 	bl	8002ef0 <saveDebug>
		saveDebug(getCurrentVelocity());
 8005612:	f7fe f809 	bl	8003628 <getCurrentVelocity>
 8005616:	eef0 7a40 	vmov.f32	s15, s0
 800561a:	eeb0 0a67 	vmov.f32	s0, s15
 800561e:	f7fd fc67 	bl	8002ef0 <saveDebug>
}
 8005622:	e035      	b.n	8005690 <saveLog+0xc4>
	else if(target_update_flag == true){
 8005624:	4b1d      	ldr	r3, [pc, #116]	; (800569c <saveLog+0xd0>)
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d031      	beq.n	8005690 <saveLog+0xc4>
		debug_now_X = CurrentXcoordinates();
 800562c:	f7fe f928 	bl	8003880 <CurrentXcoordinates>
 8005630:	eef0 7a40 	vmov.f32	s15, s0
 8005634:	4b1a      	ldr	r3, [pc, #104]	; (80056a0 <saveLog+0xd4>)
 8005636:	edc3 7a00 	vstr	s15, [r3]
		debug_now_Y = CurrentYcoordinates();
 800563a:	f7fe f975 	bl	8003928 <CurrentYcoordinates>
 800563e:	eef0 7a40 	vmov.f32	s15, s0
 8005642:	4b18      	ldr	r3, [pc, #96]	; (80056a4 <saveLog+0xd8>)
 8005644:	edc3 7a00 	vstr	s15, [r3]
		debug_now_Theta = getaddTheta();
 8005648:	f7fc f938 	bl	80018bc <getaddTheta>
 800564c:	eef0 7a40 	vmov.f32	s15, s0
 8005650:	4b15      	ldr	r3, [pc, #84]	; (80056a8 <saveLog+0xdc>)
 8005652:	edc3 7a00 	vstr	s15, [r3]
		saveDebug(debug_now_X);//現在のx座標
 8005656:	4b12      	ldr	r3, [pc, #72]	; (80056a0 <saveLog+0xd4>)
 8005658:	edd3 7a00 	vldr	s15, [r3]
 800565c:	eeb0 0a67 	vmov.f32	s0, s15
 8005660:	f7fd fc46 	bl	8002ef0 <saveDebug>
		saveDebug(debug_now_Y);//現在のy座標
 8005664:	4b0f      	ldr	r3, [pc, #60]	; (80056a4 <saveLog+0xd8>)
 8005666:	edd3 7a00 	vldr	s15, [r3]
 800566a:	eeb0 0a67 	vmov.f32	s0, s15
 800566e:	f7fd fc3f 	bl	8002ef0 <saveDebug>
		saveDebug(debug_now_Theta);//現在の車体角速度
 8005672:	4b0d      	ldr	r3, [pc, #52]	; (80056a8 <saveLog+0xdc>)
 8005674:	edd3 7a00 	vldr	s15, [r3]
 8005678:	eeb0 0a67 	vmov.f32	s0, s15
 800567c:	f7fd fc38 	bl	8002ef0 <saveDebug>
		saveDebug(getCurrentVelocity());
 8005680:	f7fd ffd2 	bl	8003628 <getCurrentVelocity>
 8005684:	eef0 7a40 	vmov.f32	s15, s0
 8005688:	eeb0 0a67 	vmov.f32	s0, s15
 800568c:	f7fd fc30 	bl	8002ef0 <saveDebug>
}
 8005690:	bf00      	nop
 8005692:	bd80      	pop	{r7, pc}
 8005694:	20018605 	.word	0x20018605
 8005698:	20018607 	.word	0x20018607
 800569c:	20018606 	.word	0x20018606
 80056a0:	2001861c 	.word	0x2001861c
 80056a4:	20018620 	.word	0x20018620
 80056a8:	20018624 	.word	0x20018624

080056ac <startLogging>:

void startLogging(){
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
	clearDistance10mm();
 80056b0:	f7fb fee2 	bl	8001478 <clearDistance10mm>
	clearTheta10mm();
 80056b4:	f7fc f8f4 	bl	80018a0 <clearTheta10mm>
	clearTotalDistance();
 80056b8:	f7fb fe8a 	bl	80013d0 <clearTotalDistance>
	logging_flag = true;
 80056bc:	4b02      	ldr	r3, [pc, #8]	; (80056c8 <startLogging+0x1c>)
 80056be:	2201      	movs	r2, #1
 80056c0:	701a      	strb	r2, [r3, #0]
}
 80056c2:	bf00      	nop
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	20018605 	.word	0x20018605

080056cc <stopLogging>:

void stopLogging()
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
	logging_flag = false;
 80056d0:	4b03      	ldr	r3, [pc, #12]	; (80056e0 <stopLogging+0x14>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	701a      	strb	r2, [r3, #0]
}
 80056d6:	bf00      	nop
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr
 80056e0:	20018605 	.word	0x20018605

080056e4 <startTargetUpdate>:

void startTargetUpdate()
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
	clearDistance10mm();
 80056e8:	f7fb fec6 	bl	8001478 <clearDistance10mm>
	clearTheta10mm();
 80056ec:	f7fc f8d8 	bl	80018a0 <clearTheta10mm>
	clearaddTheta();
 80056f0:	f7fc f8f2 	bl	80018d8 <clearaddTheta>
	target_update_flag = true;
 80056f4:	4b02      	ldr	r3, [pc, #8]	; (8005700 <startTargetUpdate+0x1c>)
 80056f6:	2201      	movs	r2, #1
 80056f8:	701a      	strb	r2, [r3, #0]
}
 80056fa:	bf00      	nop
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	20018606 	.word	0x20018606

08005704 <stopTargetUpdate>:

void stopTargetUpdate()
{
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
	target_update_flag = false;
 8005708:	4b03      	ldr	r3, [pc, #12]	; (8005718 <stopTargetUpdate+0x14>)
 800570a:	2200      	movs	r2, #0
 800570c:	701a      	strb	r2, [r3, #0]
}
 800570e:	bf00      	nop
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr
 8005718:	20018606 	.word	0x20018606

0800571c <startVelocityUpdate>:

void startVelocityUpdate(){
 800571c:	b580      	push	{r7, lr}
 800571e:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005720:	f7fb feaa 	bl	8001478 <clearDistance10mm>
	clearTotalDistance();
 8005724:	f7fb fe54 	bl	80013d0 <clearTotalDistance>
	velocity_table_idx = 0;
 8005728:	4b08      	ldr	r3, [pc, #32]	; (800574c <startVelocityUpdate+0x30>)
 800572a:	2200      	movs	r2, #0
 800572c:	801a      	strh	r2, [r3, #0]
	ref_distance = 0;
 800572e:	4b08      	ldr	r3, [pc, #32]	; (8005750 <startVelocityUpdate+0x34>)
 8005730:	f04f 0200 	mov.w	r2, #0
 8005734:	601a      	str	r2, [r3, #0]
	velocity_update_flag = true;
 8005736:	4b07      	ldr	r3, [pc, #28]	; (8005754 <startVelocityUpdate+0x38>)
 8005738:	2201      	movs	r2, #1
 800573a:	701a      	strb	r2, [r3, #0]

	cross_line_idx = 0;
 800573c:	4b06      	ldr	r3, [pc, #24]	; (8005758 <startVelocityUpdate+0x3c>)
 800573e:	2200      	movs	r2, #0
 8005740:	801a      	strh	r2, [r3, #0]
	side_line_idx = 0;
 8005742:	4b06      	ldr	r3, [pc, #24]	; (800575c <startVelocityUpdate+0x40>)
 8005744:	2200      	movs	r2, #0
 8005746:	801a      	strh	r2, [r3, #0]
}
 8005748:	bf00      	nop
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20018b5a 	.word	0x20018b5a
 8005750:	20018b54 	.word	0x20018b54
 8005754:	20018607 	.word	0x20018607
 8005758:	200185f4 	.word	0x200185f4
 800575c:	200185f6 	.word	0x200185f6

08005760 <stopVelocityUpdate>:

void stopVelocityUpdate()
{
 8005760:	b480      	push	{r7}
 8005762:	af00      	add	r7, sp, #0
	velocity_update_flag = false;
 8005764:	4b03      	ldr	r3, [pc, #12]	; (8005774 <stopVelocityUpdate+0x14>)
 8005766:	2200      	movs	r2, #0
 8005768:	701a      	strb	r2, [r3, #0]
}
 800576a:	bf00      	nop
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	20018607 	.word	0x20018607

08005778 <correctionTotalDistanceFromCrossLine>:
		pre_target_velocity = velocity_table[velocity_table_idx];
	}
}

void correctionTotalDistanceFromCrossLine()//クロスでの距離補正
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
	while(cross_line_idx <= getCrossLogSize()){
 800577e:	e03f      	b.n	8005800 <correctionTotalDistanceFromCrossLine+0x88>
		float temp_crossline_distance = getCrossLog(cross_line_idx);
 8005780:	4b25      	ldr	r3, [pc, #148]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005782:	881b      	ldrh	r3, [r3, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f7fd fd91 	bl	80032ac <getCrossLog>
 800578a:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_crossline_distance - getTotalDistance());
 800578e:	f7fb fdd7 	bl	8001340 <getTotalDistance>
 8005792:	eeb0 7a40 	vmov.f32	s14, s0
 8005796:	edd7 7a01 	vldr	s15, [r7, #4]
 800579a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800579e:	eef0 7ae7 	vabs.f32	s15, s15
 80057a2:	edc7 7a00 	vstr	s15, [r7]
		if(diff <= 250){
 80057a6:	edd7 7a00 	vldr	s15, [r7]
 80057aa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800581c <correctionTotalDistanceFromCrossLine+0xa4>
 80057ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057b6:	d80d      	bhi.n	80057d4 <correctionTotalDistanceFromCrossLine+0x5c>
			correction_check_cnt_cross = 0;
 80057b8:	4b19      	ldr	r3, [pc, #100]	; (8005820 <correctionTotalDistanceFromCrossLine+0xa8>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_crossline_distance);
 80057be:	ed97 0a01 	vldr	s0, [r7, #4]
 80057c2:	f7fb fde7 	bl	8001394 <setTotalDistance>
			cross_line_idx++;
 80057c6:	4b14      	ldr	r3, [pc, #80]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 80057c8:	881b      	ldrh	r3, [r3, #0]
 80057ca:	3301      	adds	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	4b12      	ldr	r3, [pc, #72]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 80057d0:	801a      	strh	r2, [r3, #0]
			break;
 80057d2:	e01d      	b.n	8005810 <correctionTotalDistanceFromCrossLine+0x98>
		}
		cross_line_idx++;
 80057d4:	4b10      	ldr	r3, [pc, #64]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 80057d6:	881b      	ldrh	r3, [r3, #0]
 80057d8:	3301      	adds	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	4b0e      	ldr	r3, [pc, #56]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 80057de:	801a      	strh	r2, [r3, #0]

		if(cross_line_idx >= getCrossLogSize()){
 80057e0:	f7fd fbf6 	bl	8002fd0 <getCrossLogSize>
 80057e4:	4603      	mov	r3, r0
 80057e6:	461a      	mov	r2, r3
 80057e8:	4b0b      	ldr	r3, [pc, #44]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 80057ea:	881b      	ldrh	r3, [r3, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d807      	bhi.n	8005800 <correctionTotalDistanceFromCrossLine+0x88>
			cross_line_idx = getCrossLogSize() - 1;
 80057f0:	f7fd fbee 	bl	8002fd0 <getCrossLogSize>
 80057f4:	4603      	mov	r3, r0
 80057f6:	3b01      	subs	r3, #1
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	4b07      	ldr	r3, [pc, #28]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 80057fc:	801a      	strh	r2, [r3, #0]
			break;
 80057fe:	e007      	b.n	8005810 <correctionTotalDistanceFromCrossLine+0x98>
	while(cross_line_idx <= getCrossLogSize()){
 8005800:	f7fd fbe6 	bl	8002fd0 <getCrossLogSize>
 8005804:	4603      	mov	r3, r0
 8005806:	461a      	mov	r2, r3
 8005808:	4b03      	ldr	r3, [pc, #12]	; (8005818 <correctionTotalDistanceFromCrossLine+0xa0>)
 800580a:	881b      	ldrh	r3, [r3, #0]
 800580c:	429a      	cmp	r2, r3
 800580e:	d2b7      	bcs.n	8005780 <correctionTotalDistanceFromCrossLine+0x8>
		}
	}
}
 8005810:	bf00      	nop
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	200185f4 	.word	0x200185f4
 800581c:	437a0000 	.word	0x437a0000
 8005820:	200185f8 	.word	0x200185f8

08005824 <correctionTotalDistanceFromSideLine>:

void correctionTotalDistanceFromSideLine()//連続曲率後の距離補正
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
	while(side_line_idx <= getSideLogSize()){
 800582a:	e03f      	b.n	80058ac <correctionTotalDistanceFromSideLine+0x88>
		float temp_sideline_distance = getSideLog(side_line_idx);
 800582c:	4b25      	ldr	r3, [pc, #148]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	4618      	mov	r0, r3
 8005832:	f7fd fd51 	bl	80032d8 <getSideLog>
 8005836:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_sideline_distance - getTotalDistance());
 800583a:	f7fb fd81 	bl	8001340 <getTotalDistance>
 800583e:	eeb0 7a40 	vmov.f32	s14, s0
 8005842:	edd7 7a01 	vldr	s15, [r7, #4]
 8005846:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800584a:	eef0 7ae7 	vabs.f32	s15, s15
 800584e:	edc7 7a00 	vstr	s15, [r7]
		//if(diff <= 700){
		if(diff <= 250){
 8005852:	edd7 7a00 	vldr	s15, [r7]
 8005856:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80058c8 <correctionTotalDistanceFromSideLine+0xa4>
 800585a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800585e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005862:	d80d      	bhi.n	8005880 <correctionTotalDistanceFromSideLine+0x5c>
			correction_check_cnt_side = 0;
 8005864:	4b19      	ldr	r3, [pc, #100]	; (80058cc <correctionTotalDistanceFromSideLine+0xa8>)
 8005866:	2200      	movs	r2, #0
 8005868:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_sideline_distance);
 800586a:	ed97 0a01 	vldr	s0, [r7, #4]
 800586e:	f7fb fd91 	bl	8001394 <setTotalDistance>
			side_line_idx++;
 8005872:	4b14      	ldr	r3, [pc, #80]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 8005874:	881b      	ldrh	r3, [r3, #0]
 8005876:	3301      	adds	r3, #1
 8005878:	b29a      	uxth	r2, r3
 800587a:	4b12      	ldr	r3, [pc, #72]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 800587c:	801a      	strh	r2, [r3, #0]
			break;
 800587e:	e01d      	b.n	80058bc <correctionTotalDistanceFromSideLine+0x98>
		}
		side_line_idx++;
 8005880:	4b10      	ldr	r3, [pc, #64]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 8005882:	881b      	ldrh	r3, [r3, #0]
 8005884:	3301      	adds	r3, #1
 8005886:	b29a      	uxth	r2, r3
 8005888:	4b0e      	ldr	r3, [pc, #56]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 800588a:	801a      	strh	r2, [r3, #0]

		if(side_line_idx >= getSideLogSize()){
 800588c:	f7fd fbac 	bl	8002fe8 <getSideLogSize>
 8005890:	4603      	mov	r3, r0
 8005892:	461a      	mov	r2, r3
 8005894:	4b0b      	ldr	r3, [pc, #44]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	429a      	cmp	r2, r3
 800589a:	d807      	bhi.n	80058ac <correctionTotalDistanceFromSideLine+0x88>
			side_line_idx = getSideLogSize() - 1;
 800589c:	f7fd fba4 	bl	8002fe8 <getSideLogSize>
 80058a0:	4603      	mov	r3, r0
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	4b07      	ldr	r3, [pc, #28]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 80058a8:	801a      	strh	r2, [r3, #0]
			break;
 80058aa:	e007      	b.n	80058bc <correctionTotalDistanceFromSideLine+0x98>
	while(side_line_idx <= getSideLogSize()){
 80058ac:	f7fd fb9c 	bl	8002fe8 <getSideLogSize>
 80058b0:	4603      	mov	r3, r0
 80058b2:	461a      	mov	r2, r3
 80058b4:	4b03      	ldr	r3, [pc, #12]	; (80058c4 <correctionTotalDistanceFromSideLine+0xa0>)
 80058b6:	881b      	ldrh	r3, [r3, #0]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d2b7      	bcs.n	800582c <correctionTotalDistanceFromSideLine+0x8>
		}
	}
}
 80058bc:	bf00      	nop
 80058be:	3708      	adds	r7, #8
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	200185f6 	.word	0x200185f6
 80058c8:	437a0000 	.word	0x437a0000
 80058cc:	200185fa 	.word	0x200185fa

080058d0 <getgoalStatus>:
		th = th + temp_theta;
	}
}
*/
bool getgoalStatus()
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
	return goal_flag;
 80058d4:	4b03      	ldr	r3, [pc, #12]	; (80058e4 <getgoalStatus+0x14>)
 80058d6:	781b      	ldrb	r3, [r3, #0]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	20018600 	.word	0x20018600

080058e8 <getTargetUpdateflag>:

bool getTargetUpdateflag()
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
	return target_update_flag;
 80058ec:	4b03      	ldr	r3, [pc, #12]	; (80058fc <getTargetUpdateflag+0x14>)
 80058ee:	781b      	ldrb	r3, [r3, #0]
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	20018606 	.word	0x20018606

08005900 <setVelocityRange>:

void setVelocityRange(float min_vel, float max_vel)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	ed87 0a01 	vstr	s0, [r7, #4]
 800590a:	edc7 0a00 	vstr	s1, [r7]
	min_velocity = min_vel;
 800590e:	4a06      	ldr	r2, [pc, #24]	; (8005928 <setVelocityRange+0x28>)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6013      	str	r3, [r2, #0]
	max_velocity = max_vel;
 8005914:	4a05      	ldr	r2, [pc, #20]	; (800592c <setVelocityRange+0x2c>)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6013      	str	r3, [r2, #0]
}
 800591a:	bf00      	nop
 800591c:	370c      	adds	r7, #12
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	20018608 	.word	0x20018608
 800592c:	2001860c 	.word	0x2001860c

08005930 <setAccDec>:

void setAccDec(float acc, float dec)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	ed87 0a01 	vstr	s0, [r7, #4]
 800593a:	edc7 0a00 	vstr	s1, [r7]
	acceleration = acc;
 800593e:	4a06      	ldr	r2, [pc, #24]	; (8005958 <setAccDec+0x28>)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6013      	str	r3, [r2, #0]
	deceleration = dec;
 8005944:	4a05      	ldr	r2, [pc, #20]	; (800595c <setAccDec+0x2c>)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	6013      	str	r3, [r2, #0]
}
 800594a:	bf00      	nop
 800594c:	370c      	adds	r7, #12
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	20018610 	.word	0x20018610
 800595c:	20018614 	.word	0x20018614

08005960 <setStraightRadius>:

void setStraightRadius(float radius)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	ed87 0a01 	vstr	s0, [r7, #4]
	straight_radius = radius;
 800596a:	4a04      	ldr	r2, [pc, #16]	; (800597c <setStraightRadius+0x1c>)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6013      	str	r3, [r2, #0]
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	20018618 	.word	0x20018618

08005980 <getSideSensorStatusL>:
	return min_velocity;
}

//↓sidesensorjob
bool getSideSensorStatusL()
{
 8005980:	b480      	push	{r7}
 8005982:	af00      	add	r7, sp, #0
	return side_sensor_l;
 8005984:	4b03      	ldr	r3, [pc, #12]	; (8005994 <getSideSensorStatusL+0x14>)
 8005986:	781b      	ldrb	r3, [r3, #0]
}
 8005988:	4618      	mov	r0, r3
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	200185fe 	.word	0x200185fe

08005998 <getSideSensorStatusR>:

bool getSideSensorStatusR()
{
 8005998:	b480      	push	{r7}
 800599a:	af00      	add	r7, sp, #0
	return side_sensor_r;
 800599c:	4b03      	ldr	r3, [pc, #12]	; (80059ac <getSideSensorStatusR+0x14>)
 800599e:	781b      	ldrb	r3, [r3, #0]
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	200185ff 	.word	0x200185ff

080059b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059b6:	2300      	movs	r3, #0
 80059b8:	607b      	str	r3, [r7, #4]
 80059ba:	4b10      	ldr	r3, [pc, #64]	; (80059fc <HAL_MspInit+0x4c>)
 80059bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059be:	4a0f      	ldr	r2, [pc, #60]	; (80059fc <HAL_MspInit+0x4c>)
 80059c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059c4:	6453      	str	r3, [r2, #68]	; 0x44
 80059c6:	4b0d      	ldr	r3, [pc, #52]	; (80059fc <HAL_MspInit+0x4c>)
 80059c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059ce:	607b      	str	r3, [r7, #4]
 80059d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059d2:	2300      	movs	r3, #0
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	4b09      	ldr	r3, [pc, #36]	; (80059fc <HAL_MspInit+0x4c>)
 80059d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059da:	4a08      	ldr	r2, [pc, #32]	; (80059fc <HAL_MspInit+0x4c>)
 80059dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059e0:	6413      	str	r3, [r2, #64]	; 0x40
 80059e2:	4b06      	ldr	r3, [pc, #24]	; (80059fc <HAL_MspInit+0x4c>)
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ea:	603b      	str	r3, [r7, #0]
 80059ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40023800 	.word	0x40023800

08005a00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b08e      	sub	sp, #56	; 0x38
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	605a      	str	r2, [r3, #4]
 8005a12:	609a      	str	r2, [r3, #8]
 8005a14:	60da      	str	r2, [r3, #12]
 8005a16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a79      	ldr	r2, [pc, #484]	; (8005c04 <HAL_ADC_MspInit+0x204>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d158      	bne.n	8005ad4 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a22:	2300      	movs	r3, #0
 8005a24:	623b      	str	r3, [r7, #32]
 8005a26:	4b78      	ldr	r3, [pc, #480]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2a:	4a77      	ldr	r2, [pc, #476]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a30:	6453      	str	r3, [r2, #68]	; 0x44
 8005a32:	4b75      	ldr	r3, [pc, #468]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a3a:	623b      	str	r3, [r7, #32]
 8005a3c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a3e:	2300      	movs	r3, #0
 8005a40:	61fb      	str	r3, [r7, #28]
 8005a42:	4b71      	ldr	r3, [pc, #452]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a46:	4a70      	ldr	r2, [pc, #448]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005a48:	f043 0304 	orr.w	r3, r3, #4
 8005a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a4e:	4b6e      	ldr	r3, [pc, #440]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a52:	f003 0304 	and.w	r3, r3, #4
 8005a56:	61fb      	str	r3, [r7, #28]
 8005a58:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005a5a:	230e      	movs	r3, #14
 8005a5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a62:	2300      	movs	r3, #0
 8005a64:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	4867      	ldr	r0, [pc, #412]	; (8005c0c <HAL_ADC_MspInit+0x20c>)
 8005a6e:	f001 ff65 	bl	800793c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005a72:	4b67      	ldr	r3, [pc, #412]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a74:	4a67      	ldr	r2, [pc, #412]	; (8005c14 <HAL_ADC_MspInit+0x214>)
 8005a76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005a78:	4b65      	ldr	r3, [pc, #404]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a7e:	4b64      	ldr	r3, [pc, #400]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a84:	4b62      	ldr	r3, [pc, #392]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005a8a:	4b61      	ldr	r3, [pc, #388]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005a92:	4b5f      	ldr	r3, [pc, #380]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005a9a:	4b5d      	ldr	r3, [pc, #372]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005aa0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005aa2:	4b5b      	ldr	r3, [pc, #364]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005aa4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005aa8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005aaa:	4b59      	ldr	r3, [pc, #356]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ab0:	4b57      	ldr	r3, [pc, #348]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005ab6:	4856      	ldr	r0, [pc, #344]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005ab8:	f001 f9e8 	bl	8006e8c <HAL_DMA_Init>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8005ac2:	f7ff f91b 	bl	8004cfc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a51      	ldr	r2, [pc, #324]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005aca:	639a      	str	r2, [r3, #56]	; 0x38
 8005acc:	4a50      	ldr	r2, [pc, #320]	; (8005c10 <HAL_ADC_MspInit+0x210>)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005ad2:	e092      	b.n	8005bfa <HAL_ADC_MspInit+0x1fa>
  else if(hadc->Instance==ADC2)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a4f      	ldr	r2, [pc, #316]	; (8005c18 <HAL_ADC_MspInit+0x218>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	f040 808d 	bne.w	8005bfa <HAL_ADC_MspInit+0x1fa>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	61bb      	str	r3, [r7, #24]
 8005ae4:	4b48      	ldr	r3, [pc, #288]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ae8:	4a47      	ldr	r2, [pc, #284]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005aea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005aee:	6453      	str	r3, [r2, #68]	; 0x44
 8005af0:	4b45      	ldr	r3, [pc, #276]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005af8:	61bb      	str	r3, [r7, #24]
 8005afa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005afc:	2300      	movs	r3, #0
 8005afe:	617b      	str	r3, [r7, #20]
 8005b00:	4b41      	ldr	r3, [pc, #260]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b04:	4a40      	ldr	r2, [pc, #256]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b06:	f043 0301 	orr.w	r3, r3, #1
 8005b0a:	6313      	str	r3, [r2, #48]	; 0x30
 8005b0c:	4b3e      	ldr	r3, [pc, #248]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b18:	2300      	movs	r3, #0
 8005b1a:	613b      	str	r3, [r7, #16]
 8005b1c:	4b3a      	ldr	r3, [pc, #232]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b20:	4a39      	ldr	r2, [pc, #228]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b22:	f043 0304 	orr.w	r3, r3, #4
 8005b26:	6313      	str	r3, [r2, #48]	; 0x30
 8005b28:	4b37      	ldr	r3, [pc, #220]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b2c:	f003 0304 	and.w	r3, r3, #4
 8005b30:	613b      	str	r3, [r7, #16]
 8005b32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b34:	2300      	movs	r3, #0
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	4b33      	ldr	r3, [pc, #204]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3c:	4a32      	ldr	r2, [pc, #200]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b3e:	f043 0302 	orr.w	r3, r3, #2
 8005b42:	6313      	str	r3, [r2, #48]	; 0x30
 8005b44:	4b30      	ldr	r3, [pc, #192]	; (8005c08 <HAL_ADC_MspInit+0x208>)
 8005b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	60fb      	str	r3, [r7, #12]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005b50:	23ff      	movs	r3, #255	; 0xff
 8005b52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b54:	2303      	movs	r3, #3
 8005b56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b60:	4619      	mov	r1, r3
 8005b62:	482e      	ldr	r0, [pc, #184]	; (8005c1c <HAL_ADC_MspInit+0x21c>)
 8005b64:	f001 feea 	bl	800793c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005b68:	2330      	movs	r3, #48	; 0x30
 8005b6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b70:	2300      	movs	r3, #0
 8005b72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4824      	ldr	r0, [pc, #144]	; (8005c0c <HAL_ADC_MspInit+0x20c>)
 8005b7c:	f001 fede 	bl	800793c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005b80:	2303      	movs	r3, #3
 8005b82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b84:	2303      	movs	r3, #3
 8005b86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b90:	4619      	mov	r1, r3
 8005b92:	4823      	ldr	r0, [pc, #140]	; (8005c20 <HAL_ADC_MspInit+0x220>)
 8005b94:	f001 fed2 	bl	800793c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8005b98:	4b22      	ldr	r3, [pc, #136]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005b9a:	4a23      	ldr	r2, [pc, #140]	; (8005c28 <HAL_ADC_MspInit+0x228>)
 8005b9c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005b9e:	4b21      	ldr	r3, [pc, #132]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005ba0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ba4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ba6:	4b1f      	ldr	r3, [pc, #124]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bac:	4b1d      	ldr	r3, [pc, #116]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005bb2:	4b1c      	ldr	r3, [pc, #112]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005bb8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005bba:	4b1a      	ldr	r3, [pc, #104]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005bc0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005bc2:	4b18      	ldr	r3, [pc, #96]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005bc8:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005bca:	4b16      	ldr	r3, [pc, #88]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bcc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005bd0:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005bd2:	4b14      	ldr	r3, [pc, #80]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005bd8:	4b12      	ldr	r3, [pc, #72]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005bde:	4811      	ldr	r0, [pc, #68]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005be0:	f001 f954 	bl	8006e8c <HAL_DMA_Init>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <HAL_ADC_MspInit+0x1ee>
      Error_Handler();
 8005bea:	f7ff f887 	bl	8004cfc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a0c      	ldr	r2, [pc, #48]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bf2:	639a      	str	r2, [r3, #56]	; 0x38
 8005bf4:	4a0b      	ldr	r2, [pc, #44]	; (8005c24 <HAL_ADC_MspInit+0x224>)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005bfa:	bf00      	nop
 8005bfc:	3738      	adds	r7, #56	; 0x38
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	40012000 	.word	0x40012000
 8005c08:	40023800 	.word	0x40023800
 8005c0c:	40020800 	.word	0x40020800
 8005c10:	200189c4 	.word	0x200189c4
 8005c14:	40026410 	.word	0x40026410
 8005c18:	40012100 	.word	0x40012100
 8005c1c:	40020000 	.word	0x40020000
 8005c20:	40020400 	.word	0x40020400
 8005c24:	20018aac 	.word	0x20018aac
 8005c28:	40026440 	.word	0x40026440

08005c2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08a      	sub	sp, #40	; 0x28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c34:	f107 0314 	add.w	r3, r7, #20
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	605a      	str	r2, [r3, #4]
 8005c3e:	609a      	str	r2, [r3, #8]
 8005c40:	60da      	str	r2, [r3, #12]
 8005c42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a19      	ldr	r2, [pc, #100]	; (8005cb0 <HAL_I2C_MspInit+0x84>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d12c      	bne.n	8005ca8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c4e:	2300      	movs	r3, #0
 8005c50:	613b      	str	r3, [r7, #16]
 8005c52:	4b18      	ldr	r3, [pc, #96]	; (8005cb4 <HAL_I2C_MspInit+0x88>)
 8005c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c56:	4a17      	ldr	r2, [pc, #92]	; (8005cb4 <HAL_I2C_MspInit+0x88>)
 8005c58:	f043 0302 	orr.w	r3, r3, #2
 8005c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c5e:	4b15      	ldr	r3, [pc, #84]	; (8005cb4 <HAL_I2C_MspInit+0x88>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	613b      	str	r3, [r7, #16]
 8005c68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005c6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005c70:	2312      	movs	r3, #18
 8005c72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c74:	2301      	movs	r3, #1
 8005c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c80:	f107 0314 	add.w	r3, r7, #20
 8005c84:	4619      	mov	r1, r3
 8005c86:	480c      	ldr	r0, [pc, #48]	; (8005cb8 <HAL_I2C_MspInit+0x8c>)
 8005c88:	f001 fe58 	bl	800793c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60fb      	str	r3, [r7, #12]
 8005c90:	4b08      	ldr	r3, [pc, #32]	; (8005cb4 <HAL_I2C_MspInit+0x88>)
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	4a07      	ldr	r2, [pc, #28]	; (8005cb4 <HAL_I2C_MspInit+0x88>)
 8005c96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005c9a:	6413      	str	r3, [r2, #64]	; 0x40
 8005c9c:	4b05      	ldr	r3, [pc, #20]	; (8005cb4 <HAL_I2C_MspInit+0x88>)
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005ca8:	bf00      	nop
 8005caa:	3728      	adds	r7, #40	; 0x28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	40005400 	.word	0x40005400
 8005cb4:	40023800 	.word	0x40023800
 8005cb8:	40020400 	.word	0x40020400

08005cbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b08a      	sub	sp, #40	; 0x28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cc4:	f107 0314 	add.w	r3, r7, #20
 8005cc8:	2200      	movs	r2, #0
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	605a      	str	r2, [r3, #4]
 8005cce:	609a      	str	r2, [r3, #8]
 8005cd0:	60da      	str	r2, [r3, #12]
 8005cd2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a19      	ldr	r2, [pc, #100]	; (8005d40 <HAL_SPI_MspInit+0x84>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d12c      	bne.n	8005d38 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005cde:	2300      	movs	r3, #0
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	4b18      	ldr	r3, [pc, #96]	; (8005d44 <HAL_SPI_MspInit+0x88>)
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce6:	4a17      	ldr	r2, [pc, #92]	; (8005d44 <HAL_SPI_MspInit+0x88>)
 8005ce8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cec:	6413      	str	r3, [r2, #64]	; 0x40
 8005cee:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <HAL_SPI_MspInit+0x88>)
 8005cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005cf6:	613b      	str	r3, [r7, #16]
 8005cf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]
 8005cfe:	4b11      	ldr	r3, [pc, #68]	; (8005d44 <HAL_SPI_MspInit+0x88>)
 8005d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d02:	4a10      	ldr	r2, [pc, #64]	; (8005d44 <HAL_SPI_MspInit+0x88>)
 8005d04:	f043 0304 	orr.w	r3, r3, #4
 8005d08:	6313      	str	r3, [r2, #48]	; 0x30
 8005d0a:	4b0e      	ldr	r3, [pc, #56]	; (8005d44 <HAL_SPI_MspInit+0x88>)
 8005d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0e:	f003 0304 	and.w	r3, r3, #4
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005d16:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d20:	2300      	movs	r3, #0
 8005d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d24:	2303      	movs	r3, #3
 8005d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005d28:	2306      	movs	r3, #6
 8005d2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d2c:	f107 0314 	add.w	r3, r7, #20
 8005d30:	4619      	mov	r1, r3
 8005d32:	4805      	ldr	r0, [pc, #20]	; (8005d48 <HAL_SPI_MspInit+0x8c>)
 8005d34:	f001 fe02 	bl	800793c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005d38:	bf00      	nop
 8005d3a:	3728      	adds	r7, #40	; 0x28
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	40003c00 	.word	0x40003c00
 8005d44:	40023800 	.word	0x40023800
 8005d48:	40020800 	.word	0x40020800

08005d4c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b085      	sub	sp, #20
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a15      	ldr	r2, [pc, #84]	; (8005db0 <HAL_TIM_PWM_MspInit+0x64>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d10e      	bne.n	8005d7c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60fb      	str	r3, [r7, #12]
 8005d62:	4b14      	ldr	r3, [pc, #80]	; (8005db4 <HAL_TIM_PWM_MspInit+0x68>)
 8005d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d66:	4a13      	ldr	r2, [pc, #76]	; (8005db4 <HAL_TIM_PWM_MspInit+0x68>)
 8005d68:	f043 0301 	orr.w	r3, r3, #1
 8005d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8005d6e:	4b11      	ldr	r3, [pc, #68]	; (8005db4 <HAL_TIM_PWM_MspInit+0x68>)
 8005d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005d7a:	e012      	b.n	8005da2 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a0d      	ldr	r2, [pc, #52]	; (8005db8 <HAL_TIM_PWM_MspInit+0x6c>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d10d      	bne.n	8005da2 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005d86:	2300      	movs	r3, #0
 8005d88:	60bb      	str	r3, [r7, #8]
 8005d8a:	4b0a      	ldr	r3, [pc, #40]	; (8005db4 <HAL_TIM_PWM_MspInit+0x68>)
 8005d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8e:	4a09      	ldr	r2, [pc, #36]	; (8005db4 <HAL_TIM_PWM_MspInit+0x68>)
 8005d90:	f043 0302 	orr.w	r3, r3, #2
 8005d94:	6453      	str	r3, [r2, #68]	; 0x44
 8005d96:	4b07      	ldr	r3, [pc, #28]	; (8005db4 <HAL_TIM_PWM_MspInit+0x68>)
 8005d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	60bb      	str	r3, [r7, #8]
 8005da0:	68bb      	ldr	r3, [r7, #8]
}
 8005da2:	bf00      	nop
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	40010000 	.word	0x40010000
 8005db4:	40023800 	.word	0x40023800
 8005db8:	40010400 	.word	0x40010400

08005dbc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08c      	sub	sp, #48	; 0x30
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dc4:	f107 031c 	add.w	r3, r7, #28
 8005dc8:	2200      	movs	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	605a      	str	r2, [r3, #4]
 8005dce:	609a      	str	r2, [r3, #8]
 8005dd0:	60da      	str	r2, [r3, #12]
 8005dd2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a32      	ldr	r2, [pc, #200]	; (8005ea4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d12c      	bne.n	8005e38 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005dde:	2300      	movs	r3, #0
 8005de0:	61bb      	str	r3, [r7, #24]
 8005de2:	4b31      	ldr	r3, [pc, #196]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de6:	4a30      	ldr	r2, [pc, #192]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005de8:	f043 0302 	orr.w	r3, r3, #2
 8005dec:	6413      	str	r3, [r2, #64]	; 0x40
 8005dee:	4b2e      	ldr	r3, [pc, #184]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	61bb      	str	r3, [r7, #24]
 8005df8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	617b      	str	r3, [r7, #20]
 8005dfe:	4b2a      	ldr	r3, [pc, #168]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e02:	4a29      	ldr	r2, [pc, #164]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e04:	f043 0302 	orr.w	r3, r3, #2
 8005e08:	6313      	str	r3, [r2, #48]	; 0x30
 8005e0a:	4b27      	ldr	r3, [pc, #156]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005e16:	2330      	movs	r3, #48	; 0x30
 8005e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e22:	2300      	movs	r3, #0
 8005e24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e26:	2302      	movs	r3, #2
 8005e28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e2a:	f107 031c 	add.w	r3, r7, #28
 8005e2e:	4619      	mov	r1, r3
 8005e30:	481e      	ldr	r0, [pc, #120]	; (8005eac <HAL_TIM_Encoder_MspInit+0xf0>)
 8005e32:	f001 fd83 	bl	800793c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005e36:	e030      	b.n	8005e9a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1c      	ldr	r2, [pc, #112]	; (8005eb0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d12b      	bne.n	8005e9a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005e42:	2300      	movs	r3, #0
 8005e44:	613b      	str	r3, [r7, #16]
 8005e46:	4b18      	ldr	r3, [pc, #96]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	4a17      	ldr	r2, [pc, #92]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e4c:	f043 0304 	orr.w	r3, r3, #4
 8005e50:	6413      	str	r3, [r2, #64]	; 0x40
 8005e52:	4b15      	ldr	r3, [pc, #84]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	f003 0304 	and.w	r3, r3, #4
 8005e5a:	613b      	str	r3, [r7, #16]
 8005e5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]
 8005e62:	4b11      	ldr	r3, [pc, #68]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e66:	4a10      	ldr	r2, [pc, #64]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e68:	f043 0302 	orr.w	r3, r3, #2
 8005e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8005e6e:	4b0e      	ldr	r3, [pc, #56]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0xec>)
 8005e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005e7a:	23c0      	movs	r3, #192	; 0xc0
 8005e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e7e:	2302      	movs	r3, #2
 8005e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e86:	2300      	movs	r3, #0
 8005e88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005e8a:	2302      	movs	r3, #2
 8005e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e8e:	f107 031c 	add.w	r3, r7, #28
 8005e92:	4619      	mov	r1, r3
 8005e94:	4805      	ldr	r0, [pc, #20]	; (8005eac <HAL_TIM_Encoder_MspInit+0xf0>)
 8005e96:	f001 fd51 	bl	800793c <HAL_GPIO_Init>
}
 8005e9a:	bf00      	nop
 8005e9c:	3730      	adds	r7, #48	; 0x30
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	40000400 	.word	0x40000400
 8005ea8:	40023800 	.word	0x40023800
 8005eac:	40020400 	.word	0x40020400
 8005eb0:	40000800 	.word	0x40000800

08005eb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a1c      	ldr	r2, [pc, #112]	; (8005f34 <HAL_TIM_Base_MspInit+0x80>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d116      	bne.n	8005ef4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60fb      	str	r3, [r7, #12]
 8005eca:	4b1b      	ldr	r3, [pc, #108]	; (8005f38 <HAL_TIM_Base_MspInit+0x84>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	4a1a      	ldr	r2, [pc, #104]	; (8005f38 <HAL_TIM_Base_MspInit+0x84>)
 8005ed0:	f043 0310 	orr.w	r3, r3, #16
 8005ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ed6:	4b18      	ldr	r3, [pc, #96]	; (8005f38 <HAL_TIM_Base_MspInit+0x84>)
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eda:	f003 0310 	and.w	r3, r3, #16
 8005ede:	60fb      	str	r3, [r7, #12]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	2036      	movs	r0, #54	; 0x36
 8005ee8:	f000 ff99 	bl	8006e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005eec:	2036      	movs	r0, #54	; 0x36
 8005eee:	f000 ffb2 	bl	8006e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005ef2:	e01a      	b.n	8005f2a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a10      	ldr	r2, [pc, #64]	; (8005f3c <HAL_TIM_Base_MspInit+0x88>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d115      	bne.n	8005f2a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	4b0d      	ldr	r3, [pc, #52]	; (8005f38 <HAL_TIM_Base_MspInit+0x84>)
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	4a0c      	ldr	r2, [pc, #48]	; (8005f38 <HAL_TIM_Base_MspInit+0x84>)
 8005f08:	f043 0320 	orr.w	r3, r3, #32
 8005f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8005f0e:	4b0a      	ldr	r3, [pc, #40]	; (8005f38 <HAL_TIM_Base_MspInit+0x84>)
 8005f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	60bb      	str	r3, [r7, #8]
 8005f18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	2037      	movs	r0, #55	; 0x37
 8005f20:	f000 ff7d 	bl	8006e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005f24:	2037      	movs	r0, #55	; 0x37
 8005f26:	f000 ff96 	bl	8006e56 <HAL_NVIC_EnableIRQ>
}
 8005f2a:	bf00      	nop
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	40001000 	.word	0x40001000
 8005f38:	40023800 	.word	0x40023800
 8005f3c:	40001400 	.word	0x40001400

08005f40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b08a      	sub	sp, #40	; 0x28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f48:	f107 0314 	add.w	r3, r7, #20
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]
 8005f50:	605a      	str	r2, [r3, #4]
 8005f52:	609a      	str	r2, [r3, #8]
 8005f54:	60da      	str	r2, [r3, #12]
 8005f56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a25      	ldr	r2, [pc, #148]	; (8005ff4 <HAL_TIM_MspPostInit+0xb4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d11f      	bne.n	8005fa2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f62:	2300      	movs	r3, #0
 8005f64:	613b      	str	r3, [r7, #16]
 8005f66:	4b24      	ldr	r3, [pc, #144]	; (8005ff8 <HAL_TIM_MspPostInit+0xb8>)
 8005f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6a:	4a23      	ldr	r2, [pc, #140]	; (8005ff8 <HAL_TIM_MspPostInit+0xb8>)
 8005f6c:	f043 0301 	orr.w	r3, r3, #1
 8005f70:	6313      	str	r3, [r2, #48]	; 0x30
 8005f72:	4b21      	ldr	r3, [pc, #132]	; (8005ff8 <HAL_TIM_MspPostInit+0xb8>)
 8005f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	613b      	str	r3, [r7, #16]
 8005f7c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005f7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f84:	2302      	movs	r3, #2
 8005f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005f90:	2301      	movs	r3, #1
 8005f92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f94:	f107 0314 	add.w	r3, r7, #20
 8005f98:	4619      	mov	r1, r3
 8005f9a:	4818      	ldr	r0, [pc, #96]	; (8005ffc <HAL_TIM_MspPostInit+0xbc>)
 8005f9c:	f001 fcce 	bl	800793c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005fa0:	e023      	b.n	8005fea <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM8)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a16      	ldr	r2, [pc, #88]	; (8006000 <HAL_TIM_MspPostInit+0xc0>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d11e      	bne.n	8005fea <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fac:	2300      	movs	r3, #0
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	4b11      	ldr	r3, [pc, #68]	; (8005ff8 <HAL_TIM_MspPostInit+0xb8>)
 8005fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb4:	4a10      	ldr	r2, [pc, #64]	; (8005ff8 <HAL_TIM_MspPostInit+0xb8>)
 8005fb6:	f043 0304 	orr.w	r3, r3, #4
 8005fba:	6313      	str	r3, [r2, #48]	; 0x30
 8005fbc:	4b0e      	ldr	r3, [pc, #56]	; (8005ff8 <HAL_TIM_MspPostInit+0xb8>)
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	60fb      	str	r3, [r7, #12]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8005fc8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8005fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fce:	2302      	movs	r3, #2
 8005fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fde:	f107 0314 	add.w	r3, r7, #20
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	4807      	ldr	r0, [pc, #28]	; (8006004 <HAL_TIM_MspPostInit+0xc4>)
 8005fe6:	f001 fca9 	bl	800793c <HAL_GPIO_Init>
}
 8005fea:	bf00      	nop
 8005fec:	3728      	adds	r7, #40	; 0x28
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	40010000 	.word	0x40010000
 8005ff8:	40023800 	.word	0x40023800
 8005ffc:	40020000 	.word	0x40020000
 8006000:	40010400 	.word	0x40010400
 8006004:	40020800 	.word	0x40020800

08006008 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b08a      	sub	sp, #40	; 0x28
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006010:	f107 0314 	add.w	r3, r7, #20
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	605a      	str	r2, [r3, #4]
 800601a:	609a      	str	r2, [r3, #8]
 800601c:	60da      	str	r2, [r3, #12]
 800601e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a19      	ldr	r2, [pc, #100]	; (800608c <HAL_UART_MspInit+0x84>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d12c      	bne.n	8006084 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800602a:	2300      	movs	r3, #0
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	4b18      	ldr	r3, [pc, #96]	; (8006090 <HAL_UART_MspInit+0x88>)
 8006030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006032:	4a17      	ldr	r2, [pc, #92]	; (8006090 <HAL_UART_MspInit+0x88>)
 8006034:	f043 0310 	orr.w	r3, r3, #16
 8006038:	6453      	str	r3, [r2, #68]	; 0x44
 800603a:	4b15      	ldr	r3, [pc, #84]	; (8006090 <HAL_UART_MspInit+0x88>)
 800603c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800603e:	f003 0310 	and.w	r3, r3, #16
 8006042:	613b      	str	r3, [r7, #16]
 8006044:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006046:	2300      	movs	r3, #0
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	4b11      	ldr	r3, [pc, #68]	; (8006090 <HAL_UART_MspInit+0x88>)
 800604c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604e:	4a10      	ldr	r2, [pc, #64]	; (8006090 <HAL_UART_MspInit+0x88>)
 8006050:	f043 0301 	orr.w	r3, r3, #1
 8006054:	6313      	str	r3, [r2, #48]	; 0x30
 8006056:	4b0e      	ldr	r3, [pc, #56]	; (8006090 <HAL_UART_MspInit+0x88>)
 8006058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	60fb      	str	r3, [r7, #12]
 8006060:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006062:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006066:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006068:	2302      	movs	r3, #2
 800606a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800606c:	2300      	movs	r3, #0
 800606e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006070:	2303      	movs	r3, #3
 8006072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006074:	2307      	movs	r3, #7
 8006076:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006078:	f107 0314 	add.w	r3, r7, #20
 800607c:	4619      	mov	r1, r3
 800607e:	4805      	ldr	r0, [pc, #20]	; (8006094 <HAL_UART_MspInit+0x8c>)
 8006080:	f001 fc5c 	bl	800793c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8006084:	bf00      	nop
 8006086:	3728      	adds	r7, #40	; 0x28
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	40011000 	.word	0x40011000
 8006090:	40023800 	.word	0x40023800
 8006094:	40020000 	.word	0x40020000

08006098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006098:	b480      	push	{r7}
 800609a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800609c:	e7fe      	b.n	800609c <NMI_Handler+0x4>

0800609e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800609e:	b480      	push	{r7}
 80060a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80060a2:	e7fe      	b.n	80060a2 <HardFault_Handler+0x4>

080060a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80060a4:	b480      	push	{r7}
 80060a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80060a8:	e7fe      	b.n	80060a8 <MemManage_Handler+0x4>

080060aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80060aa:	b480      	push	{r7}
 80060ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80060ae:	e7fe      	b.n	80060ae <BusFault_Handler+0x4>

080060b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80060b0:	b480      	push	{r7}
 80060b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80060b4:	e7fe      	b.n	80060b4 <UsageFault_Handler+0x4>

080060b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80060b6:	b480      	push	{r7}
 80060b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80060ba:	bf00      	nop
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80060c8:	bf00      	nop
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80060d2:	b480      	push	{r7}
 80060d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80060d6:	bf00      	nop
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80060e4:	f000 f98a 	bl	80063fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80060e8:	bf00      	nop
 80060ea:	bd80      	pop	{r7, pc}

080060ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80060f0:	4802      	ldr	r0, [pc, #8]	; (80060fc <TIM6_DAC_IRQHandler+0x10>)
 80060f2:	f003 fa38 	bl	8009566 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80060f6:	bf00      	nop
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20018a24 	.word	0x20018a24

08006100 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006104:	4802      	ldr	r0, [pc, #8]	; (8006110 <TIM7_IRQHandler+0x10>)
 8006106:	f003 fa2e 	bl	8009566 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800610a:	bf00      	nop
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	20018b0c 	.word	0x20018b0c

08006114 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006118:	4802      	ldr	r0, [pc, #8]	; (8006124 <DMA2_Stream0_IRQHandler+0x10>)
 800611a:	f000 ffbd 	bl	8007098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800611e:	bf00      	nop
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	200189c4 	.word	0x200189c4

08006128 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800612c:	4802      	ldr	r0, [pc, #8]	; (8006138 <DMA2_Stream2_IRQHandler+0x10>)
 800612e:	f000 ffb3 	bl	8007098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8006132:	bf00      	nop
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	20018aac 	.word	0x20018aac

0800613c <getSwitchStatus>:
 */

#include "switch.h"

uint16_t getSwitchStatus(uint8_t position)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	4603      	mov	r3, r0
 8006144:	71fb      	strb	r3, [r7, #7]

	uint16_t ret = 0;
 8006146:	2300      	movs	r3, #0
 8006148:	81fb      	strh	r3, [r7, #14]

	if(position == 'R' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12) == 0){                      //sw3
 800614a:	79fb      	ldrb	r3, [r7, #7]
 800614c:	2b52      	cmp	r3, #82	; 0x52
 800614e:	d10a      	bne.n	8006166 <getSwitchStatus+0x2a>
 8006150:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006154:	480d      	ldr	r0, [pc, #52]	; (800618c <getSwitchStatus+0x50>)
 8006156:	f001 fd8b 	bl	8007c70 <HAL_GPIO_ReadPin>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d102      	bne.n	8006166 <getSwitchStatus+0x2a>
		ret = 1;
 8006160:	2301      	movs	r3, #1
 8006162:	81fb      	strh	r3, [r7, #14]
 8006164:	e00c      	b.n	8006180 <getSwitchStatus+0x44>
	}
	else if (position == 'L' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8) == 0){                 //sw2
 8006166:	79fb      	ldrb	r3, [r7, #7]
 8006168:	2b4c      	cmp	r3, #76	; 0x4c
 800616a:	d109      	bne.n	8006180 <getSwitchStatus+0x44>
 800616c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006170:	4806      	ldr	r0, [pc, #24]	; (800618c <getSwitchStatus+0x50>)
 8006172:	f001 fd7d 	bl	8007c70 <HAL_GPIO_ReadPin>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d101      	bne.n	8006180 <getSwitchStatus+0x44>
		ret = 1;
 800617c:	2301      	movs	r3, #1
 800617e:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8006180:	89fb      	ldrh	r3, [r7, #14]

}
 8006182:	4618      	mov	r0, r3
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop
 800618c:	40020000 	.word	0x40020000

08006190 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b086      	sub	sp, #24
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	e00a      	b.n	80061b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80061a2:	f3af 8000 	nop.w
 80061a6:	4601      	mov	r1, r0
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	1c5a      	adds	r2, r3, #1
 80061ac:	60ba      	str	r2, [r7, #8]
 80061ae:	b2ca      	uxtb	r2, r1
 80061b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	3301      	adds	r3, #1
 80061b6:	617b      	str	r3, [r7, #20]
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	429a      	cmp	r2, r3
 80061be:	dbf0      	blt.n	80061a2 <_read+0x12>
	}

return len;
 80061c0:	687b      	ldr	r3, [r7, #4]
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3718      	adds	r7, #24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b086      	sub	sp, #24
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	60f8      	str	r0, [r7, #12]
 80061d2:	60b9      	str	r1, [r7, #8]
 80061d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061d6:	2300      	movs	r3, #0
 80061d8:	617b      	str	r3, [r7, #20]
 80061da:	e009      	b.n	80061f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	60ba      	str	r2, [r7, #8]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7fd fc45 	bl	8003a74 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	3301      	adds	r3, #1
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	dbf1      	blt.n	80061dc <_write+0x12>
	}
	return len;
 80061f8:	687b      	ldr	r3, [r7, #4]
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <_close>:

int _close(int file)
{
 8006202:	b480      	push	{r7}
 8006204:	b083      	sub	sp, #12
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
	return -1;
 800620a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800620e:	4618      	mov	r0, r3
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800622a:	605a      	str	r2, [r3, #4]
	return 0;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	370c      	adds	r7, #12
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <_isatty>:

int _isatty(int file)
{
 800623a:	b480      	push	{r7}
 800623c:	b083      	sub	sp, #12
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
	return 1;
 8006242:	2301      	movs	r3, #1
}
 8006244:	4618      	mov	r0, r3
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006250:	b480      	push	{r7}
 8006252:	b085      	sub	sp, #20
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
	return 0;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
	...

0800626c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b086      	sub	sp, #24
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006274:	4a14      	ldr	r2, [pc, #80]	; (80062c8 <_sbrk+0x5c>)
 8006276:	4b15      	ldr	r3, [pc, #84]	; (80062cc <_sbrk+0x60>)
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006280:	4b13      	ldr	r3, [pc, #76]	; (80062d0 <_sbrk+0x64>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d102      	bne.n	800628e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006288:	4b11      	ldr	r3, [pc, #68]	; (80062d0 <_sbrk+0x64>)
 800628a:	4a12      	ldr	r2, [pc, #72]	; (80062d4 <_sbrk+0x68>)
 800628c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800628e:	4b10      	ldr	r3, [pc, #64]	; (80062d0 <_sbrk+0x64>)
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4413      	add	r3, r2
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	429a      	cmp	r2, r3
 800629a:	d207      	bcs.n	80062ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800629c:	f006 f944 	bl	800c528 <__errno>
 80062a0:	4602      	mov	r2, r0
 80062a2:	230c      	movs	r3, #12
 80062a4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80062a6:	f04f 33ff 	mov.w	r3, #4294967295
 80062aa:	e009      	b.n	80062c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80062ac:	4b08      	ldr	r3, [pc, #32]	; (80062d0 <_sbrk+0x64>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80062b2:	4b07      	ldr	r3, [pc, #28]	; (80062d0 <_sbrk+0x64>)
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4413      	add	r3, r2
 80062ba:	4a05      	ldr	r2, [pc, #20]	; (80062d0 <_sbrk+0x64>)
 80062bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80062be:	68fb      	ldr	r3, [r7, #12]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3718      	adds	r7, #24
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	20020000 	.word	0x20020000
 80062cc:	00000400 	.word	0x00000400
 80062d0:	20018634 	.word	0x20018634
 80062d4:	20018b88 	.word	0x20018b88

080062d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80062d8:	b480      	push	{r7}
 80062da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80062dc:	4b08      	ldr	r3, [pc, #32]	; (8006300 <SystemInit+0x28>)
 80062de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e2:	4a07      	ldr	r2, [pc, #28]	; (8006300 <SystemInit+0x28>)
 80062e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80062ec:	4b04      	ldr	r3, [pc, #16]	; (8006300 <SystemInit+0x28>)
 80062ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80062f2:	609a      	str	r2, [r3, #8]
#endif
}
 80062f4:	bf00      	nop
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	e000ed00 	.word	0xe000ed00

08006304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800633c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006308:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800630a:	e003      	b.n	8006314 <LoopCopyDataInit>

0800630c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800630c:	4b0c      	ldr	r3, [pc, #48]	; (8006340 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800630e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006310:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006312:	3104      	adds	r1, #4

08006314 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006314:	480b      	ldr	r0, [pc, #44]	; (8006344 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006316:	4b0c      	ldr	r3, [pc, #48]	; (8006348 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006318:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800631a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800631c:	d3f6      	bcc.n	800630c <CopyDataInit>
  ldr  r2, =_sbss
 800631e:	4a0b      	ldr	r2, [pc, #44]	; (800634c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006320:	e002      	b.n	8006328 <LoopFillZerobss>

08006322 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006322:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006324:	f842 3b04 	str.w	r3, [r2], #4

08006328 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006328:	4b09      	ldr	r3, [pc, #36]	; (8006350 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800632a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800632c:	d3f9      	bcc.n	8006322 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800632e:	f7ff ffd3 	bl	80062d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006332:	f006 f8ff 	bl	800c534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006336:	f7fd fc15 	bl	8003b64 <main>
  bx  lr    
 800633a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800633c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006340:	080113c8 	.word	0x080113c8
  ldr  r0, =_sdata
 8006344:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006348:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 800634c:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 8006350:	20018b84 	.word	0x20018b84

08006354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006354:	e7fe      	b.n	8006354 <ADC_IRQHandler>
	...

08006358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800635c:	4b0e      	ldr	r3, [pc, #56]	; (8006398 <HAL_Init+0x40>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a0d      	ldr	r2, [pc, #52]	; (8006398 <HAL_Init+0x40>)
 8006362:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006366:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006368:	4b0b      	ldr	r3, [pc, #44]	; (8006398 <HAL_Init+0x40>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a0a      	ldr	r2, [pc, #40]	; (8006398 <HAL_Init+0x40>)
 800636e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006372:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006374:	4b08      	ldr	r3, [pc, #32]	; (8006398 <HAL_Init+0x40>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a07      	ldr	r2, [pc, #28]	; (8006398 <HAL_Init+0x40>)
 800637a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800637e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006380:	2003      	movs	r0, #3
 8006382:	f000 fd41 	bl	8006e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006386:	2000      	movs	r0, #0
 8006388:	f000 f808 	bl	800639c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800638c:	f7ff fb10 	bl	80059b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	40023c00 	.word	0x40023c00

0800639c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80063a4:	4b12      	ldr	r3, [pc, #72]	; (80063f0 <HAL_InitTick+0x54>)
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	4b12      	ldr	r3, [pc, #72]	; (80063f4 <HAL_InitTick+0x58>)
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	4619      	mov	r1, r3
 80063ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80063b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 fd59 	bl	8006e72 <HAL_SYSTICK_Config>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e00e      	b.n	80063e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2b0f      	cmp	r3, #15
 80063ce:	d80a      	bhi.n	80063e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80063d0:	2200      	movs	r2, #0
 80063d2:	6879      	ldr	r1, [r7, #4]
 80063d4:	f04f 30ff 	mov.w	r0, #4294967295
 80063d8:	f000 fd21 	bl	8006e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80063dc:	4a06      	ldr	r2, [pc, #24]	; (80063f8 <HAL_InitTick+0x5c>)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
 80063e4:	e000      	b.n	80063e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	20000034 	.word	0x20000034
 80063f4:	2000003c 	.word	0x2000003c
 80063f8:	20000038 	.word	0x20000038

080063fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063fc:	b480      	push	{r7}
 80063fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006400:	4b06      	ldr	r3, [pc, #24]	; (800641c <HAL_IncTick+0x20>)
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	461a      	mov	r2, r3
 8006406:	4b06      	ldr	r3, [pc, #24]	; (8006420 <HAL_IncTick+0x24>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4413      	add	r3, r2
 800640c:	4a04      	ldr	r2, [pc, #16]	; (8006420 <HAL_IncTick+0x24>)
 800640e:	6013      	str	r3, [r2, #0]
}
 8006410:	bf00      	nop
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	2000003c 	.word	0x2000003c
 8006420:	20018b5c 	.word	0x20018b5c

08006424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
  return uwTick;
 8006428:	4b03      	ldr	r3, [pc, #12]	; (8006438 <HAL_GetTick+0x14>)
 800642a:	681b      	ldr	r3, [r3, #0]
}
 800642c:	4618      	mov	r0, r3
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	20018b5c 	.word	0x20018b5c

0800643c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006444:	f7ff ffee 	bl	8006424 <HAL_GetTick>
 8006448:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d005      	beq.n	8006462 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006456:	4b09      	ldr	r3, [pc, #36]	; (800647c <HAL_Delay+0x40>)
 8006458:	781b      	ldrb	r3, [r3, #0]
 800645a:	461a      	mov	r2, r3
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	4413      	add	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006462:	bf00      	nop
 8006464:	f7ff ffde 	bl	8006424 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	429a      	cmp	r2, r3
 8006472:	d8f7      	bhi.n	8006464 <HAL_Delay+0x28>
  {
  }
}
 8006474:	bf00      	nop
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	2000003c 	.word	0x2000003c

08006480 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006488:	2300      	movs	r3, #0
 800648a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d101      	bne.n	8006496 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e033      	b.n	80064fe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649a:	2b00      	cmp	r3, #0
 800649c:	d109      	bne.n	80064b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7ff faae 	bl	8005a00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	f003 0310 	and.w	r3, r3, #16
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d118      	bne.n	80064f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80064c6:	f023 0302 	bic.w	r3, r3, #2
 80064ca:	f043 0202 	orr.w	r2, r3, #2
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 fa4a 	bl	800696c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e2:	f023 0303 	bic.w	r3, r3, #3
 80064e6:	f043 0201 	orr.w	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	641a      	str	r2, [r3, #64]	; 0x40
 80064ee:	e001      	b.n	80064f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
	...

08006508 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006514:	2300      	movs	r3, #0
 8006516:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800651e:	2b01      	cmp	r3, #1
 8006520:	d101      	bne.n	8006526 <HAL_ADC_Start_DMA+0x1e>
 8006522:	2302      	movs	r3, #2
 8006524:	e0cc      	b.n	80066c0 <HAL_ADC_Start_DMA+0x1b8>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f003 0301 	and.w	r3, r3, #1
 8006538:	2b01      	cmp	r3, #1
 800653a:	d018      	beq.n	800656e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	689a      	ldr	r2, [r3, #8]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0201 	orr.w	r2, r2, #1
 800654a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800654c:	4b5e      	ldr	r3, [pc, #376]	; (80066c8 <HAL_ADC_Start_DMA+0x1c0>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a5e      	ldr	r2, [pc, #376]	; (80066cc <HAL_ADC_Start_DMA+0x1c4>)
 8006552:	fba2 2303 	umull	r2, r3, r2, r3
 8006556:	0c9a      	lsrs	r2, r3, #18
 8006558:	4613      	mov	r3, r2
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	4413      	add	r3, r2
 800655e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006560:	e002      	b.n	8006568 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	3b01      	subs	r3, #1
 8006566:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f9      	bne.n	8006562 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b01      	cmp	r3, #1
 800657a:	f040 80a0 	bne.w	80066be <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006586:	f023 0301 	bic.w	r3, r3, #1
 800658a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800659c:	2b00      	cmp	r3, #0
 800659e:	d007      	beq.n	80065b0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80065a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065bc:	d106      	bne.n	80065cc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c2:	f023 0206 	bic.w	r2, r3, #6
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	645a      	str	r2, [r3, #68]	; 0x44
 80065ca:	e002      	b.n	80065d2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80065da:	4b3d      	ldr	r3, [pc, #244]	; (80066d0 <HAL_ADC_Start_DMA+0x1c8>)
 80065dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e2:	4a3c      	ldr	r2, [pc, #240]	; (80066d4 <HAL_ADC_Start_DMA+0x1cc>)
 80065e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ea:	4a3b      	ldr	r2, [pc, #236]	; (80066d8 <HAL_ADC_Start_DMA+0x1d0>)
 80065ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f2:	4a3a      	ldr	r2, [pc, #232]	; (80066dc <HAL_ADC_Start_DMA+0x1d4>)
 80065f4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80065fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800660e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689a      	ldr	r2, [r3, #8]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800661e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	334c      	adds	r3, #76	; 0x4c
 800662a:	4619      	mov	r1, r3
 800662c:	68ba      	ldr	r2, [r7, #8]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f000 fcda 	bl	8006fe8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	f003 031f 	and.w	r3, r3, #31
 800663c:	2b00      	cmp	r3, #0
 800663e:	d12a      	bne.n	8006696 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a26      	ldr	r2, [pc, #152]	; (80066e0 <HAL_ADC_Start_DMA+0x1d8>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d015      	beq.n	8006676 <HAL_ADC_Start_DMA+0x16e>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a25      	ldr	r2, [pc, #148]	; (80066e4 <HAL_ADC_Start_DMA+0x1dc>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d105      	bne.n	8006660 <HAL_ADC_Start_DMA+0x158>
 8006654:	4b1e      	ldr	r3, [pc, #120]	; (80066d0 <HAL_ADC_Start_DMA+0x1c8>)
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f003 031f 	and.w	r3, r3, #31
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00a      	beq.n	8006676 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a20      	ldr	r2, [pc, #128]	; (80066e8 <HAL_ADC_Start_DMA+0x1e0>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d129      	bne.n	80066be <HAL_ADC_Start_DMA+0x1b6>
 800666a:	4b19      	ldr	r3, [pc, #100]	; (80066d0 <HAL_ADC_Start_DMA+0x1c8>)
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f003 031f 	and.w	r3, r3, #31
 8006672:	2b0f      	cmp	r3, #15
 8006674:	d823      	bhi.n	80066be <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d11c      	bne.n	80066be <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689a      	ldr	r2, [r3, #8]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006692:	609a      	str	r2, [r3, #8]
 8006694:	e013      	b.n	80066be <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a11      	ldr	r2, [pc, #68]	; (80066e0 <HAL_ADC_Start_DMA+0x1d8>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d10e      	bne.n	80066be <HAL_ADC_Start_DMA+0x1b6>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d107      	bne.n	80066be <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80066bc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	20000034 	.word	0x20000034
 80066cc:	431bde83 	.word	0x431bde83
 80066d0:	40012300 	.word	0x40012300
 80066d4:	08006b65 	.word	0x08006b65
 80066d8:	08006c1f 	.word	0x08006c1f
 80066dc:	08006c3b 	.word	0x08006c3b
 80066e0:	40012000 	.word	0x40012000
 80066e4:	40012100 	.word	0x40012100
 80066e8:	40012200 	.word	0x40012200

080066ec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800673c:	2b01      	cmp	r3, #1
 800673e:	d101      	bne.n	8006744 <HAL_ADC_ConfigChannel+0x1c>
 8006740:	2302      	movs	r3, #2
 8006742:	e105      	b.n	8006950 <HAL_ADC_ConfigChannel+0x228>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2b09      	cmp	r3, #9
 8006752:	d925      	bls.n	80067a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68d9      	ldr	r1, [r3, #12]
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	b29b      	uxth	r3, r3
 8006760:	461a      	mov	r2, r3
 8006762:	4613      	mov	r3, r2
 8006764:	005b      	lsls	r3, r3, #1
 8006766:	4413      	add	r3, r2
 8006768:	3b1e      	subs	r3, #30
 800676a:	2207      	movs	r2, #7
 800676c:	fa02 f303 	lsl.w	r3, r2, r3
 8006770:	43da      	mvns	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	400a      	ands	r2, r1
 8006778:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68d9      	ldr	r1, [r3, #12]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	689a      	ldr	r2, [r3, #8]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	b29b      	uxth	r3, r3
 800678a:	4618      	mov	r0, r3
 800678c:	4603      	mov	r3, r0
 800678e:	005b      	lsls	r3, r3, #1
 8006790:	4403      	add	r3, r0
 8006792:	3b1e      	subs	r3, #30
 8006794:	409a      	lsls	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	60da      	str	r2, [r3, #12]
 800679e:	e022      	b.n	80067e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6919      	ldr	r1, [r3, #16]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	461a      	mov	r2, r3
 80067ae:	4613      	mov	r3, r2
 80067b0:	005b      	lsls	r3, r3, #1
 80067b2:	4413      	add	r3, r2
 80067b4:	2207      	movs	r2, #7
 80067b6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ba:	43da      	mvns	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	400a      	ands	r2, r1
 80067c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6919      	ldr	r1, [r3, #16]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	689a      	ldr	r2, [r3, #8]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	4618      	mov	r0, r3
 80067d6:	4603      	mov	r3, r0
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	4403      	add	r3, r0
 80067dc:	409a      	lsls	r2, r3
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	2b06      	cmp	r3, #6
 80067ec:	d824      	bhi.n	8006838 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	685a      	ldr	r2, [r3, #4]
 80067f8:	4613      	mov	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	3b05      	subs	r3, #5
 8006800:	221f      	movs	r2, #31
 8006802:	fa02 f303 	lsl.w	r3, r2, r3
 8006806:	43da      	mvns	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	400a      	ands	r2, r1
 800680e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	b29b      	uxth	r3, r3
 800681c:	4618      	mov	r0, r3
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	4613      	mov	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	3b05      	subs	r3, #5
 800682a:	fa00 f203 	lsl.w	r2, r0, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	430a      	orrs	r2, r1
 8006834:	635a      	str	r2, [r3, #52]	; 0x34
 8006836:	e04c      	b.n	80068d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	2b0c      	cmp	r3, #12
 800683e:	d824      	bhi.n	800688a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	4613      	mov	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	4413      	add	r3, r2
 8006850:	3b23      	subs	r3, #35	; 0x23
 8006852:	221f      	movs	r2, #31
 8006854:	fa02 f303 	lsl.w	r3, r2, r3
 8006858:	43da      	mvns	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	400a      	ands	r2, r1
 8006860:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	b29b      	uxth	r3, r3
 800686e:	4618      	mov	r0, r3
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	4613      	mov	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	3b23      	subs	r3, #35	; 0x23
 800687c:	fa00 f203 	lsl.w	r2, r0, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	430a      	orrs	r2, r1
 8006886:	631a      	str	r2, [r3, #48]	; 0x30
 8006888:	e023      	b.n	80068d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685a      	ldr	r2, [r3, #4]
 8006894:	4613      	mov	r3, r2
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4413      	add	r3, r2
 800689a:	3b41      	subs	r3, #65	; 0x41
 800689c:	221f      	movs	r2, #31
 800689e:	fa02 f303 	lsl.w	r3, r2, r3
 80068a2:	43da      	mvns	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	400a      	ands	r2, r1
 80068aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	4618      	mov	r0, r3
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	4413      	add	r3, r2
 80068c4:	3b41      	subs	r3, #65	; 0x41
 80068c6:	fa00 f203 	lsl.w	r2, r0, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80068d2:	4b22      	ldr	r3, [pc, #136]	; (800695c <HAL_ADC_ConfigChannel+0x234>)
 80068d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a21      	ldr	r2, [pc, #132]	; (8006960 <HAL_ADC_ConfigChannel+0x238>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d109      	bne.n	80068f4 <HAL_ADC_ConfigChannel+0x1cc>
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b12      	cmp	r3, #18
 80068e6:	d105      	bne.n	80068f4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a19      	ldr	r2, [pc, #100]	; (8006960 <HAL_ADC_ConfigChannel+0x238>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d123      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x21e>
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2b10      	cmp	r3, #16
 8006904:	d003      	beq.n	800690e <HAL_ADC_ConfigChannel+0x1e6>
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2b11      	cmp	r3, #17
 800690c:	d11b      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2b10      	cmp	r3, #16
 8006920:	d111      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006922:	4b10      	ldr	r3, [pc, #64]	; (8006964 <HAL_ADC_ConfigChannel+0x23c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a10      	ldr	r2, [pc, #64]	; (8006968 <HAL_ADC_ConfigChannel+0x240>)
 8006928:	fba2 2303 	umull	r2, r3, r2, r3
 800692c:	0c9a      	lsrs	r2, r3, #18
 800692e:	4613      	mov	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006938:	e002      	b.n	8006940 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	3b01      	subs	r3, #1
 800693e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1f9      	bne.n	800693a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40012300 	.word	0x40012300
 8006960:	40012000 	.word	0x40012000
 8006964:	20000034 	.word	0x20000034
 8006968:	431bde83 	.word	0x431bde83

0800696c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006974:	4b79      	ldr	r3, [pc, #484]	; (8006b5c <ADC_Init+0x1f0>)
 8006976:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	431a      	orrs	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6859      	ldr	r1, [r3, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	021a      	lsls	r2, r3, #8
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	430a      	orrs	r2, r1
 80069b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	685a      	ldr	r2, [r3, #4]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80069c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6859      	ldr	r1, [r3, #4]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	430a      	orrs	r2, r1
 80069d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689a      	ldr	r2, [r3, #8]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6899      	ldr	r1, [r3, #8]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68da      	ldr	r2, [r3, #12]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069fe:	4a58      	ldr	r2, [pc, #352]	; (8006b60 <ADC_Init+0x1f4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d022      	beq.n	8006a4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689a      	ldr	r2, [r3, #8]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	6899      	ldr	r1, [r3, #8]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	689a      	ldr	r2, [r3, #8]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	6899      	ldr	r1, [r3, #8]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	609a      	str	r2, [r3, #8]
 8006a48:	e00f      	b.n	8006a6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	689a      	ldr	r2, [r3, #8]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0202 	bic.w	r2, r2, #2
 8006a78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6899      	ldr	r1, [r3, #8]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	7e1b      	ldrb	r3, [r3, #24]
 8006a84:	005a      	lsls	r2, r3, #1
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01b      	beq.n	8006ad0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006ab6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6859      	ldr	r1, [r3, #4]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	035a      	lsls	r2, r3, #13
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]
 8006ace:	e007      	b.n	8006ae0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	685a      	ldr	r2, [r3, #4]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ade:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006aee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	69db      	ldr	r3, [r3, #28]
 8006afa:	3b01      	subs	r3, #1
 8006afc:	051a      	lsls	r2, r3, #20
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	430a      	orrs	r2, r1
 8006b04:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006b14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6899      	ldr	r1, [r3, #8]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b22:	025a      	lsls	r2, r3, #9
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689a      	ldr	r2, [r3, #8]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6899      	ldr	r1, [r3, #8]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	029a      	lsls	r2, r3, #10
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	609a      	str	r2, [r3, #8]
}
 8006b50:	bf00      	nop
 8006b52:	3714      	adds	r7, #20
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	40012300 	.word	0x40012300
 8006b60:	0f000001 	.word	0x0f000001

08006b64 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b70:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d13c      	bne.n	8006bf8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b82:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d12b      	bne.n	8006bf0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d127      	bne.n	8006bf0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d006      	beq.n	8006bbc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d119      	bne.n	8006bf0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f022 0220 	bic.w	r2, r2, #32
 8006bca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d105      	bne.n	8006bf0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be8:	f043 0201 	orr.w	r2, r3, #1
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f7ff fd7b 	bl	80066ec <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006bf6:	e00e      	b.n	8006c16 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfc:	f003 0310 	and.w	r3, r3, #16
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d003      	beq.n	8006c0c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f7ff fd85 	bl	8006714 <HAL_ADC_ErrorCallback>
}
 8006c0a:	e004      	b.n	8006c16 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	4798      	blx	r3
}
 8006c16:	bf00      	nop
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f7ff fd67 	bl	8006700 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006c32:	bf00      	nop
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b084      	sub	sp, #16
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c46:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2240      	movs	r2, #64	; 0x40
 8006c4c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c52:	f043 0204 	orr.w	r2, r3, #4
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f7ff fd5a 	bl	8006714 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006c60:	bf00      	nop
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c78:	4b0c      	ldr	r3, [pc, #48]	; (8006cac <__NVIC_SetPriorityGrouping+0x44>)
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006c84:	4013      	ands	r3, r2
 8006c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006c9a:	4a04      	ldr	r2, [pc, #16]	; (8006cac <__NVIC_SetPriorityGrouping+0x44>)
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	60d3      	str	r3, [r2, #12]
}
 8006ca0:	bf00      	nop
 8006ca2:	3714      	adds	r7, #20
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr
 8006cac:	e000ed00 	.word	0xe000ed00

08006cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006cb4:	4b04      	ldr	r3, [pc, #16]	; (8006cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	0a1b      	lsrs	r3, r3, #8
 8006cba:	f003 0307 	and.w	r3, r3, #7
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr
 8006cc8:	e000ed00 	.word	0xe000ed00

08006ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	db0b      	blt.n	8006cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006cde:	79fb      	ldrb	r3, [r7, #7]
 8006ce0:	f003 021f 	and.w	r2, r3, #31
 8006ce4:	4907      	ldr	r1, [pc, #28]	; (8006d04 <__NVIC_EnableIRQ+0x38>)
 8006ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cea:	095b      	lsrs	r3, r3, #5
 8006cec:	2001      	movs	r0, #1
 8006cee:	fa00 f202 	lsl.w	r2, r0, r2
 8006cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006cf6:	bf00      	nop
 8006cf8:	370c      	adds	r7, #12
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	e000e100 	.word	0xe000e100

08006d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	4603      	mov	r3, r0
 8006d10:	6039      	str	r1, [r7, #0]
 8006d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	db0a      	blt.n	8006d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	b2da      	uxtb	r2, r3
 8006d20:	490c      	ldr	r1, [pc, #48]	; (8006d54 <__NVIC_SetPriority+0x4c>)
 8006d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d26:	0112      	lsls	r2, r2, #4
 8006d28:	b2d2      	uxtb	r2, r2
 8006d2a:	440b      	add	r3, r1
 8006d2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006d30:	e00a      	b.n	8006d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	b2da      	uxtb	r2, r3
 8006d36:	4908      	ldr	r1, [pc, #32]	; (8006d58 <__NVIC_SetPriority+0x50>)
 8006d38:	79fb      	ldrb	r3, [r7, #7]
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	3b04      	subs	r3, #4
 8006d40:	0112      	lsls	r2, r2, #4
 8006d42:	b2d2      	uxtb	r2, r2
 8006d44:	440b      	add	r3, r1
 8006d46:	761a      	strb	r2, [r3, #24]
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr
 8006d54:	e000e100 	.word	0xe000e100
 8006d58:	e000ed00 	.word	0xe000ed00

08006d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b089      	sub	sp, #36	; 0x24
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f003 0307 	and.w	r3, r3, #7
 8006d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	f1c3 0307 	rsb	r3, r3, #7
 8006d76:	2b04      	cmp	r3, #4
 8006d78:	bf28      	it	cs
 8006d7a:	2304      	movcs	r3, #4
 8006d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	3304      	adds	r3, #4
 8006d82:	2b06      	cmp	r3, #6
 8006d84:	d902      	bls.n	8006d8c <NVIC_EncodePriority+0x30>
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	3b03      	subs	r3, #3
 8006d8a:	e000      	b.n	8006d8e <NVIC_EncodePriority+0x32>
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d90:	f04f 32ff 	mov.w	r2, #4294967295
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9a:	43da      	mvns	r2, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	401a      	ands	r2, r3
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006da4:	f04f 31ff 	mov.w	r1, #4294967295
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	fa01 f303 	lsl.w	r3, r1, r3
 8006dae:	43d9      	mvns	r1, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006db4:	4313      	orrs	r3, r2
         );
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3724      	adds	r7, #36	; 0x24
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
	...

08006dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006dd4:	d301      	bcc.n	8006dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e00f      	b.n	8006dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006dda:	4a0a      	ldr	r2, [pc, #40]	; (8006e04 <SysTick_Config+0x40>)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006de2:	210f      	movs	r1, #15
 8006de4:	f04f 30ff 	mov.w	r0, #4294967295
 8006de8:	f7ff ff8e 	bl	8006d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006dec:	4b05      	ldr	r3, [pc, #20]	; (8006e04 <SysTick_Config+0x40>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006df2:	4b04      	ldr	r3, [pc, #16]	; (8006e04 <SysTick_Config+0x40>)
 8006df4:	2207      	movs	r2, #7
 8006df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	e000e010 	.word	0xe000e010

08006e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7ff ff29 	bl	8006c68 <__NVIC_SetPriorityGrouping>
}
 8006e16:	bf00      	nop
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b086      	sub	sp, #24
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	4603      	mov	r3, r0
 8006e26:	60b9      	str	r1, [r7, #8]
 8006e28:	607a      	str	r2, [r7, #4]
 8006e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006e30:	f7ff ff3e 	bl	8006cb0 <__NVIC_GetPriorityGrouping>
 8006e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	68b9      	ldr	r1, [r7, #8]
 8006e3a:	6978      	ldr	r0, [r7, #20]
 8006e3c:	f7ff ff8e 	bl	8006d5c <NVIC_EncodePriority>
 8006e40:	4602      	mov	r2, r0
 8006e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e46:	4611      	mov	r1, r2
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7ff ff5d 	bl	8006d08 <__NVIC_SetPriority>
}
 8006e4e:	bf00      	nop
 8006e50:	3718      	adds	r7, #24
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}

08006e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b082      	sub	sp, #8
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7ff ff31 	bl	8006ccc <__NVIC_EnableIRQ>
}
 8006e6a:	bf00      	nop
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b082      	sub	sp, #8
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7ff ffa2 	bl	8006dc4 <SysTick_Config>
 8006e80:	4603      	mov	r3, r0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
	...

08006e8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b086      	sub	sp, #24
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e98:	f7ff fac4 	bl	8006424 <HAL_GetTick>
 8006e9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d101      	bne.n	8006ea8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e099      	b.n	8006fdc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f022 0201 	bic.w	r2, r2, #1
 8006ec6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ec8:	e00f      	b.n	8006eea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006eca:	f7ff faab 	bl	8006424 <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b05      	cmp	r3, #5
 8006ed6:	d908      	bls.n	8006eea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2220      	movs	r2, #32
 8006edc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2203      	movs	r2, #3
 8006ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e078      	b.n	8006fdc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e8      	bne.n	8006eca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	4b38      	ldr	r3, [pc, #224]	; (8006fe4 <HAL_DMA_Init+0x158>)
 8006f04:	4013      	ands	r3, r2
 8006f06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	699b      	ldr	r3, [r3, #24]
 8006f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f40:	2b04      	cmp	r3, #4
 8006f42:	d107      	bne.n	8006f54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	697a      	ldr	r2, [r7, #20]
 8006f5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	f023 0307 	bic.w	r3, r3, #7
 8006f6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7a:	2b04      	cmp	r3, #4
 8006f7c:	d117      	bne.n	8006fae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00e      	beq.n	8006fae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 fa6f 	bl	8007474 <DMA_CheckFifoParam>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d008      	beq.n	8006fae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2240      	movs	r2, #64	; 0x40
 8006fa0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006faa:	2301      	movs	r3, #1
 8006fac:	e016      	b.n	8006fdc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 fa26 	bl	8007408 <DMA_CalcBaseAndBitshift>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fc4:	223f      	movs	r2, #63	; 0x3f
 8006fc6:	409a      	lsls	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006fda:	2300      	movs	r3, #0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3718      	adds	r7, #24
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	f010803f 	.word	0xf010803f

08006fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ffe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007006:	2b01      	cmp	r3, #1
 8007008:	d101      	bne.n	800700e <HAL_DMA_Start_IT+0x26>
 800700a:	2302      	movs	r3, #2
 800700c:	e040      	b.n	8007090 <HAL_DMA_Start_IT+0xa8>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2201      	movs	r2, #1
 8007012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b01      	cmp	r3, #1
 8007020:	d12f      	bne.n	8007082 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2202      	movs	r2, #2
 8007026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	68b9      	ldr	r1, [r7, #8]
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 f9b8 	bl	80073ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007040:	223f      	movs	r2, #63	; 0x3f
 8007042:	409a      	lsls	r2, r3
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f042 0216 	orr.w	r2, r2, #22
 8007056:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	d007      	beq.n	8007070 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f042 0208 	orr.w	r2, r2, #8
 800706e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f042 0201 	orr.w	r2, r2, #1
 800707e:	601a      	str	r2, [r3, #0]
 8007080:	e005      	b.n	800708e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800708a:	2302      	movs	r3, #2
 800708c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800708e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b086      	sub	sp, #24
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80070a4:	4b92      	ldr	r3, [pc, #584]	; (80072f0 <HAL_DMA_IRQHandler+0x258>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a92      	ldr	r2, [pc, #584]	; (80072f4 <HAL_DMA_IRQHandler+0x25c>)
 80070aa:	fba2 2303 	umull	r2, r3, r2, r3
 80070ae:	0a9b      	lsrs	r3, r3, #10
 80070b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070c2:	2208      	movs	r2, #8
 80070c4:	409a      	lsls	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	4013      	ands	r3, r2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d01a      	beq.n	8007104 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0304 	and.w	r3, r3, #4
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d013      	beq.n	8007104 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 0204 	bic.w	r2, r2, #4
 80070ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070f0:	2208      	movs	r2, #8
 80070f2:	409a      	lsls	r2, r3
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070fc:	f043 0201 	orr.w	r2, r3, #1
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007108:	2201      	movs	r2, #1
 800710a:	409a      	lsls	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	4013      	ands	r3, r2
 8007110:	2b00      	cmp	r3, #0
 8007112:	d012      	beq.n	800713a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695b      	ldr	r3, [r3, #20]
 800711a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00b      	beq.n	800713a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007126:	2201      	movs	r2, #1
 8007128:	409a      	lsls	r2, r3
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007132:	f043 0202 	orr.w	r2, r3, #2
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800713e:	2204      	movs	r2, #4
 8007140:	409a      	lsls	r2, r3
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	4013      	ands	r3, r2
 8007146:	2b00      	cmp	r3, #0
 8007148:	d012      	beq.n	8007170 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00b      	beq.n	8007170 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800715c:	2204      	movs	r2, #4
 800715e:	409a      	lsls	r2, r3
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007168:	f043 0204 	orr.w	r2, r3, #4
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007174:	2210      	movs	r2, #16
 8007176:	409a      	lsls	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	4013      	ands	r3, r2
 800717c:	2b00      	cmp	r3, #0
 800717e:	d043      	beq.n	8007208 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f003 0308 	and.w	r3, r3, #8
 800718a:	2b00      	cmp	r3, #0
 800718c:	d03c      	beq.n	8007208 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007192:	2210      	movs	r2, #16
 8007194:	409a      	lsls	r2, r3
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d018      	beq.n	80071da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d108      	bne.n	80071c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d024      	beq.n	8007208 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	4798      	blx	r3
 80071c6:	e01f      	b.n	8007208 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d01b      	beq.n	8007208 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	4798      	blx	r3
 80071d8:	e016      	b.n	8007208 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d107      	bne.n	80071f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 0208 	bic.w	r2, r2, #8
 80071f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d003      	beq.n	8007208 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800720c:	2220      	movs	r2, #32
 800720e:	409a      	lsls	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4013      	ands	r3, r2
 8007214:	2b00      	cmp	r3, #0
 8007216:	f000 808e 	beq.w	8007336 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 0310 	and.w	r3, r3, #16
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 8086 	beq.w	8007336 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800722e:	2220      	movs	r2, #32
 8007230:	409a      	lsls	r2, r3
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b05      	cmp	r3, #5
 8007240:	d136      	bne.n	80072b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f022 0216 	bic.w	r2, r2, #22
 8007250:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	695a      	ldr	r2, [r3, #20]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007260:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	2b00      	cmp	r3, #0
 8007268:	d103      	bne.n	8007272 <HAL_DMA_IRQHandler+0x1da>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800726e:	2b00      	cmp	r3, #0
 8007270:	d007      	beq.n	8007282 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f022 0208 	bic.w	r2, r2, #8
 8007280:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007286:	223f      	movs	r2, #63	; 0x3f
 8007288:	409a      	lsls	r2, r3
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d07d      	beq.n	80073a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	4798      	blx	r3
        }
        return;
 80072ae:	e078      	b.n	80073a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d01c      	beq.n	80072f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d108      	bne.n	80072de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d030      	beq.n	8007336 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	4798      	blx	r3
 80072dc:	e02b      	b.n	8007336 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d027      	beq.n	8007336 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	4798      	blx	r3
 80072ee:	e022      	b.n	8007336 <HAL_DMA_IRQHandler+0x29e>
 80072f0:	20000034 	.word	0x20000034
 80072f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10f      	bne.n	8007326 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f022 0210 	bic.w	r2, r2, #16
 8007314:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2201      	movs	r2, #1
 8007322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800733a:	2b00      	cmp	r3, #0
 800733c:	d032      	beq.n	80073a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b00      	cmp	r3, #0
 8007348:	d022      	beq.n	8007390 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2205      	movs	r2, #5
 800734e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f022 0201 	bic.w	r2, r2, #1
 8007360:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	3301      	adds	r3, #1
 8007366:	60bb      	str	r3, [r7, #8]
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	429a      	cmp	r2, r3
 800736c:	d307      	bcc.n	800737e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	2b00      	cmp	r3, #0
 800737a:	d1f2      	bne.n	8007362 <HAL_DMA_IRQHandler+0x2ca>
 800737c:	e000      	b.n	8007380 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800737e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	4798      	blx	r3
 80073a0:	e000      	b.n	80073a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80073a2:	bf00      	nop
    }
  }
}
 80073a4:	3718      	adds	r7, #24
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop

080073ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]
 80073b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80073c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	2b40      	cmp	r3, #64	; 0x40
 80073d8:	d108      	bne.n	80073ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68ba      	ldr	r2, [r7, #8]
 80073e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80073ea:	e007      	b.n	80073fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68ba      	ldr	r2, [r7, #8]
 80073f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	60da      	str	r2, [r3, #12]
}
 80073fc:	bf00      	nop
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	b2db      	uxtb	r3, r3
 8007416:	3b10      	subs	r3, #16
 8007418:	4a14      	ldr	r2, [pc, #80]	; (800746c <DMA_CalcBaseAndBitshift+0x64>)
 800741a:	fba2 2303 	umull	r2, r3, r2, r3
 800741e:	091b      	lsrs	r3, r3, #4
 8007420:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007422:	4a13      	ldr	r2, [pc, #76]	; (8007470 <DMA_CalcBaseAndBitshift+0x68>)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	4413      	add	r3, r2
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	461a      	mov	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2b03      	cmp	r3, #3
 8007434:	d909      	bls.n	800744a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800743e:	f023 0303 	bic.w	r3, r3, #3
 8007442:	1d1a      	adds	r2, r3, #4
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	659a      	str	r2, [r3, #88]	; 0x58
 8007448:	e007      	b.n	800745a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007452:	f023 0303 	bic.w	r3, r3, #3
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800745e:	4618      	mov	r0, r3
 8007460:	3714      	adds	r7, #20
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	aaaaaaab 	.word	0xaaaaaaab
 8007470:	08010ae8 	.word	0x08010ae8

08007474 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800747c:	2300      	movs	r3, #0
 800747e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007484:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d11f      	bne.n	80074ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2b03      	cmp	r3, #3
 8007492:	d855      	bhi.n	8007540 <DMA_CheckFifoParam+0xcc>
 8007494:	a201      	add	r2, pc, #4	; (adr r2, 800749c <DMA_CheckFifoParam+0x28>)
 8007496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749a:	bf00      	nop
 800749c:	080074ad 	.word	0x080074ad
 80074a0:	080074bf 	.word	0x080074bf
 80074a4:	080074ad 	.word	0x080074ad
 80074a8:	08007541 	.word	0x08007541
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d045      	beq.n	8007544 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074bc:	e042      	b.n	8007544 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80074c6:	d13f      	bne.n	8007548 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074cc:	e03c      	b.n	8007548 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074d6:	d121      	bne.n	800751c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d836      	bhi.n	800754c <DMA_CheckFifoParam+0xd8>
 80074de:	a201      	add	r2, pc, #4	; (adr r2, 80074e4 <DMA_CheckFifoParam+0x70>)
 80074e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e4:	080074f5 	.word	0x080074f5
 80074e8:	080074fb 	.word	0x080074fb
 80074ec:	080074f5 	.word	0x080074f5
 80074f0:	0800750d 	.word	0x0800750d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	73fb      	strb	r3, [r7, #15]
      break;
 80074f8:	e02f      	b.n	800755a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d024      	beq.n	8007550 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800750a:	e021      	b.n	8007550 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007510:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007514:	d11e      	bne.n	8007554 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800751a:	e01b      	b.n	8007554 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b02      	cmp	r3, #2
 8007520:	d902      	bls.n	8007528 <DMA_CheckFifoParam+0xb4>
 8007522:	2b03      	cmp	r3, #3
 8007524:	d003      	beq.n	800752e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007526:	e018      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	73fb      	strb	r3, [r7, #15]
      break;
 800752c:	e015      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007532:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00e      	beq.n	8007558 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	73fb      	strb	r3, [r7, #15]
      break;
 800753e:	e00b      	b.n	8007558 <DMA_CheckFifoParam+0xe4>
      break;
 8007540:	bf00      	nop
 8007542:	e00a      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      break;
 8007544:	bf00      	nop
 8007546:	e008      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      break;
 8007548:	bf00      	nop
 800754a:	e006      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      break;
 800754c:	bf00      	nop
 800754e:	e004      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      break;
 8007550:	bf00      	nop
 8007552:	e002      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      break;   
 8007554:	bf00      	nop
 8007556:	e000      	b.n	800755a <DMA_CheckFifoParam+0xe6>
      break;
 8007558:	bf00      	nop
    }
  } 
  
  return status; 
 800755a:	7bfb      	ldrb	r3, [r7, #15]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3714      	adds	r7, #20
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800756e:	2300      	movs	r3, #0
 8007570:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007572:	4b0b      	ldr	r3, [pc, #44]	; (80075a0 <HAL_FLASH_Unlock+0x38>)
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	2b00      	cmp	r3, #0
 8007578:	da0b      	bge.n	8007592 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800757a:	4b09      	ldr	r3, [pc, #36]	; (80075a0 <HAL_FLASH_Unlock+0x38>)
 800757c:	4a09      	ldr	r2, [pc, #36]	; (80075a4 <HAL_FLASH_Unlock+0x3c>)
 800757e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007580:	4b07      	ldr	r3, [pc, #28]	; (80075a0 <HAL_FLASH_Unlock+0x38>)
 8007582:	4a09      	ldr	r2, [pc, #36]	; (80075a8 <HAL_FLASH_Unlock+0x40>)
 8007584:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007586:	4b06      	ldr	r3, [pc, #24]	; (80075a0 <HAL_FLASH_Unlock+0x38>)
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	da01      	bge.n	8007592 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007592:	79fb      	ldrb	r3, [r7, #7]
}
 8007594:	4618      	mov	r0, r3
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	40023c00 	.word	0x40023c00
 80075a4:	45670123 	.word	0x45670123
 80075a8:	cdef89ab 	.word	0xcdef89ab

080075ac <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80075b0:	4b05      	ldr	r3, [pc, #20]	; (80075c8 <HAL_FLASH_Lock+0x1c>)
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	4a04      	ldr	r2, [pc, #16]	; (80075c8 <HAL_FLASH_Lock+0x1c>)
 80075b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075ba:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	40023c00 	.word	0x40023c00

080075cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80075d4:	2300      	movs	r3, #0
 80075d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80075d8:	4b1a      	ldr	r3, [pc, #104]	; (8007644 <FLASH_WaitForLastOperation+0x78>)
 80075da:	2200      	movs	r2, #0
 80075dc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80075de:	f7fe ff21 	bl	8006424 <HAL_GetTick>
 80075e2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80075e4:	e010      	b.n	8007608 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ec:	d00c      	beq.n	8007608 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d007      	beq.n	8007604 <FLASH_WaitForLastOperation+0x38>
 80075f4:	f7fe ff16 	bl	8006424 <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	429a      	cmp	r2, r3
 8007602:	d201      	bcs.n	8007608 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8007604:	2303      	movs	r3, #3
 8007606:	e019      	b.n	800763c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007608:	4b0f      	ldr	r3, [pc, #60]	; (8007648 <FLASH_WaitForLastOperation+0x7c>)
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1e8      	bne.n	80075e6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8007614:	4b0c      	ldr	r3, [pc, #48]	; (8007648 <FLASH_WaitForLastOperation+0x7c>)
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	f003 0301 	and.w	r3, r3, #1
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007620:	4b09      	ldr	r3, [pc, #36]	; (8007648 <FLASH_WaitForLastOperation+0x7c>)
 8007622:	2201      	movs	r2, #1
 8007624:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8007626:	4b08      	ldr	r3, [pc, #32]	; (8007648 <FLASH_WaitForLastOperation+0x7c>)
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d003      	beq.n	800763a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8007632:	f000 f80b 	bl	800764c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e000      	b.n	800763c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800763a:	2300      	movs	r3, #0
  
}  
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	20018b60 	.word	0x20018b60
 8007648:	40023c00 	.word	0x40023c00

0800764c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800764c:	b480      	push	{r7}
 800764e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8007650:	4b27      	ldr	r3, [pc, #156]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	f003 0310 	and.w	r3, r3, #16
 8007658:	2b00      	cmp	r3, #0
 800765a:	d008      	beq.n	800766e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800765c:	4b25      	ldr	r3, [pc, #148]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 800765e:	69db      	ldr	r3, [r3, #28]
 8007660:	f043 0310 	orr.w	r3, r3, #16
 8007664:	4a23      	ldr	r2, [pc, #140]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 8007666:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007668:	4b21      	ldr	r3, [pc, #132]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 800766a:	2210      	movs	r2, #16
 800766c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800766e:	4b20      	ldr	r3, [pc, #128]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b00      	cmp	r3, #0
 8007678:	d008      	beq.n	800768c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800767a:	4b1e      	ldr	r3, [pc, #120]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	f043 0308 	orr.w	r3, r3, #8
 8007682:	4a1c      	ldr	r2, [pc, #112]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 8007684:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007686:	4b1a      	ldr	r3, [pc, #104]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 8007688:	2220      	movs	r2, #32
 800768a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800768c:	4b18      	ldr	r3, [pc, #96]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007694:	2b00      	cmp	r3, #0
 8007696:	d008      	beq.n	80076aa <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007698:	4b16      	ldr	r3, [pc, #88]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 800769a:	69db      	ldr	r3, [r3, #28]
 800769c:	f043 0304 	orr.w	r3, r3, #4
 80076a0:	4a14      	ldr	r2, [pc, #80]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 80076a2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80076a4:	4b12      	ldr	r3, [pc, #72]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 80076a6:	2240      	movs	r2, #64	; 0x40
 80076a8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80076aa:	4b11      	ldr	r3, [pc, #68]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d008      	beq.n	80076c8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80076b6:	4b0f      	ldr	r3, [pc, #60]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	f043 0302 	orr.w	r3, r3, #2
 80076be:	4a0d      	ldr	r2, [pc, #52]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 80076c0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80076c2:	4b0b      	ldr	r3, [pc, #44]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 80076c4:	2280      	movs	r2, #128	; 0x80
 80076c6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80076c8:	4b09      	ldr	r3, [pc, #36]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	f003 0302 	and.w	r3, r3, #2
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d008      	beq.n	80076e6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80076d4:	4b07      	ldr	r3, [pc, #28]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 80076d6:	69db      	ldr	r3, [r3, #28]
 80076d8:	f043 0320 	orr.w	r3, r3, #32
 80076dc:	4a05      	ldr	r2, [pc, #20]	; (80076f4 <FLASH_SetErrorCode+0xa8>)
 80076de:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80076e0:	4b03      	ldr	r3, [pc, #12]	; (80076f0 <FLASH_SetErrorCode+0xa4>)
 80076e2:	2202      	movs	r2, #2
 80076e4:	60da      	str	r2, [r3, #12]
  }
}
 80076e6:	bf00      	nop
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr
 80076f0:	40023c00 	.word	0x40023c00
 80076f4:	20018b60 	.word	0x20018b60

080076f8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8007706:	2300      	movs	r3, #0
 8007708:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800770a:	4b31      	ldr	r3, [pc, #196]	; (80077d0 <HAL_FLASHEx_Erase+0xd8>)
 800770c:	7e1b      	ldrb	r3, [r3, #24]
 800770e:	2b01      	cmp	r3, #1
 8007710:	d101      	bne.n	8007716 <HAL_FLASHEx_Erase+0x1e>
 8007712:	2302      	movs	r3, #2
 8007714:	e058      	b.n	80077c8 <HAL_FLASHEx_Erase+0xd0>
 8007716:	4b2e      	ldr	r3, [pc, #184]	; (80077d0 <HAL_FLASHEx_Erase+0xd8>)
 8007718:	2201      	movs	r2, #1
 800771a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800771c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007720:	f7ff ff54 	bl	80075cc <FLASH_WaitForLastOperation>
 8007724:	4603      	mov	r3, r0
 8007726:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8007728:	7bfb      	ldrb	r3, [r7, #15]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d148      	bne.n	80077c0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	f04f 32ff 	mov.w	r2, #4294967295
 8007734:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d115      	bne.n	800776a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	b2da      	uxtb	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	4619      	mov	r1, r3
 800774a:	4610      	mov	r0, r2
 800774c:	f000 f844 	bl	80077d8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007750:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007754:	f7ff ff3a 	bl	80075cc <FLASH_WaitForLastOperation>
 8007758:	4603      	mov	r3, r0
 800775a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800775c:	4b1d      	ldr	r3, [pc, #116]	; (80077d4 <HAL_FLASHEx_Erase+0xdc>)
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	4a1c      	ldr	r2, [pc, #112]	; (80077d4 <HAL_FLASHEx_Erase+0xdc>)
 8007762:	f023 0304 	bic.w	r3, r3, #4
 8007766:	6113      	str	r3, [r2, #16]
 8007768:	e028      	b.n	80077bc <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	60bb      	str	r3, [r7, #8]
 8007770:	e01c      	b.n	80077ac <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	b2db      	uxtb	r3, r3
 8007778:	4619      	mov	r1, r3
 800777a:	68b8      	ldr	r0, [r7, #8]
 800777c:	f000 f850 	bl	8007820 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007780:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007784:	f7ff ff22 	bl	80075cc <FLASH_WaitForLastOperation>
 8007788:	4603      	mov	r3, r0
 800778a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800778c:	4b11      	ldr	r3, [pc, #68]	; (80077d4 <HAL_FLASHEx_Erase+0xdc>)
 800778e:	691b      	ldr	r3, [r3, #16]
 8007790:	4a10      	ldr	r2, [pc, #64]	; (80077d4 <HAL_FLASHEx_Erase+0xdc>)
 8007792:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8007796:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8007798:	7bfb      	ldrb	r3, [r7, #15]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	601a      	str	r2, [r3, #0]
          break;
 80077a4:	e00a      	b.n	80077bc <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	3301      	adds	r3, #1
 80077aa:	60bb      	str	r3, [r7, #8]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	68da      	ldr	r2, [r3, #12]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	4413      	add	r3, r2
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d3da      	bcc.n	8007772 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80077bc:	f000 f878 	bl	80078b0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80077c0:	4b03      	ldr	r3, [pc, #12]	; (80077d0 <HAL_FLASHEx_Erase+0xd8>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	761a      	strb	r2, [r3, #24]

  return status;
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	20018b60 	.word	0x20018b60
 80077d4:	40023c00 	.word	0x40023c00

080077d8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	4603      	mov	r3, r0
 80077e0:	6039      	str	r1, [r7, #0]
 80077e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80077e4:	4b0d      	ldr	r3, [pc, #52]	; (800781c <FLASH_MassErase+0x44>)
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	4a0c      	ldr	r2, [pc, #48]	; (800781c <FLASH_MassErase+0x44>)
 80077ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80077f0:	4b0a      	ldr	r3, [pc, #40]	; (800781c <FLASH_MassErase+0x44>)
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	4a09      	ldr	r2, [pc, #36]	; (800781c <FLASH_MassErase+0x44>)
 80077f6:	f043 0304 	orr.w	r3, r3, #4
 80077fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80077fc:	4b07      	ldr	r3, [pc, #28]	; (800781c <FLASH_MassErase+0x44>)
 80077fe:	691a      	ldr	r2, [r3, #16]
 8007800:	79fb      	ldrb	r3, [r7, #7]
 8007802:	021b      	lsls	r3, r3, #8
 8007804:	4313      	orrs	r3, r2
 8007806:	4a05      	ldr	r2, [pc, #20]	; (800781c <FLASH_MassErase+0x44>)
 8007808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800780c:	6113      	str	r3, [r2, #16]
}
 800780e:	bf00      	nop
 8007810:	370c      	adds	r7, #12
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	40023c00 	.word	0x40023c00

08007820 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	460b      	mov	r3, r1
 800782a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800782c:	2300      	movs	r3, #0
 800782e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007830:	78fb      	ldrb	r3, [r7, #3]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d102      	bne.n	800783c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8007836:	2300      	movs	r3, #0
 8007838:	60fb      	str	r3, [r7, #12]
 800783a:	e010      	b.n	800785e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800783c:	78fb      	ldrb	r3, [r7, #3]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d103      	bne.n	800784a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	e009      	b.n	800785e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800784a:	78fb      	ldrb	r3, [r7, #3]
 800784c:	2b02      	cmp	r3, #2
 800784e:	d103      	bne.n	8007858 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007850:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007854:	60fb      	str	r3, [r7, #12]
 8007856:	e002      	b.n	800785e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007858:	f44f 7340 	mov.w	r3, #768	; 0x300
 800785c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800785e:	4b13      	ldr	r3, [pc, #76]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	4a12      	ldr	r2, [pc, #72]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 8007864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007868:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800786a:	4b10      	ldr	r3, [pc, #64]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 800786c:	691a      	ldr	r2, [r3, #16]
 800786e:	490f      	ldr	r1, [pc, #60]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	4313      	orrs	r3, r2
 8007874:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8007876:	4b0d      	ldr	r3, [pc, #52]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	4a0c      	ldr	r2, [pc, #48]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 800787c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007880:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007882:	4b0a      	ldr	r3, [pc, #40]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 8007884:	691a      	ldr	r2, [r3, #16]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	00db      	lsls	r3, r3, #3
 800788a:	4313      	orrs	r3, r2
 800788c:	4a07      	ldr	r2, [pc, #28]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 800788e:	f043 0302 	orr.w	r3, r3, #2
 8007892:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007894:	4b05      	ldr	r3, [pc, #20]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	4a04      	ldr	r2, [pc, #16]	; (80078ac <FLASH_Erase_Sector+0x8c>)
 800789a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800789e:	6113      	str	r3, [r2, #16]
}
 80078a0:	bf00      	nop
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr
 80078ac:	40023c00 	.word	0x40023c00

080078b0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80078b0:	b480      	push	{r7}
 80078b2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80078b4:	4b20      	ldr	r3, [pc, #128]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d017      	beq.n	80078f0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80078c0:	4b1d      	ldr	r3, [pc, #116]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a1c      	ldr	r2, [pc, #112]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078ca:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80078cc:	4b1a      	ldr	r3, [pc, #104]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a19      	ldr	r2, [pc, #100]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80078d6:	6013      	str	r3, [r2, #0]
 80078d8:	4b17      	ldr	r3, [pc, #92]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a16      	ldr	r2, [pc, #88]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078e2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80078e4:	4b14      	ldr	r3, [pc, #80]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a13      	ldr	r2, [pc, #76]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80078ee:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80078f0:	4b11      	ldr	r3, [pc, #68]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d017      	beq.n	800792c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80078fc:	4b0e      	ldr	r3, [pc, #56]	; (8007938 <FLASH_FlushCaches+0x88>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a0d      	ldr	r2, [pc, #52]	; (8007938 <FLASH_FlushCaches+0x88>)
 8007902:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007906:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007908:	4b0b      	ldr	r3, [pc, #44]	; (8007938 <FLASH_FlushCaches+0x88>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a0a      	ldr	r2, [pc, #40]	; (8007938 <FLASH_FlushCaches+0x88>)
 800790e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007912:	6013      	str	r3, [r2, #0]
 8007914:	4b08      	ldr	r3, [pc, #32]	; (8007938 <FLASH_FlushCaches+0x88>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a07      	ldr	r2, [pc, #28]	; (8007938 <FLASH_FlushCaches+0x88>)
 800791a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800791e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007920:	4b05      	ldr	r3, [pc, #20]	; (8007938 <FLASH_FlushCaches+0x88>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a04      	ldr	r2, [pc, #16]	; (8007938 <FLASH_FlushCaches+0x88>)
 8007926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800792a:	6013      	str	r3, [r2, #0]
  }
}
 800792c:	bf00      	nop
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	40023c00 	.word	0x40023c00

0800793c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800793c:	b480      	push	{r7}
 800793e:	b089      	sub	sp, #36	; 0x24
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007946:	2300      	movs	r3, #0
 8007948:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800794a:	2300      	movs	r3, #0
 800794c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800794e:	2300      	movs	r3, #0
 8007950:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007952:	2300      	movs	r3, #0
 8007954:	61fb      	str	r3, [r7, #28]
 8007956:	e16b      	b.n	8007c30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007958:	2201      	movs	r2, #1
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	fa02 f303 	lsl.w	r3, r2, r3
 8007960:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	697a      	ldr	r2, [r7, #20]
 8007968:	4013      	ands	r3, r2
 800796a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800796c:	693a      	ldr	r2, [r7, #16]
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	429a      	cmp	r2, r3
 8007972:	f040 815a 	bne.w	8007c2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d00b      	beq.n	8007996 <HAL_GPIO_Init+0x5a>
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	2b02      	cmp	r3, #2
 8007984:	d007      	beq.n	8007996 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800798a:	2b11      	cmp	r3, #17
 800798c:	d003      	beq.n	8007996 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	2b12      	cmp	r3, #18
 8007994:	d130      	bne.n	80079f8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	005b      	lsls	r3, r3, #1
 80079a0:	2203      	movs	r2, #3
 80079a2:	fa02 f303 	lsl.w	r3, r2, r3
 80079a6:	43db      	mvns	r3, r3
 80079a8:	69ba      	ldr	r2, [r7, #24]
 80079aa:	4013      	ands	r3, r2
 80079ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	68da      	ldr	r2, [r3, #12]
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	005b      	lsls	r3, r3, #1
 80079b6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ba:	69ba      	ldr	r2, [r7, #24]
 80079bc:	4313      	orrs	r3, r2
 80079be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	69ba      	ldr	r2, [r7, #24]
 80079c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80079cc:	2201      	movs	r2, #1
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	fa02 f303 	lsl.w	r3, r2, r3
 80079d4:	43db      	mvns	r3, r3
 80079d6:	69ba      	ldr	r2, [r7, #24]
 80079d8:	4013      	ands	r3, r2
 80079da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	091b      	lsrs	r3, r3, #4
 80079e2:	f003 0201 	and.w	r2, r3, #1
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	fa02 f303 	lsl.w	r3, r2, r3
 80079ec:	69ba      	ldr	r2, [r7, #24]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	005b      	lsls	r3, r3, #1
 8007a02:	2203      	movs	r2, #3
 8007a04:	fa02 f303 	lsl.w	r3, r2, r3
 8007a08:	43db      	mvns	r3, r3
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	689a      	ldr	r2, [r3, #8]
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	005b      	lsls	r3, r3, #1
 8007a18:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1c:	69ba      	ldr	r2, [r7, #24]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	69ba      	ldr	r2, [r7, #24]
 8007a26:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d003      	beq.n	8007a38 <HAL_GPIO_Init+0xfc>
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	2b12      	cmp	r3, #18
 8007a36:	d123      	bne.n	8007a80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	08da      	lsrs	r2, r3, #3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	3208      	adds	r2, #8
 8007a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	f003 0307 	and.w	r3, r3, #7
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	220f      	movs	r2, #15
 8007a50:	fa02 f303 	lsl.w	r3, r2, r3
 8007a54:	43db      	mvns	r3, r3
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	4013      	ands	r3, r2
 8007a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	691a      	ldr	r2, [r3, #16]
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	f003 0307 	and.w	r3, r3, #7
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	fa02 f303 	lsl.w	r3, r2, r3
 8007a6c:	69ba      	ldr	r2, [r7, #24]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	08da      	lsrs	r2, r3, #3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	3208      	adds	r2, #8
 8007a7a:	69b9      	ldr	r1, [r7, #24]
 8007a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	2203      	movs	r2, #3
 8007a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a90:	43db      	mvns	r3, r3
 8007a92:	69ba      	ldr	r2, [r7, #24]
 8007a94:	4013      	ands	r3, r2
 8007a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	f003 0203 	and.w	r2, r3, #3
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	005b      	lsls	r3, r3, #1
 8007aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa8:	69ba      	ldr	r2, [r7, #24]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	69ba      	ldr	r2, [r7, #24]
 8007ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 80b4 	beq.w	8007c2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	4b5f      	ldr	r3, [pc, #380]	; (8007c44 <HAL_GPIO_Init+0x308>)
 8007ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aca:	4a5e      	ldr	r2, [pc, #376]	; (8007c44 <HAL_GPIO_Init+0x308>)
 8007acc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ad0:	6453      	str	r3, [r2, #68]	; 0x44
 8007ad2:	4b5c      	ldr	r3, [pc, #368]	; (8007c44 <HAL_GPIO_Init+0x308>)
 8007ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007ade:	4a5a      	ldr	r2, [pc, #360]	; (8007c48 <HAL_GPIO_Init+0x30c>)
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	089b      	lsrs	r3, r3, #2
 8007ae4:	3302      	adds	r3, #2
 8007ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	220f      	movs	r2, #15
 8007af6:	fa02 f303 	lsl.w	r3, r2, r3
 8007afa:	43db      	mvns	r3, r3
 8007afc:	69ba      	ldr	r2, [r7, #24]
 8007afe:	4013      	ands	r3, r2
 8007b00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a51      	ldr	r2, [pc, #324]	; (8007c4c <HAL_GPIO_Init+0x310>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d02b      	beq.n	8007b62 <HAL_GPIO_Init+0x226>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a50      	ldr	r2, [pc, #320]	; (8007c50 <HAL_GPIO_Init+0x314>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d025      	beq.n	8007b5e <HAL_GPIO_Init+0x222>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a4f      	ldr	r2, [pc, #316]	; (8007c54 <HAL_GPIO_Init+0x318>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d01f      	beq.n	8007b5a <HAL_GPIO_Init+0x21e>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a4e      	ldr	r2, [pc, #312]	; (8007c58 <HAL_GPIO_Init+0x31c>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d019      	beq.n	8007b56 <HAL_GPIO_Init+0x21a>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a4d      	ldr	r2, [pc, #308]	; (8007c5c <HAL_GPIO_Init+0x320>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d013      	beq.n	8007b52 <HAL_GPIO_Init+0x216>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a4c      	ldr	r2, [pc, #304]	; (8007c60 <HAL_GPIO_Init+0x324>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d00d      	beq.n	8007b4e <HAL_GPIO_Init+0x212>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a4b      	ldr	r2, [pc, #300]	; (8007c64 <HAL_GPIO_Init+0x328>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d007      	beq.n	8007b4a <HAL_GPIO_Init+0x20e>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a4a      	ldr	r2, [pc, #296]	; (8007c68 <HAL_GPIO_Init+0x32c>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d101      	bne.n	8007b46 <HAL_GPIO_Init+0x20a>
 8007b42:	2307      	movs	r3, #7
 8007b44:	e00e      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b46:	2308      	movs	r3, #8
 8007b48:	e00c      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b4a:	2306      	movs	r3, #6
 8007b4c:	e00a      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b4e:	2305      	movs	r3, #5
 8007b50:	e008      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b52:	2304      	movs	r3, #4
 8007b54:	e006      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b56:	2303      	movs	r3, #3
 8007b58:	e004      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	e002      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e000      	b.n	8007b64 <HAL_GPIO_Init+0x228>
 8007b62:	2300      	movs	r3, #0
 8007b64:	69fa      	ldr	r2, [r7, #28]
 8007b66:	f002 0203 	and.w	r2, r2, #3
 8007b6a:	0092      	lsls	r2, r2, #2
 8007b6c:	4093      	lsls	r3, r2
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b74:	4934      	ldr	r1, [pc, #208]	; (8007c48 <HAL_GPIO_Init+0x30c>)
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	089b      	lsrs	r3, r3, #2
 8007b7a:	3302      	adds	r3, #2
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007b82:	4b3a      	ldr	r3, [pc, #232]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	43db      	mvns	r3, r3
 8007b8c:	69ba      	ldr	r2, [r7, #24]
 8007b8e:	4013      	ands	r3, r2
 8007b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d003      	beq.n	8007ba6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007b9e:	69ba      	ldr	r2, [r7, #24]
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007ba6:	4a31      	ldr	r2, [pc, #196]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007bac:	4b2f      	ldr	r3, [pc, #188]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	43db      	mvns	r3, r3
 8007bb6:	69ba      	ldr	r2, [r7, #24]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d003      	beq.n	8007bd0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007bc8:	69ba      	ldr	r2, [r7, #24]
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007bd0:	4a26      	ldr	r2, [pc, #152]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007bd2:	69bb      	ldr	r3, [r7, #24]
 8007bd4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007bd6:	4b25      	ldr	r3, [pc, #148]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	43db      	mvns	r3, r3
 8007be0:	69ba      	ldr	r2, [r7, #24]
 8007be2:	4013      	ands	r3, r2
 8007be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007bfa:	4a1c      	ldr	r2, [pc, #112]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007bfc:	69bb      	ldr	r3, [r7, #24]
 8007bfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007c00:	4b1a      	ldr	r3, [pc, #104]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	43db      	mvns	r3, r3
 8007c0a:	69ba      	ldr	r2, [r7, #24]
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d003      	beq.n	8007c24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007c1c:	69ba      	ldr	r2, [r7, #24]
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007c24:	4a11      	ldr	r2, [pc, #68]	; (8007c6c <HAL_GPIO_Init+0x330>)
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	61fb      	str	r3, [r7, #28]
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	2b0f      	cmp	r3, #15
 8007c34:	f67f ae90 	bls.w	8007958 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007c38:	bf00      	nop
 8007c3a:	3724      	adds	r7, #36	; 0x24
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	40023800 	.word	0x40023800
 8007c48:	40013800 	.word	0x40013800
 8007c4c:	40020000 	.word	0x40020000
 8007c50:	40020400 	.word	0x40020400
 8007c54:	40020800 	.word	0x40020800
 8007c58:	40020c00 	.word	0x40020c00
 8007c5c:	40021000 	.word	0x40021000
 8007c60:	40021400 	.word	0x40021400
 8007c64:	40021800 	.word	0x40021800
 8007c68:	40021c00 	.word	0x40021c00
 8007c6c:	40013c00 	.word	0x40013c00

08007c70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	460b      	mov	r3, r1
 8007c7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691a      	ldr	r2, [r3, #16]
 8007c80:	887b      	ldrh	r3, [r7, #2]
 8007c82:	4013      	ands	r3, r2
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d002      	beq.n	8007c8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	73fb      	strb	r3, [r7, #15]
 8007c8c:	e001      	b.n	8007c92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	460b      	mov	r3, r1
 8007caa:	807b      	strh	r3, [r7, #2]
 8007cac:	4613      	mov	r3, r2
 8007cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007cb0:	787b      	ldrb	r3, [r7, #1]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d003      	beq.n	8007cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007cb6:	887a      	ldrh	r2, [r7, #2]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007cbc:	e003      	b.n	8007cc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007cbe:	887b      	ldrh	r3, [r7, #2]
 8007cc0:	041a      	lsls	r2, r3, #16
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	619a      	str	r2, [r3, #24]
}
 8007cc6:	bf00      	nop
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
	...

08007cd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e11f      	b.n	8007f26 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d106      	bne.n	8007d00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7fd ff96 	bl	8005c2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2224      	movs	r2, #36	; 0x24
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f022 0201 	bic.w	r2, r2, #1
 8007d16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007d38:	f000 fd18 	bl	800876c <HAL_RCC_GetPCLK1Freq>
 8007d3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	4a7b      	ldr	r2, [pc, #492]	; (8007f30 <HAL_I2C_Init+0x25c>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d807      	bhi.n	8007d58 <HAL_I2C_Init+0x84>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	4a7a      	ldr	r2, [pc, #488]	; (8007f34 <HAL_I2C_Init+0x260>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	bf94      	ite	ls
 8007d50:	2301      	movls	r3, #1
 8007d52:	2300      	movhi	r3, #0
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	e006      	b.n	8007d66 <HAL_I2C_Init+0x92>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4a77      	ldr	r2, [pc, #476]	; (8007f38 <HAL_I2C_Init+0x264>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	bf94      	ite	ls
 8007d60:	2301      	movls	r3, #1
 8007d62:	2300      	movhi	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d001      	beq.n	8007d6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e0db      	b.n	8007f26 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	4a72      	ldr	r2, [pc, #456]	; (8007f3c <HAL_I2C_Init+0x268>)
 8007d72:	fba2 2303 	umull	r2, r3, r2, r3
 8007d76:	0c9b      	lsrs	r3, r3, #18
 8007d78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	4a64      	ldr	r2, [pc, #400]	; (8007f30 <HAL_I2C_Init+0x25c>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d802      	bhi.n	8007da8 <HAL_I2C_Init+0xd4>
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	3301      	adds	r3, #1
 8007da6:	e009      	b.n	8007dbc <HAL_I2C_Init+0xe8>
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007dae:	fb02 f303 	mul.w	r3, r2, r3
 8007db2:	4a63      	ldr	r2, [pc, #396]	; (8007f40 <HAL_I2C_Init+0x26c>)
 8007db4:	fba2 2303 	umull	r2, r3, r2, r3
 8007db8:	099b      	lsrs	r3, r3, #6
 8007dba:	3301      	adds	r3, #1
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	6812      	ldr	r2, [r2, #0]
 8007dc0:	430b      	orrs	r3, r1
 8007dc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	69db      	ldr	r3, [r3, #28]
 8007dca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007dce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	4956      	ldr	r1, [pc, #344]	; (8007f30 <HAL_I2C_Init+0x25c>)
 8007dd8:	428b      	cmp	r3, r1
 8007dda:	d80d      	bhi.n	8007df8 <HAL_I2C_Init+0x124>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	1e59      	subs	r1, r3, #1
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	005b      	lsls	r3, r3, #1
 8007de6:	fbb1 f3f3 	udiv	r3, r1, r3
 8007dea:	3301      	adds	r3, #1
 8007dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	bf38      	it	cc
 8007df4:	2304      	movcc	r3, #4
 8007df6:	e04f      	b.n	8007e98 <HAL_I2C_Init+0x1c4>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d111      	bne.n	8007e24 <HAL_I2C_Init+0x150>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	1e58      	subs	r0, r3, #1
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6859      	ldr	r1, [r3, #4]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	005b      	lsls	r3, r3, #1
 8007e0c:	440b      	add	r3, r1
 8007e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e12:	3301      	adds	r3, #1
 8007e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bf0c      	ite	eq
 8007e1c:	2301      	moveq	r3, #1
 8007e1e:	2300      	movne	r3, #0
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	e012      	b.n	8007e4a <HAL_I2C_Init+0x176>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	1e58      	subs	r0, r3, #1
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6859      	ldr	r1, [r3, #4]
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	440b      	add	r3, r1
 8007e32:	0099      	lsls	r1, r3, #2
 8007e34:	440b      	add	r3, r1
 8007e36:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	bf0c      	ite	eq
 8007e44:	2301      	moveq	r3, #1
 8007e46:	2300      	movne	r3, #0
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d001      	beq.n	8007e52 <HAL_I2C_Init+0x17e>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e022      	b.n	8007e98 <HAL_I2C_Init+0x1c4>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10e      	bne.n	8007e78 <HAL_I2C_Init+0x1a4>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	1e58      	subs	r0, r3, #1
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6859      	ldr	r1, [r3, #4]
 8007e62:	460b      	mov	r3, r1
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	440b      	add	r3, r1
 8007e68:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e76:	e00f      	b.n	8007e98 <HAL_I2C_Init+0x1c4>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	1e58      	subs	r0, r3, #1
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6859      	ldr	r1, [r3, #4]
 8007e80:	460b      	mov	r3, r1
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	440b      	add	r3, r1
 8007e86:	0099      	lsls	r1, r3, #2
 8007e88:	440b      	add	r3, r1
 8007e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e8e:	3301      	adds	r3, #1
 8007e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007e98:	6879      	ldr	r1, [r7, #4]
 8007e9a:	6809      	ldr	r1, [r1, #0]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	69da      	ldr	r2, [r3, #28]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a1b      	ldr	r3, [r3, #32]
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	430a      	orrs	r2, r1
 8007eba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007ec6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	6911      	ldr	r1, [r2, #16]
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	68d2      	ldr	r2, [r2, #12]
 8007ed2:	4311      	orrs	r1, r2
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6812      	ldr	r2, [r2, #0]
 8007ed8:	430b      	orrs	r3, r1
 8007eda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	695a      	ldr	r2, [r3, #20]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	699b      	ldr	r3, [r3, #24]
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f042 0201 	orr.w	r2, r2, #1
 8007f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2220      	movs	r2, #32
 8007f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3710      	adds	r7, #16
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	000186a0 	.word	0x000186a0
 8007f34:	001e847f 	.word	0x001e847f
 8007f38:	003d08ff 	.word	0x003d08ff
 8007f3c:	431bde83 	.word	0x431bde83
 8007f40:	10624dd3 	.word	0x10624dd3

08007f44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d101      	bne.n	8007f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	e25b      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d075      	beq.n	800804e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007f62:	4ba3      	ldr	r3, [pc, #652]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f003 030c 	and.w	r3, r3, #12
 8007f6a:	2b04      	cmp	r3, #4
 8007f6c:	d00c      	beq.n	8007f88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007f6e:	4ba0      	ldr	r3, [pc, #640]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007f76:	2b08      	cmp	r3, #8
 8007f78:	d112      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007f7a:	4b9d      	ldr	r3, [pc, #628]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f86:	d10b      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f88:	4b99      	ldr	r3, [pc, #612]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d05b      	beq.n	800804c <HAL_RCC_OscConfig+0x108>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d157      	bne.n	800804c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e236      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fa8:	d106      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x74>
 8007faa:	4b91      	ldr	r3, [pc, #580]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a90      	ldr	r2, [pc, #576]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fb4:	6013      	str	r3, [r2, #0]
 8007fb6:	e01d      	b.n	8007ff4 <HAL_RCC_OscConfig+0xb0>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007fc0:	d10c      	bne.n	8007fdc <HAL_RCC_OscConfig+0x98>
 8007fc2:	4b8b      	ldr	r3, [pc, #556]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a8a      	ldr	r2, [pc, #552]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	4b88      	ldr	r3, [pc, #544]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a87      	ldr	r2, [pc, #540]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fd8:	6013      	str	r3, [r2, #0]
 8007fda:	e00b      	b.n	8007ff4 <HAL_RCC_OscConfig+0xb0>
 8007fdc:	4b84      	ldr	r3, [pc, #528]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a83      	ldr	r2, [pc, #524]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fe6:	6013      	str	r3, [r2, #0]
 8007fe8:	4b81      	ldr	r3, [pc, #516]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a80      	ldr	r2, [pc, #512]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8007fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d013      	beq.n	8008024 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ffc:	f7fe fa12 	bl	8006424 <HAL_GetTick>
 8008000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008002:	e008      	b.n	8008016 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008004:	f7fe fa0e 	bl	8006424 <HAL_GetTick>
 8008008:	4602      	mov	r2, r0
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	1ad3      	subs	r3, r2, r3
 800800e:	2b64      	cmp	r3, #100	; 0x64
 8008010:	d901      	bls.n	8008016 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	e1fb      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008016:	4b76      	ldr	r3, [pc, #472]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800801e:	2b00      	cmp	r3, #0
 8008020:	d0f0      	beq.n	8008004 <HAL_RCC_OscConfig+0xc0>
 8008022:	e014      	b.n	800804e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008024:	f7fe f9fe 	bl	8006424 <HAL_GetTick>
 8008028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800802a:	e008      	b.n	800803e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800802c:	f7fe f9fa 	bl	8006424 <HAL_GetTick>
 8008030:	4602      	mov	r2, r0
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	2b64      	cmp	r3, #100	; 0x64
 8008038:	d901      	bls.n	800803e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800803a:	2303      	movs	r3, #3
 800803c:	e1e7      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800803e:	4b6c      	ldr	r3, [pc, #432]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1f0      	bne.n	800802c <HAL_RCC_OscConfig+0xe8>
 800804a:	e000      	b.n	800804e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800804c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	2b00      	cmp	r3, #0
 8008058:	d063      	beq.n	8008122 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800805a:	4b65      	ldr	r3, [pc, #404]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f003 030c 	and.w	r3, r3, #12
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00b      	beq.n	800807e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008066:	4b62      	ldr	r3, [pc, #392]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800806e:	2b08      	cmp	r3, #8
 8008070:	d11c      	bne.n	80080ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008072:	4b5f      	ldr	r3, [pc, #380]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d116      	bne.n	80080ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800807e:	4b5c      	ldr	r3, [pc, #368]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0302 	and.w	r3, r3, #2
 8008086:	2b00      	cmp	r3, #0
 8008088:	d005      	beq.n	8008096 <HAL_RCC_OscConfig+0x152>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d001      	beq.n	8008096 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	e1bb      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008096:	4b56      	ldr	r3, [pc, #344]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	00db      	lsls	r3, r3, #3
 80080a4:	4952      	ldr	r1, [pc, #328]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80080a6:	4313      	orrs	r3, r2
 80080a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080aa:	e03a      	b.n	8008122 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d020      	beq.n	80080f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80080b4:	4b4f      	ldr	r3, [pc, #316]	; (80081f4 <HAL_RCC_OscConfig+0x2b0>)
 80080b6:	2201      	movs	r2, #1
 80080b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080ba:	f7fe f9b3 	bl	8006424 <HAL_GetTick>
 80080be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080c0:	e008      	b.n	80080d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80080c2:	f7fe f9af 	bl	8006424 <HAL_GetTick>
 80080c6:	4602      	mov	r2, r0
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	1ad3      	subs	r3, r2, r3
 80080cc:	2b02      	cmp	r3, #2
 80080ce:	d901      	bls.n	80080d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80080d0:	2303      	movs	r3, #3
 80080d2:	e19c      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080d4:	4b46      	ldr	r3, [pc, #280]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0302 	and.w	r3, r3, #2
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d0f0      	beq.n	80080c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080e0:	4b43      	ldr	r3, [pc, #268]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	691b      	ldr	r3, [r3, #16]
 80080ec:	00db      	lsls	r3, r3, #3
 80080ee:	4940      	ldr	r1, [pc, #256]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	600b      	str	r3, [r1, #0]
 80080f4:	e015      	b.n	8008122 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80080f6:	4b3f      	ldr	r3, [pc, #252]	; (80081f4 <HAL_RCC_OscConfig+0x2b0>)
 80080f8:	2200      	movs	r2, #0
 80080fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080fc:	f7fe f992 	bl	8006424 <HAL_GetTick>
 8008100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008102:	e008      	b.n	8008116 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008104:	f7fe f98e 	bl	8006424 <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	2b02      	cmp	r3, #2
 8008110:	d901      	bls.n	8008116 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e17b      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008116:	4b36      	ldr	r3, [pc, #216]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0302 	and.w	r3, r3, #2
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1f0      	bne.n	8008104 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0308 	and.w	r3, r3, #8
 800812a:	2b00      	cmp	r3, #0
 800812c:	d030      	beq.n	8008190 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d016      	beq.n	8008164 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008136:	4b30      	ldr	r3, [pc, #192]	; (80081f8 <HAL_RCC_OscConfig+0x2b4>)
 8008138:	2201      	movs	r2, #1
 800813a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800813c:	f7fe f972 	bl	8006424 <HAL_GetTick>
 8008140:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008142:	e008      	b.n	8008156 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008144:	f7fe f96e 	bl	8006424 <HAL_GetTick>
 8008148:	4602      	mov	r2, r0
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	2b02      	cmp	r3, #2
 8008150:	d901      	bls.n	8008156 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	e15b      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008156:	4b26      	ldr	r3, [pc, #152]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800815a:	f003 0302 	and.w	r3, r3, #2
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0f0      	beq.n	8008144 <HAL_RCC_OscConfig+0x200>
 8008162:	e015      	b.n	8008190 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008164:	4b24      	ldr	r3, [pc, #144]	; (80081f8 <HAL_RCC_OscConfig+0x2b4>)
 8008166:	2200      	movs	r2, #0
 8008168:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800816a:	f7fe f95b 	bl	8006424 <HAL_GetTick>
 800816e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008170:	e008      	b.n	8008184 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008172:	f7fe f957 	bl	8006424 <HAL_GetTick>
 8008176:	4602      	mov	r2, r0
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	1ad3      	subs	r3, r2, r3
 800817c:	2b02      	cmp	r3, #2
 800817e:	d901      	bls.n	8008184 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e144      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008184:	4b1a      	ldr	r3, [pc, #104]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 8008186:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008188:	f003 0302 	and.w	r3, r3, #2
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1f0      	bne.n	8008172 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 0304 	and.w	r3, r3, #4
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 80a0 	beq.w	80082de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800819e:	2300      	movs	r3, #0
 80081a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081a2:	4b13      	ldr	r3, [pc, #76]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80081a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d10f      	bne.n	80081ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081ae:	2300      	movs	r3, #0
 80081b0:	60bb      	str	r3, [r7, #8]
 80081b2:	4b0f      	ldr	r3, [pc, #60]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80081b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b6:	4a0e      	ldr	r2, [pc, #56]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80081b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081bc:	6413      	str	r3, [r2, #64]	; 0x40
 80081be:	4b0c      	ldr	r3, [pc, #48]	; (80081f0 <HAL_RCC_OscConfig+0x2ac>)
 80081c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081c6:	60bb      	str	r3, [r7, #8]
 80081c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081ca:	2301      	movs	r3, #1
 80081cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081ce:	4b0b      	ldr	r3, [pc, #44]	; (80081fc <HAL_RCC_OscConfig+0x2b8>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d121      	bne.n	800821e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80081da:	4b08      	ldr	r3, [pc, #32]	; (80081fc <HAL_RCC_OscConfig+0x2b8>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a07      	ldr	r2, [pc, #28]	; (80081fc <HAL_RCC_OscConfig+0x2b8>)
 80081e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80081e6:	f7fe f91d 	bl	8006424 <HAL_GetTick>
 80081ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081ec:	e011      	b.n	8008212 <HAL_RCC_OscConfig+0x2ce>
 80081ee:	bf00      	nop
 80081f0:	40023800 	.word	0x40023800
 80081f4:	42470000 	.word	0x42470000
 80081f8:	42470e80 	.word	0x42470e80
 80081fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008200:	f7fe f910 	bl	8006424 <HAL_GetTick>
 8008204:	4602      	mov	r2, r0
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	1ad3      	subs	r3, r2, r3
 800820a:	2b02      	cmp	r3, #2
 800820c:	d901      	bls.n	8008212 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800820e:	2303      	movs	r3, #3
 8008210:	e0fd      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008212:	4b81      	ldr	r3, [pc, #516]	; (8008418 <HAL_RCC_OscConfig+0x4d4>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800821a:	2b00      	cmp	r3, #0
 800821c:	d0f0      	beq.n	8008200 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d106      	bne.n	8008234 <HAL_RCC_OscConfig+0x2f0>
 8008226:	4b7d      	ldr	r3, [pc, #500]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800822a:	4a7c      	ldr	r2, [pc, #496]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800822c:	f043 0301 	orr.w	r3, r3, #1
 8008230:	6713      	str	r3, [r2, #112]	; 0x70
 8008232:	e01c      	b.n	800826e <HAL_RCC_OscConfig+0x32a>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	2b05      	cmp	r3, #5
 800823a:	d10c      	bne.n	8008256 <HAL_RCC_OscConfig+0x312>
 800823c:	4b77      	ldr	r3, [pc, #476]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800823e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008240:	4a76      	ldr	r2, [pc, #472]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008242:	f043 0304 	orr.w	r3, r3, #4
 8008246:	6713      	str	r3, [r2, #112]	; 0x70
 8008248:	4b74      	ldr	r3, [pc, #464]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800824a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800824c:	4a73      	ldr	r2, [pc, #460]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800824e:	f043 0301 	orr.w	r3, r3, #1
 8008252:	6713      	str	r3, [r2, #112]	; 0x70
 8008254:	e00b      	b.n	800826e <HAL_RCC_OscConfig+0x32a>
 8008256:	4b71      	ldr	r3, [pc, #452]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800825a:	4a70      	ldr	r2, [pc, #448]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800825c:	f023 0301 	bic.w	r3, r3, #1
 8008260:	6713      	str	r3, [r2, #112]	; 0x70
 8008262:	4b6e      	ldr	r3, [pc, #440]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008266:	4a6d      	ldr	r2, [pc, #436]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008268:	f023 0304 	bic.w	r3, r3, #4
 800826c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d015      	beq.n	80082a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008276:	f7fe f8d5 	bl	8006424 <HAL_GetTick>
 800827a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800827c:	e00a      	b.n	8008294 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800827e:	f7fe f8d1 	bl	8006424 <HAL_GetTick>
 8008282:	4602      	mov	r2, r0
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	1ad3      	subs	r3, r2, r3
 8008288:	f241 3288 	movw	r2, #5000	; 0x1388
 800828c:	4293      	cmp	r3, r2
 800828e:	d901      	bls.n	8008294 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008290:	2303      	movs	r3, #3
 8008292:	e0bc      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008294:	4b61      	ldr	r3, [pc, #388]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008298:	f003 0302 	and.w	r3, r3, #2
 800829c:	2b00      	cmp	r3, #0
 800829e:	d0ee      	beq.n	800827e <HAL_RCC_OscConfig+0x33a>
 80082a0:	e014      	b.n	80082cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082a2:	f7fe f8bf 	bl	8006424 <HAL_GetTick>
 80082a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082a8:	e00a      	b.n	80082c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082aa:	f7fe f8bb 	bl	8006424 <HAL_GetTick>
 80082ae:	4602      	mov	r2, r0
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	1ad3      	subs	r3, r2, r3
 80082b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d901      	bls.n	80082c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80082bc:	2303      	movs	r3, #3
 80082be:	e0a6      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082c0:	4b56      	ldr	r3, [pc, #344]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 80082c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c4:	f003 0302 	and.w	r3, r3, #2
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1ee      	bne.n	80082aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082cc:	7dfb      	ldrb	r3, [r7, #23]
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d105      	bne.n	80082de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082d2:	4b52      	ldr	r3, [pc, #328]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 80082d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d6:	4a51      	ldr	r2, [pc, #324]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 80082d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 8092 	beq.w	800840c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80082e8:	4b4c      	ldr	r3, [pc, #304]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	f003 030c 	and.w	r3, r3, #12
 80082f0:	2b08      	cmp	r3, #8
 80082f2:	d05c      	beq.n	80083ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d141      	bne.n	8008380 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082fc:	4b48      	ldr	r3, [pc, #288]	; (8008420 <HAL_RCC_OscConfig+0x4dc>)
 80082fe:	2200      	movs	r2, #0
 8008300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008302:	f7fe f88f 	bl	8006424 <HAL_GetTick>
 8008306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008308:	e008      	b.n	800831c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800830a:	f7fe f88b 	bl	8006424 <HAL_GetTick>
 800830e:	4602      	mov	r2, r0
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	2b02      	cmp	r3, #2
 8008316:	d901      	bls.n	800831c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008318:	2303      	movs	r3, #3
 800831a:	e078      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800831c:	4b3f      	ldr	r3, [pc, #252]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1f0      	bne.n	800830a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a1b      	ldr	r3, [r3, #32]
 8008330:	431a      	orrs	r2, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008336:	019b      	lsls	r3, r3, #6
 8008338:	431a      	orrs	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833e:	085b      	lsrs	r3, r3, #1
 8008340:	3b01      	subs	r3, #1
 8008342:	041b      	lsls	r3, r3, #16
 8008344:	431a      	orrs	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800834a:	061b      	lsls	r3, r3, #24
 800834c:	4933      	ldr	r1, [pc, #204]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 800834e:	4313      	orrs	r3, r2
 8008350:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008352:	4b33      	ldr	r3, [pc, #204]	; (8008420 <HAL_RCC_OscConfig+0x4dc>)
 8008354:	2201      	movs	r2, #1
 8008356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008358:	f7fe f864 	bl	8006424 <HAL_GetTick>
 800835c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800835e:	e008      	b.n	8008372 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008360:	f7fe f860 	bl	8006424 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b02      	cmp	r3, #2
 800836c:	d901      	bls.n	8008372 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e04d      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008372:	4b2a      	ldr	r3, [pc, #168]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d0f0      	beq.n	8008360 <HAL_RCC_OscConfig+0x41c>
 800837e:	e045      	b.n	800840c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008380:	4b27      	ldr	r3, [pc, #156]	; (8008420 <HAL_RCC_OscConfig+0x4dc>)
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008386:	f7fe f84d 	bl	8006424 <HAL_GetTick>
 800838a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800838c:	e008      	b.n	80083a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800838e:	f7fe f849 	bl	8006424 <HAL_GetTick>
 8008392:	4602      	mov	r2, r0
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	1ad3      	subs	r3, r2, r3
 8008398:	2b02      	cmp	r3, #2
 800839a:	d901      	bls.n	80083a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800839c:	2303      	movs	r3, #3
 800839e:	e036      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083a0:	4b1e      	ldr	r3, [pc, #120]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1f0      	bne.n	800838e <HAL_RCC_OscConfig+0x44a>
 80083ac:	e02e      	b.n	800840c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d101      	bne.n	80083ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e029      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80083ba:	4b18      	ldr	r3, [pc, #96]	; (800841c <HAL_RCC_OscConfig+0x4d8>)
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	69db      	ldr	r3, [r3, #28]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d11c      	bne.n	8008408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083d8:	429a      	cmp	r2, r3
 80083da:	d115      	bne.n	8008408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80083e2:	4013      	ands	r3, r2
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d10d      	bne.n	8008408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d106      	bne.n	8008408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008404:	429a      	cmp	r2, r3
 8008406:	d001      	beq.n	800840c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	e000      	b.n	800840e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3718      	adds	r7, #24
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	40007000 	.word	0x40007000
 800841c:	40023800 	.word	0x40023800
 8008420:	42470060 	.word	0x42470060

08008424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d101      	bne.n	8008438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e0cc      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008438:	4b68      	ldr	r3, [pc, #416]	; (80085dc <HAL_RCC_ClockConfig+0x1b8>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 030f 	and.w	r3, r3, #15
 8008440:	683a      	ldr	r2, [r7, #0]
 8008442:	429a      	cmp	r2, r3
 8008444:	d90c      	bls.n	8008460 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008446:	4b65      	ldr	r3, [pc, #404]	; (80085dc <HAL_RCC_ClockConfig+0x1b8>)
 8008448:	683a      	ldr	r2, [r7, #0]
 800844a:	b2d2      	uxtb	r2, r2
 800844c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800844e:	4b63      	ldr	r3, [pc, #396]	; (80085dc <HAL_RCC_ClockConfig+0x1b8>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 030f 	and.w	r3, r3, #15
 8008456:	683a      	ldr	r2, [r7, #0]
 8008458:	429a      	cmp	r2, r3
 800845a:	d001      	beq.n	8008460 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e0b8      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f003 0302 	and.w	r3, r3, #2
 8008468:	2b00      	cmp	r3, #0
 800846a:	d020      	beq.n	80084ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f003 0304 	and.w	r3, r3, #4
 8008474:	2b00      	cmp	r3, #0
 8008476:	d005      	beq.n	8008484 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008478:	4b59      	ldr	r3, [pc, #356]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	4a58      	ldr	r2, [pc, #352]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 800847e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008482:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f003 0308 	and.w	r3, r3, #8
 800848c:	2b00      	cmp	r3, #0
 800848e:	d005      	beq.n	800849c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008490:	4b53      	ldr	r3, [pc, #332]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	4a52      	ldr	r2, [pc, #328]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008496:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800849a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800849c:	4b50      	ldr	r3, [pc, #320]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	494d      	ldr	r1, [pc, #308]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 80084aa:	4313      	orrs	r3, r2
 80084ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f003 0301 	and.w	r3, r3, #1
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d044      	beq.n	8008544 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d107      	bne.n	80084d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084c2:	4b47      	ldr	r3, [pc, #284]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d119      	bne.n	8008502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e07f      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	d003      	beq.n	80084e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80084de:	2b03      	cmp	r3, #3
 80084e0:	d107      	bne.n	80084f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084e2:	4b3f      	ldr	r3, [pc, #252]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d109      	bne.n	8008502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e06f      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084f2:	4b3b      	ldr	r3, [pc, #236]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 0302 	and.w	r3, r3, #2
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d101      	bne.n	8008502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	e067      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008502:	4b37      	ldr	r3, [pc, #220]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	f023 0203 	bic.w	r2, r3, #3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	4934      	ldr	r1, [pc, #208]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008510:	4313      	orrs	r3, r2
 8008512:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008514:	f7fd ff86 	bl	8006424 <HAL_GetTick>
 8008518:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800851a:	e00a      	b.n	8008532 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800851c:	f7fd ff82 	bl	8006424 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	f241 3288 	movw	r2, #5000	; 0x1388
 800852a:	4293      	cmp	r3, r2
 800852c:	d901      	bls.n	8008532 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e04f      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008532:	4b2b      	ldr	r3, [pc, #172]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f003 020c 	and.w	r2, r3, #12
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	429a      	cmp	r2, r3
 8008542:	d1eb      	bne.n	800851c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008544:	4b25      	ldr	r3, [pc, #148]	; (80085dc <HAL_RCC_ClockConfig+0x1b8>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 030f 	and.w	r3, r3, #15
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	429a      	cmp	r2, r3
 8008550:	d20c      	bcs.n	800856c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008552:	4b22      	ldr	r3, [pc, #136]	; (80085dc <HAL_RCC_ClockConfig+0x1b8>)
 8008554:	683a      	ldr	r2, [r7, #0]
 8008556:	b2d2      	uxtb	r2, r2
 8008558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800855a:	4b20      	ldr	r3, [pc, #128]	; (80085dc <HAL_RCC_ClockConfig+0x1b8>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 030f 	and.w	r3, r3, #15
 8008562:	683a      	ldr	r2, [r7, #0]
 8008564:	429a      	cmp	r2, r3
 8008566:	d001      	beq.n	800856c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	e032      	b.n	80085d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f003 0304 	and.w	r3, r3, #4
 8008574:	2b00      	cmp	r3, #0
 8008576:	d008      	beq.n	800858a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008578:	4b19      	ldr	r3, [pc, #100]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	4916      	ldr	r1, [pc, #88]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008586:	4313      	orrs	r3, r2
 8008588:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0308 	and.w	r3, r3, #8
 8008592:	2b00      	cmp	r3, #0
 8008594:	d009      	beq.n	80085aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008596:	4b12      	ldr	r3, [pc, #72]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	00db      	lsls	r3, r3, #3
 80085a4:	490e      	ldr	r1, [pc, #56]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80085aa:	f000 f821 	bl	80085f0 <HAL_RCC_GetSysClockFreq>
 80085ae:	4601      	mov	r1, r0
 80085b0:	4b0b      	ldr	r3, [pc, #44]	; (80085e0 <HAL_RCC_ClockConfig+0x1bc>)
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	091b      	lsrs	r3, r3, #4
 80085b6:	f003 030f 	and.w	r3, r3, #15
 80085ba:	4a0a      	ldr	r2, [pc, #40]	; (80085e4 <HAL_RCC_ClockConfig+0x1c0>)
 80085bc:	5cd3      	ldrb	r3, [r2, r3]
 80085be:	fa21 f303 	lsr.w	r3, r1, r3
 80085c2:	4a09      	ldr	r2, [pc, #36]	; (80085e8 <HAL_RCC_ClockConfig+0x1c4>)
 80085c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80085c6:	4b09      	ldr	r3, [pc, #36]	; (80085ec <HAL_RCC_ClockConfig+0x1c8>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7fd fee6 	bl	800639c <HAL_InitTick>

  return HAL_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	40023c00 	.word	0x40023c00
 80085e0:	40023800 	.word	0x40023800
 80085e4:	08010ad0 	.word	0x08010ad0
 80085e8:	20000034 	.word	0x20000034
 80085ec:	20000038 	.word	0x20000038

080085f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80085f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80085f6:	2300      	movs	r3, #0
 80085f8:	607b      	str	r3, [r7, #4]
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
 80085fe:	2300      	movs	r3, #0
 8008600:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008602:	2300      	movs	r3, #0
 8008604:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008606:	4b50      	ldr	r3, [pc, #320]	; (8008748 <HAL_RCC_GetSysClockFreq+0x158>)
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f003 030c 	and.w	r3, r3, #12
 800860e:	2b04      	cmp	r3, #4
 8008610:	d007      	beq.n	8008622 <HAL_RCC_GetSysClockFreq+0x32>
 8008612:	2b08      	cmp	r3, #8
 8008614:	d008      	beq.n	8008628 <HAL_RCC_GetSysClockFreq+0x38>
 8008616:	2b00      	cmp	r3, #0
 8008618:	f040 808d 	bne.w	8008736 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800861c:	4b4b      	ldr	r3, [pc, #300]	; (800874c <HAL_RCC_GetSysClockFreq+0x15c>)
 800861e:	60bb      	str	r3, [r7, #8]
       break;
 8008620:	e08c      	b.n	800873c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008622:	4b4b      	ldr	r3, [pc, #300]	; (8008750 <HAL_RCC_GetSysClockFreq+0x160>)
 8008624:	60bb      	str	r3, [r7, #8]
      break;
 8008626:	e089      	b.n	800873c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008628:	4b47      	ldr	r3, [pc, #284]	; (8008748 <HAL_RCC_GetSysClockFreq+0x158>)
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008630:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008632:	4b45      	ldr	r3, [pc, #276]	; (8008748 <HAL_RCC_GetSysClockFreq+0x158>)
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d023      	beq.n	8008686 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800863e:	4b42      	ldr	r3, [pc, #264]	; (8008748 <HAL_RCC_GetSysClockFreq+0x158>)
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	099b      	lsrs	r3, r3, #6
 8008644:	f04f 0400 	mov.w	r4, #0
 8008648:	f240 11ff 	movw	r1, #511	; 0x1ff
 800864c:	f04f 0200 	mov.w	r2, #0
 8008650:	ea03 0501 	and.w	r5, r3, r1
 8008654:	ea04 0602 	and.w	r6, r4, r2
 8008658:	4a3d      	ldr	r2, [pc, #244]	; (8008750 <HAL_RCC_GetSysClockFreq+0x160>)
 800865a:	fb02 f106 	mul.w	r1, r2, r6
 800865e:	2200      	movs	r2, #0
 8008660:	fb02 f205 	mul.w	r2, r2, r5
 8008664:	440a      	add	r2, r1
 8008666:	493a      	ldr	r1, [pc, #232]	; (8008750 <HAL_RCC_GetSysClockFreq+0x160>)
 8008668:	fba5 0101 	umull	r0, r1, r5, r1
 800866c:	1853      	adds	r3, r2, r1
 800866e:	4619      	mov	r1, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f04f 0400 	mov.w	r4, #0
 8008676:	461a      	mov	r2, r3
 8008678:	4623      	mov	r3, r4
 800867a:	f7f8 fb05 	bl	8000c88 <__aeabi_uldivmod>
 800867e:	4603      	mov	r3, r0
 8008680:	460c      	mov	r4, r1
 8008682:	60fb      	str	r3, [r7, #12]
 8008684:	e049      	b.n	800871a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008686:	4b30      	ldr	r3, [pc, #192]	; (8008748 <HAL_RCC_GetSysClockFreq+0x158>)
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	099b      	lsrs	r3, r3, #6
 800868c:	f04f 0400 	mov.w	r4, #0
 8008690:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008694:	f04f 0200 	mov.w	r2, #0
 8008698:	ea03 0501 	and.w	r5, r3, r1
 800869c:	ea04 0602 	and.w	r6, r4, r2
 80086a0:	4629      	mov	r1, r5
 80086a2:	4632      	mov	r2, r6
 80086a4:	f04f 0300 	mov.w	r3, #0
 80086a8:	f04f 0400 	mov.w	r4, #0
 80086ac:	0154      	lsls	r4, r2, #5
 80086ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80086b2:	014b      	lsls	r3, r1, #5
 80086b4:	4619      	mov	r1, r3
 80086b6:	4622      	mov	r2, r4
 80086b8:	1b49      	subs	r1, r1, r5
 80086ba:	eb62 0206 	sbc.w	r2, r2, r6
 80086be:	f04f 0300 	mov.w	r3, #0
 80086c2:	f04f 0400 	mov.w	r4, #0
 80086c6:	0194      	lsls	r4, r2, #6
 80086c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80086cc:	018b      	lsls	r3, r1, #6
 80086ce:	1a5b      	subs	r3, r3, r1
 80086d0:	eb64 0402 	sbc.w	r4, r4, r2
 80086d4:	f04f 0100 	mov.w	r1, #0
 80086d8:	f04f 0200 	mov.w	r2, #0
 80086dc:	00e2      	lsls	r2, r4, #3
 80086de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80086e2:	00d9      	lsls	r1, r3, #3
 80086e4:	460b      	mov	r3, r1
 80086e6:	4614      	mov	r4, r2
 80086e8:	195b      	adds	r3, r3, r5
 80086ea:	eb44 0406 	adc.w	r4, r4, r6
 80086ee:	f04f 0100 	mov.w	r1, #0
 80086f2:	f04f 0200 	mov.w	r2, #0
 80086f6:	02a2      	lsls	r2, r4, #10
 80086f8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80086fc:	0299      	lsls	r1, r3, #10
 80086fe:	460b      	mov	r3, r1
 8008700:	4614      	mov	r4, r2
 8008702:	4618      	mov	r0, r3
 8008704:	4621      	mov	r1, r4
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f04f 0400 	mov.w	r4, #0
 800870c:	461a      	mov	r2, r3
 800870e:	4623      	mov	r3, r4
 8008710:	f7f8 faba 	bl	8000c88 <__aeabi_uldivmod>
 8008714:	4603      	mov	r3, r0
 8008716:	460c      	mov	r4, r1
 8008718:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800871a:	4b0b      	ldr	r3, [pc, #44]	; (8008748 <HAL_RCC_GetSysClockFreq+0x158>)
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	0c1b      	lsrs	r3, r3, #16
 8008720:	f003 0303 	and.w	r3, r3, #3
 8008724:	3301      	adds	r3, #1
 8008726:	005b      	lsls	r3, r3, #1
 8008728:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800872a:	68fa      	ldr	r2, [r7, #12]
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008732:	60bb      	str	r3, [r7, #8]
      break;
 8008734:	e002      	b.n	800873c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008736:	4b05      	ldr	r3, [pc, #20]	; (800874c <HAL_RCC_GetSysClockFreq+0x15c>)
 8008738:	60bb      	str	r3, [r7, #8]
      break;
 800873a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800873c:	68bb      	ldr	r3, [r7, #8]
}
 800873e:	4618      	mov	r0, r3
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008746:	bf00      	nop
 8008748:	40023800 	.word	0x40023800
 800874c:	00f42400 	.word	0x00f42400
 8008750:	00bebc20 	.word	0x00bebc20

08008754 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008754:	b480      	push	{r7}
 8008756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008758:	4b03      	ldr	r3, [pc, #12]	; (8008768 <HAL_RCC_GetHCLKFreq+0x14>)
 800875a:	681b      	ldr	r3, [r3, #0]
}
 800875c:	4618      	mov	r0, r3
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	20000034 	.word	0x20000034

0800876c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008770:	f7ff fff0 	bl	8008754 <HAL_RCC_GetHCLKFreq>
 8008774:	4601      	mov	r1, r0
 8008776:	4b05      	ldr	r3, [pc, #20]	; (800878c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	0a9b      	lsrs	r3, r3, #10
 800877c:	f003 0307 	and.w	r3, r3, #7
 8008780:	4a03      	ldr	r2, [pc, #12]	; (8008790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008782:	5cd3      	ldrb	r3, [r2, r3]
 8008784:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008788:	4618      	mov	r0, r3
 800878a:	bd80      	pop	{r7, pc}
 800878c:	40023800 	.word	0x40023800
 8008790:	08010ae0 	.word	0x08010ae0

08008794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008798:	f7ff ffdc 	bl	8008754 <HAL_RCC_GetHCLKFreq>
 800879c:	4601      	mov	r1, r0
 800879e:	4b05      	ldr	r3, [pc, #20]	; (80087b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	0b5b      	lsrs	r3, r3, #13
 80087a4:	f003 0307 	and.w	r3, r3, #7
 80087a8:	4a03      	ldr	r2, [pc, #12]	; (80087b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80087aa:	5cd3      	ldrb	r3, [r2, r3]
 80087ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	bd80      	pop	{r7, pc}
 80087b4:	40023800 	.word	0x40023800
 80087b8:	08010ae0 	.word	0x08010ae0

080087bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b082      	sub	sp, #8
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d101      	bne.n	80087ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e056      	b.n	800887c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d106      	bne.n	80087ee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7fd fa67 	bl	8005cbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2202      	movs	r2, #2
 80087f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008804:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685a      	ldr	r2, [r3, #4]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	431a      	orrs	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	431a      	orrs	r2, r3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	691b      	ldr	r3, [r3, #16]
 800881a:	431a      	orrs	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	695b      	ldr	r3, [r3, #20]
 8008820:	431a      	orrs	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800882a:	431a      	orrs	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	69db      	ldr	r3, [r3, #28]
 8008830:	431a      	orrs	r2, r3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	ea42 0103 	orr.w	r1, r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	430a      	orrs	r2, r1
 8008844:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	0c1b      	lsrs	r3, r3, #16
 800884c:	f003 0104 	and.w	r1, r3, #4
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	430a      	orrs	r2, r1
 800885a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	69da      	ldr	r2, [r3, #28]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800886a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3708      	adds	r7, #8
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}

08008884 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b088      	sub	sp, #32
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	603b      	str	r3, [r7, #0]
 8008890:	4613      	mov	r3, r2
 8008892:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008894:	2300      	movs	r3, #0
 8008896:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d101      	bne.n	80088a6 <HAL_SPI_Transmit+0x22>
 80088a2:	2302      	movs	r3, #2
 80088a4:	e11e      	b.n	8008ae4 <HAL_SPI_Transmit+0x260>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088ae:	f7fd fdb9 	bl	8006424 <HAL_GetTick>
 80088b2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80088b4:	88fb      	ldrh	r3, [r7, #6]
 80088b6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d002      	beq.n	80088ca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80088c4:	2302      	movs	r3, #2
 80088c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80088c8:	e103      	b.n	8008ad2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <HAL_SPI_Transmit+0x52>
 80088d0:	88fb      	ldrh	r3, [r7, #6]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d102      	bne.n	80088dc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80088da:	e0fa      	b.n	8008ad2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2203      	movs	r2, #3
 80088e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2200      	movs	r2, #0
 80088e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	88fa      	ldrh	r2, [r7, #6]
 80088f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	88fa      	ldrh	r2, [r7, #6]
 80088fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2200      	movs	r2, #0
 8008900:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2200      	movs	r2, #0
 800890c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2200      	movs	r2, #0
 8008918:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008922:	d107      	bne.n	8008934 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008932:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800893e:	2b40      	cmp	r3, #64	; 0x40
 8008940:	d007      	beq.n	8008952 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008950:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800895a:	d14b      	bne.n	80089f4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d002      	beq.n	800896a <HAL_SPI_Transmit+0xe6>
 8008964:	8afb      	ldrh	r3, [r7, #22]
 8008966:	2b01      	cmp	r3, #1
 8008968:	d13e      	bne.n	80089e8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800896e:	881a      	ldrh	r2, [r3, #0]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800897a:	1c9a      	adds	r2, r3, #2
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008984:	b29b      	uxth	r3, r3
 8008986:	3b01      	subs	r3, #1
 8008988:	b29a      	uxth	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800898e:	e02b      	b.n	80089e8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	f003 0302 	and.w	r3, r3, #2
 800899a:	2b02      	cmp	r3, #2
 800899c:	d112      	bne.n	80089c4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a2:	881a      	ldrh	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ae:	1c9a      	adds	r2, r3, #2
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	3b01      	subs	r3, #1
 80089bc:	b29a      	uxth	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80089c2:	e011      	b.n	80089e8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089c4:	f7fd fd2e 	bl	8006424 <HAL_GetTick>
 80089c8:	4602      	mov	r2, r0
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	1ad3      	subs	r3, r2, r3
 80089ce:	683a      	ldr	r2, [r7, #0]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d803      	bhi.n	80089dc <HAL_SPI_Transmit+0x158>
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089da:	d102      	bne.n	80089e2 <HAL_SPI_Transmit+0x15e>
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d102      	bne.n	80089e8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80089e6:	e074      	b.n	8008ad2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1ce      	bne.n	8008990 <HAL_SPI_Transmit+0x10c>
 80089f2:	e04c      	b.n	8008a8e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <HAL_SPI_Transmit+0x17e>
 80089fc:	8afb      	ldrh	r3, [r7, #22]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d140      	bne.n	8008a84 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	330c      	adds	r3, #12
 8008a0c:	7812      	ldrb	r2, [r2, #0]
 8008a0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a14:	1c5a      	adds	r2, r3, #1
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	3b01      	subs	r3, #1
 8008a22:	b29a      	uxth	r2, r3
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008a28:	e02c      	b.n	8008a84 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	f003 0302 	and.w	r3, r3, #2
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d113      	bne.n	8008a60 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	330c      	adds	r3, #12
 8008a42:	7812      	ldrb	r2, [r2, #0]
 8008a44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a4a:	1c5a      	adds	r2, r3, #1
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	3b01      	subs	r3, #1
 8008a58:	b29a      	uxth	r2, r3
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8008a5e:	e011      	b.n	8008a84 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a60:	f7fd fce0 	bl	8006424 <HAL_GetTick>
 8008a64:	4602      	mov	r2, r0
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	683a      	ldr	r2, [r7, #0]
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d803      	bhi.n	8008a78 <HAL_SPI_Transmit+0x1f4>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a76:	d102      	bne.n	8008a7e <HAL_SPI_Transmit+0x1fa>
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d102      	bne.n	8008a84 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008a82:	e026      	b.n	8008ad2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1cd      	bne.n	8008a2a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	6839      	ldr	r1, [r7, #0]
 8008a92:	68f8      	ldr	r0, [r7, #12]
 8008a94:	f000 fba4 	bl	80091e0 <SPI_EndRxTxTransaction>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d002      	beq.n	8008aa4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d10a      	bne.n	8008ac2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008aac:	2300      	movs	r3, #0
 8008aae:	613b      	str	r3, [r7, #16]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	613b      	str	r3, [r7, #16]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	613b      	str	r3, [r7, #16]
 8008ac0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d002      	beq.n	8008ad0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	77fb      	strb	r3, [r7, #31]
 8008ace:	e000      	b.n	8008ad2 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008ad0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008ae2:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3720      	adds	r7, #32
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b088      	sub	sp, #32
 8008af0:	af02      	add	r7, sp, #8
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	603b      	str	r3, [r7, #0]
 8008af8:	4613      	mov	r3, r2
 8008afa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008afc:	2300      	movs	r3, #0
 8008afe:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b08:	d112      	bne.n	8008b30 <HAL_SPI_Receive+0x44>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d10e      	bne.n	8008b30 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2204      	movs	r2, #4
 8008b16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008b1a:	88fa      	ldrh	r2, [r7, #6]
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	4613      	mov	r3, r2
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	68b9      	ldr	r1, [r7, #8]
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f000 f8e9 	bl	8008cfe <HAL_SPI_TransmitReceive>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	e0e2      	b.n	8008cf6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d101      	bne.n	8008b3e <HAL_SPI_Receive+0x52>
 8008b3a:	2302      	movs	r3, #2
 8008b3c:	e0db      	b.n	8008cf6 <HAL_SPI_Receive+0x20a>
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b46:	f7fd fc6d 	bl	8006424 <HAL_GetTick>
 8008b4a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d002      	beq.n	8008b5e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008b58:	2302      	movs	r3, #2
 8008b5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008b5c:	e0c2      	b.n	8008ce4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d002      	beq.n	8008b6a <HAL_SPI_Receive+0x7e>
 8008b64:	88fb      	ldrh	r3, [r7, #6]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d102      	bne.n	8008b70 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008b6e:	e0b9      	b.n	8008ce4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2204      	movs	r2, #4
 8008b74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	68ba      	ldr	r2, [r7, #8]
 8008b82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	88fa      	ldrh	r2, [r7, #6]
 8008b88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	88fa      	ldrh	r2, [r7, #6]
 8008b8e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2200      	movs	r2, #0
 8008b94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	689b      	ldr	r3, [r3, #8]
 8008bb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bb6:	d107      	bne.n	8008bc8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008bc6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd2:	2b40      	cmp	r3, #64	; 0x40
 8008bd4:	d007      	beq.n	8008be6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008be4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	68db      	ldr	r3, [r3, #12]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d162      	bne.n	8008cb4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008bee:	e02e      	b.n	8008c4e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	f003 0301 	and.w	r3, r3, #1
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d115      	bne.n	8008c2a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f103 020c 	add.w	r2, r3, #12
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0a:	7812      	ldrb	r2, [r2, #0]
 8008c0c:	b2d2      	uxtb	r2, r2
 8008c0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c14:	1c5a      	adds	r2, r3, #1
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	3b01      	subs	r3, #1
 8008c22:	b29a      	uxth	r2, r3
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c28:	e011      	b.n	8008c4e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c2a:	f7fd fbfb 	bl	8006424 <HAL_GetTick>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	1ad3      	subs	r3, r2, r3
 8008c34:	683a      	ldr	r2, [r7, #0]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d803      	bhi.n	8008c42 <HAL_SPI_Receive+0x156>
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c40:	d102      	bne.n	8008c48 <HAL_SPI_Receive+0x15c>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d102      	bne.n	8008c4e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008c48:	2303      	movs	r3, #3
 8008c4a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c4c:	e04a      	b.n	8008ce4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d1cb      	bne.n	8008bf0 <HAL_SPI_Receive+0x104>
 8008c58:	e031      	b.n	8008cbe <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f003 0301 	and.w	r3, r3, #1
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d113      	bne.n	8008c90 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68da      	ldr	r2, [r3, #12]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c72:	b292      	uxth	r2, r2
 8008c74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7a:	1c9a      	adds	r2, r3, #2
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	b29a      	uxth	r2, r3
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c8e:	e011      	b.n	8008cb4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c90:	f7fd fbc8 	bl	8006424 <HAL_GetTick>
 8008c94:	4602      	mov	r2, r0
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d803      	bhi.n	8008ca8 <HAL_SPI_Receive+0x1bc>
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca6:	d102      	bne.n	8008cae <HAL_SPI_Receive+0x1c2>
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d102      	bne.n	8008cb4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008cb2:	e017      	b.n	8008ce4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d1cd      	bne.n	8008c5a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cbe:	693a      	ldr	r2, [r7, #16]
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	68f8      	ldr	r0, [r7, #12]
 8008cc4:	f000 fa27 	bl	8009116 <SPI_EndRxTransaction>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d002      	beq.n	8008cd4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2220      	movs	r2, #32
 8008cd2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d002      	beq.n	8008ce2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	75fb      	strb	r3, [r7, #23]
 8008ce0:	e000      	b.n	8008ce4 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008ce2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3718      	adds	r7, #24
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b08c      	sub	sp, #48	; 0x30
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	607a      	str	r2, [r7, #4]
 8008d0a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008d10:	2300      	movs	r3, #0
 8008d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d101      	bne.n	8008d24 <HAL_SPI_TransmitReceive+0x26>
 8008d20:	2302      	movs	r3, #2
 8008d22:	e18a      	b.n	800903a <HAL_SPI_TransmitReceive+0x33c>
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d2c:	f7fd fb7a 	bl	8006424 <HAL_GetTick>
 8008d30:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008d42:	887b      	ldrh	r3, [r7, #2]
 8008d44:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d00f      	beq.n	8008d6e <HAL_SPI_TransmitReceive+0x70>
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d54:	d107      	bne.n	8008d66 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d103      	bne.n	8008d66 <HAL_SPI_TransmitReceive+0x68>
 8008d5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d62:	2b04      	cmp	r3, #4
 8008d64:	d003      	beq.n	8008d6e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008d66:	2302      	movs	r3, #2
 8008d68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d6c:	e15b      	b.n	8009026 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d005      	beq.n	8008d80 <HAL_SPI_TransmitReceive+0x82>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d002      	beq.n	8008d80 <HAL_SPI_TransmitReceive+0x82>
 8008d7a:	887b      	ldrh	r3, [r7, #2]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d103      	bne.n	8008d88 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d86:	e14e      	b.n	8009026 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	2b04      	cmp	r3, #4
 8008d92:	d003      	beq.n	8008d9c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2205      	movs	r2, #5
 8008d98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	887a      	ldrh	r2, [r7, #2]
 8008dac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	887a      	ldrh	r2, [r7, #2]
 8008db2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	68ba      	ldr	r2, [r7, #8]
 8008db8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	887a      	ldrh	r2, [r7, #2]
 8008dbe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	887a      	ldrh	r2, [r7, #2]
 8008dc4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ddc:	2b40      	cmp	r3, #64	; 0x40
 8008dde:	d007      	beq.n	8008df0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008df8:	d178      	bne.n	8008eec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d002      	beq.n	8008e08 <HAL_SPI_TransmitReceive+0x10a>
 8008e02:	8b7b      	ldrh	r3, [r7, #26]
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d166      	bne.n	8008ed6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e0c:	881a      	ldrh	r2, [r3, #0]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e18:	1c9a      	adds	r2, r3, #2
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	3b01      	subs	r3, #1
 8008e26:	b29a      	uxth	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e2c:	e053      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	f003 0302 	and.w	r3, r3, #2
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d11b      	bne.n	8008e74 <HAL_SPI_TransmitReceive+0x176>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d016      	beq.n	8008e74 <HAL_SPI_TransmitReceive+0x176>
 8008e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d113      	bne.n	8008e74 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e50:	881a      	ldrh	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e5c:	1c9a      	adds	r2, r3, #2
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29a      	uxth	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e70:	2300      	movs	r3, #0
 8008e72:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	f003 0301 	and.w	r3, r3, #1
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d119      	bne.n	8008eb6 <HAL_SPI_TransmitReceive+0x1b8>
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d014      	beq.n	8008eb6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68da      	ldr	r2, [r3, #12]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e96:	b292      	uxth	r2, r2
 8008e98:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e9e:	1c9a      	adds	r2, r3, #2
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008eb6:	f7fd fab5 	bl	8006424 <HAL_GetTick>
 8008eba:	4602      	mov	r2, r0
 8008ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ebe:	1ad3      	subs	r3, r2, r3
 8008ec0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ec2:	429a      	cmp	r2, r3
 8008ec4:	d807      	bhi.n	8008ed6 <HAL_SPI_TransmitReceive+0x1d8>
 8008ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ecc:	d003      	beq.n	8008ed6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008ece:	2303      	movs	r3, #3
 8008ed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008ed4:	e0a7      	b.n	8009026 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1a6      	bne.n	8008e2e <HAL_SPI_TransmitReceive+0x130>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1a1      	bne.n	8008e2e <HAL_SPI_TransmitReceive+0x130>
 8008eea:	e07c      	b.n	8008fe6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d002      	beq.n	8008efa <HAL_SPI_TransmitReceive+0x1fc>
 8008ef4:	8b7b      	ldrh	r3, [r7, #26]
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d16b      	bne.n	8008fd2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	330c      	adds	r3, #12
 8008f04:	7812      	ldrb	r2, [r2, #0]
 8008f06:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f0c:	1c5a      	adds	r2, r3, #1
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f20:	e057      	b.n	8008fd2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	f003 0302 	and.w	r3, r3, #2
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	d11c      	bne.n	8008f6a <HAL_SPI_TransmitReceive+0x26c>
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d017      	beq.n	8008f6a <HAL_SPI_TransmitReceive+0x26c>
 8008f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d114      	bne.n	8008f6a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	330c      	adds	r3, #12
 8008f4a:	7812      	ldrb	r2, [r2, #0]
 8008f4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f52:	1c5a      	adds	r2, r3, #1
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f66:	2300      	movs	r3, #0
 8008f68:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f003 0301 	and.w	r3, r3, #1
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d119      	bne.n	8008fac <HAL_SPI_TransmitReceive+0x2ae>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d014      	beq.n	8008fac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68da      	ldr	r2, [r3, #12]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f8c:	b2d2      	uxtb	r2, r2
 8008f8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f94:	1c5a      	adds	r2, r3, #1
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	b29a      	uxth	r2, r3
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008fac:	f7fd fa3a 	bl	8006424 <HAL_GetTick>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d803      	bhi.n	8008fc4 <HAL_SPI_TransmitReceive+0x2c6>
 8008fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc2:	d102      	bne.n	8008fca <HAL_SPI_TransmitReceive+0x2cc>
 8008fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d103      	bne.n	8008fd2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008fd0:	e029      	b.n	8009026 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1a2      	bne.n	8008f22 <HAL_SPI_TransmitReceive+0x224>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d19d      	bne.n	8008f22 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fe8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f000 f8f8 	bl	80091e0 <SPI_EndRxTxTransaction>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d006      	beq.n	8009004 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2220      	movs	r2, #32
 8009000:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009002:	e010      	b.n	8009026 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	689b      	ldr	r3, [r3, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10b      	bne.n	8009024 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800900c:	2300      	movs	r3, #0
 800900e:	617b      	str	r3, [r7, #20]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68db      	ldr	r3, [r3, #12]
 8009016:	617b      	str	r3, [r7, #20]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	617b      	str	r3, [r7, #20]
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	e000      	b.n	8009026 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009024:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009036:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800903a:	4618      	mov	r0, r3
 800903c:	3730      	adds	r7, #48	; 0x30
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b084      	sub	sp, #16
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	603b      	str	r3, [r7, #0]
 800904e:	4613      	mov	r3, r2
 8009050:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009052:	e04c      	b.n	80090ee <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800905a:	d048      	beq.n	80090ee <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800905c:	f7fd f9e2 	bl	8006424 <HAL_GetTick>
 8009060:	4602      	mov	r2, r0
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	1ad3      	subs	r3, r2, r3
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	429a      	cmp	r2, r3
 800906a:	d902      	bls.n	8009072 <SPI_WaitFlagStateUntilTimeout+0x30>
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d13d      	bne.n	80090ee <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	685a      	ldr	r2, [r3, #4]
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009080:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800908a:	d111      	bne.n	80090b0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009094:	d004      	beq.n	80090a0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800909e:	d107      	bne.n	80090b0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090b8:	d10f      	bne.n	80090da <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80090c8:	601a      	str	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80090d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2200      	movs	r2, #0
 80090e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e00f      	b.n	800910e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	689a      	ldr	r2, [r3, #8]
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	4013      	ands	r3, r2
 80090f8:	68ba      	ldr	r2, [r7, #8]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	bf0c      	ite	eq
 80090fe:	2301      	moveq	r3, #1
 8009100:	2300      	movne	r3, #0
 8009102:	b2db      	uxtb	r3, r3
 8009104:	461a      	mov	r2, r3
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	429a      	cmp	r2, r3
 800910a:	d1a3      	bne.n	8009054 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800910c:	2300      	movs	r3, #0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009116:	b580      	push	{r7, lr}
 8009118:	b086      	sub	sp, #24
 800911a:	af02      	add	r7, sp, #8
 800911c:	60f8      	str	r0, [r7, #12]
 800911e:	60b9      	str	r1, [r7, #8]
 8009120:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800912a:	d111      	bne.n	8009150 <SPI_EndRxTransaction+0x3a>
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009134:	d004      	beq.n	8009140 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800913e:	d107      	bne.n	8009150 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800914e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009158:	d12a      	bne.n	80091b0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009162:	d012      	beq.n	800918a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2200      	movs	r2, #0
 800916c:	2180      	movs	r1, #128	; 0x80
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f7ff ff67 	bl	8009042 <SPI_WaitFlagStateUntilTimeout>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d02d      	beq.n	80091d6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800917e:	f043 0220 	orr.w	r2, r3, #32
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009186:	2303      	movs	r3, #3
 8009188:	e026      	b.n	80091d8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	9300      	str	r3, [sp, #0]
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	2200      	movs	r2, #0
 8009192:	2101      	movs	r1, #1
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f7ff ff54 	bl	8009042 <SPI_WaitFlagStateUntilTimeout>
 800919a:	4603      	mov	r3, r0
 800919c:	2b00      	cmp	r3, #0
 800919e:	d01a      	beq.n	80091d6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091a4:	f043 0220 	orr.w	r2, r3, #32
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80091ac:	2303      	movs	r3, #3
 80091ae:	e013      	b.n	80091d8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	9300      	str	r3, [sp, #0]
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	2200      	movs	r2, #0
 80091b8:	2101      	movs	r1, #1
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f7ff ff41 	bl	8009042 <SPI_WaitFlagStateUntilTimeout>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d007      	beq.n	80091d6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ca:	f043 0220 	orr.w	r2, r3, #32
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80091d2:	2303      	movs	r3, #3
 80091d4:	e000      	b.n	80091d8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3710      	adds	r7, #16
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b088      	sub	sp, #32
 80091e4:	af02      	add	r7, sp, #8
 80091e6:	60f8      	str	r0, [r7, #12]
 80091e8:	60b9      	str	r1, [r7, #8]
 80091ea:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80091ec:	4b1b      	ldr	r3, [pc, #108]	; (800925c <SPI_EndRxTxTransaction+0x7c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a1b      	ldr	r2, [pc, #108]	; (8009260 <SPI_EndRxTxTransaction+0x80>)
 80091f2:	fba2 2303 	umull	r2, r3, r2, r3
 80091f6:	0d5b      	lsrs	r3, r3, #21
 80091f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80091fc:	fb02 f303 	mul.w	r3, r2, r3
 8009200:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800920a:	d112      	bne.n	8009232 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	9300      	str	r3, [sp, #0]
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	2200      	movs	r2, #0
 8009214:	2180      	movs	r1, #128	; 0x80
 8009216:	68f8      	ldr	r0, [r7, #12]
 8009218:	f7ff ff13 	bl	8009042 <SPI_WaitFlagStateUntilTimeout>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d016      	beq.n	8009250 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009226:	f043 0220 	orr.w	r2, r3, #32
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800922e:	2303      	movs	r3, #3
 8009230:	e00f      	b.n	8009252 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d00a      	beq.n	800924e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	3b01      	subs	r3, #1
 800923c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009248:	2b80      	cmp	r3, #128	; 0x80
 800924a:	d0f2      	beq.n	8009232 <SPI_EndRxTxTransaction+0x52>
 800924c:	e000      	b.n	8009250 <SPI_EndRxTxTransaction+0x70>
        break;
 800924e:	bf00      	nop
  }

  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3718      	adds	r7, #24
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	20000034 	.word	0x20000034
 8009260:	165e9f81 	.word	0x165e9f81

08009264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d101      	bne.n	8009276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e01d      	b.n	80092b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800927c:	b2db      	uxtb	r3, r3
 800927e:	2b00      	cmp	r3, #0
 8009280:	d106      	bne.n	8009290 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7fc fe12 	bl	8005eb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2202      	movs	r2, #2
 8009294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	3304      	adds	r3, #4
 80092a0:	4619      	mov	r1, r3
 80092a2:	4610      	mov	r0, r2
 80092a4:	f000 fb56 	bl	8009954 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3708      	adds	r7, #8
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b085      	sub	sp, #20
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	68da      	ldr	r2, [r3, #12]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f042 0201 	orr.w	r2, r2, #1
 80092d0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	f003 0307 	and.w	r3, r3, #7
 80092dc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2b06      	cmp	r3, #6
 80092e2:	d007      	beq.n	80092f4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0201 	orr.w	r2, r2, #1
 80092f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3714      	adds	r7, #20
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr

08009302 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009302:	b580      	push	{r7, lr}
 8009304:	b082      	sub	sp, #8
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d101      	bne.n	8009314 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009310:	2301      	movs	r3, #1
 8009312:	e01d      	b.n	8009350 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800931a:	b2db      	uxtb	r3, r3
 800931c:	2b00      	cmp	r3, #0
 800931e:	d106      	bne.n	800932e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f7fc fd0f 	bl	8005d4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2202      	movs	r2, #2
 8009332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	3304      	adds	r3, #4
 800933e:	4619      	mov	r1, r3
 8009340:	4610      	mov	r0, r2
 8009342:	f000 fb07 	bl	8009954 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2201      	movs	r2, #1
 800934a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3708      	adds	r7, #8
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2201      	movs	r2, #1
 8009368:	6839      	ldr	r1, [r7, #0]
 800936a:	4618      	mov	r0, r3
 800936c:	f000 fd42 	bl	8009df4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a15      	ldr	r2, [pc, #84]	; (80093cc <HAL_TIM_PWM_Start+0x74>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d004      	beq.n	8009384 <HAL_TIM_PWM_Start+0x2c>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4a14      	ldr	r2, [pc, #80]	; (80093d0 <HAL_TIM_PWM_Start+0x78>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d101      	bne.n	8009388 <HAL_TIM_PWM_Start+0x30>
 8009384:	2301      	movs	r3, #1
 8009386:	e000      	b.n	800938a <HAL_TIM_PWM_Start+0x32>
 8009388:	2300      	movs	r3, #0
 800938a:	2b00      	cmp	r3, #0
 800938c:	d007      	beq.n	800939e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800939c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	f003 0307 	and.w	r3, r3, #7
 80093a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2b06      	cmp	r3, #6
 80093ae:	d007      	beq.n	80093c0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f042 0201 	orr.w	r2, r2, #1
 80093be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3710      	adds	r7, #16
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}
 80093ca:	bf00      	nop
 80093cc:	40010000 	.word	0x40010000
 80093d0:	40010400 	.word	0x40010400

080093d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b086      	sub	sp, #24
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d101      	bne.n	80093e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	e083      	b.n	80094f0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d106      	bne.n	8009402 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f7fc fcdd 	bl	8005dbc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2202      	movs	r2, #2
 8009406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	6812      	ldr	r2, [r2, #0]
 8009414:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009418:	f023 0307 	bic.w	r3, r3, #7
 800941c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	3304      	adds	r3, #4
 8009426:	4619      	mov	r1, r3
 8009428:	4610      	mov	r0, r2
 800942a:	f000 fa93 	bl	8009954 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	699b      	ldr	r3, [r3, #24]
 800943c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6a1b      	ldr	r3, [r3, #32]
 8009444:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	697a      	ldr	r2, [r7, #20]
 800944c:	4313      	orrs	r3, r2
 800944e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009456:	f023 0303 	bic.w	r3, r3, #3
 800945a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	689a      	ldr	r2, [r3, #8]
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	021b      	lsls	r3, r3, #8
 8009466:	4313      	orrs	r3, r2
 8009468:	693a      	ldr	r2, [r7, #16]
 800946a:	4313      	orrs	r3, r2
 800946c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009474:	f023 030c 	bic.w	r3, r3, #12
 8009478:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009480:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009484:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	68da      	ldr	r2, [r3, #12]
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	69db      	ldr	r3, [r3, #28]
 800948e:	021b      	lsls	r3, r3, #8
 8009490:	4313      	orrs	r3, r2
 8009492:	693a      	ldr	r2, [r7, #16]
 8009494:	4313      	orrs	r3, r2
 8009496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	011a      	lsls	r2, r3, #4
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	6a1b      	ldr	r3, [r3, #32]
 80094a2:	031b      	lsls	r3, r3, #12
 80094a4:	4313      	orrs	r3, r2
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80094ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	695b      	ldr	r3, [r3, #20]
 80094c4:	011b      	lsls	r3, r3, #4
 80094c6:	4313      	orrs	r3, r2
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	693a      	ldr	r2, [r7, #16]
 80094dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3718      	adds	r7, #24
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b082      	sub	sp, #8
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d002      	beq.n	800950e <HAL_TIM_Encoder_Start+0x16>
 8009508:	2b04      	cmp	r3, #4
 800950a:	d008      	beq.n	800951e <HAL_TIM_Encoder_Start+0x26>
 800950c:	e00f      	b.n	800952e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	2201      	movs	r2, #1
 8009514:	2100      	movs	r1, #0
 8009516:	4618      	mov	r0, r3
 8009518:	f000 fc6c 	bl	8009df4 <TIM_CCxChannelCmd>
      break;
 800951c:	e016      	b.n	800954c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2201      	movs	r2, #1
 8009524:	2104      	movs	r1, #4
 8009526:	4618      	mov	r0, r3
 8009528:	f000 fc64 	bl	8009df4 <TIM_CCxChannelCmd>
      break;
 800952c:	e00e      	b.n	800954c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2201      	movs	r2, #1
 8009534:	2100      	movs	r1, #0
 8009536:	4618      	mov	r0, r3
 8009538:	f000 fc5c 	bl	8009df4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2201      	movs	r2, #1
 8009542:	2104      	movs	r1, #4
 8009544:	4618      	mov	r0, r3
 8009546:	f000 fc55 	bl	8009df4 <TIM_CCxChannelCmd>
      break;
 800954a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f042 0201 	orr.w	r2, r2, #1
 800955a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3708      	adds	r7, #8
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b082      	sub	sp, #8
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	f003 0302 	and.w	r3, r3, #2
 8009578:	2b02      	cmp	r3, #2
 800957a:	d122      	bne.n	80095c2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	f003 0302 	and.w	r3, r3, #2
 8009586:	2b02      	cmp	r3, #2
 8009588:	d11b      	bne.n	80095c2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f06f 0202 	mvn.w	r2, #2
 8009592:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	699b      	ldr	r3, [r3, #24]
 80095a0:	f003 0303 	and.w	r3, r3, #3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d003      	beq.n	80095b0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 f9b5 	bl	8009918 <HAL_TIM_IC_CaptureCallback>
 80095ae:	e005      	b.n	80095bc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 f9a7 	bl	8009904 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 f9b8 	bl	800992c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2200      	movs	r2, #0
 80095c0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	f003 0304 	and.w	r3, r3, #4
 80095cc:	2b04      	cmp	r3, #4
 80095ce:	d122      	bne.n	8009616 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	f003 0304 	and.w	r3, r3, #4
 80095da:	2b04      	cmp	r3, #4
 80095dc:	d11b      	bne.n	8009616 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f06f 0204 	mvn.w	r2, #4
 80095e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2202      	movs	r2, #2
 80095ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	699b      	ldr	r3, [r3, #24]
 80095f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d003      	beq.n	8009604 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f000 f98b 	bl	8009918 <HAL_TIM_IC_CaptureCallback>
 8009602:	e005      	b.n	8009610 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f000 f97d 	bl	8009904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 f98e 	bl	800992c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	f003 0308 	and.w	r3, r3, #8
 8009620:	2b08      	cmp	r3, #8
 8009622:	d122      	bne.n	800966a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	f003 0308 	and.w	r3, r3, #8
 800962e:	2b08      	cmp	r3, #8
 8009630:	d11b      	bne.n	800966a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f06f 0208 	mvn.w	r2, #8
 800963a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2204      	movs	r2, #4
 8009640:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	69db      	ldr	r3, [r3, #28]
 8009648:	f003 0303 	and.w	r3, r3, #3
 800964c:	2b00      	cmp	r3, #0
 800964e:	d003      	beq.n	8009658 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 f961 	bl	8009918 <HAL_TIM_IC_CaptureCallback>
 8009656:	e005      	b.n	8009664 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f953 	bl	8009904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 f964 	bl	800992c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	691b      	ldr	r3, [r3, #16]
 8009670:	f003 0310 	and.w	r3, r3, #16
 8009674:	2b10      	cmp	r3, #16
 8009676:	d122      	bne.n	80096be <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	f003 0310 	and.w	r3, r3, #16
 8009682:	2b10      	cmp	r3, #16
 8009684:	d11b      	bne.n	80096be <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f06f 0210 	mvn.w	r2, #16
 800968e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2208      	movs	r2, #8
 8009694:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	69db      	ldr	r3, [r3, #28]
 800969c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d003      	beq.n	80096ac <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 f937 	bl	8009918 <HAL_TIM_IC_CaptureCallback>
 80096aa:	e005      	b.n	80096b8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 f929 	bl	8009904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 f93a 	bl	800992c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2200      	movs	r2, #0
 80096bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	691b      	ldr	r3, [r3, #16]
 80096c4:	f003 0301 	and.w	r3, r3, #1
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d10e      	bne.n	80096ea <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	f003 0301 	and.w	r3, r3, #1
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d107      	bne.n	80096ea <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f06f 0201 	mvn.w	r2, #1
 80096e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f7fa f9d7 	bl	8003a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	691b      	ldr	r3, [r3, #16]
 80096f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096f4:	2b80      	cmp	r3, #128	; 0x80
 80096f6:	d10e      	bne.n	8009716 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	68db      	ldr	r3, [r3, #12]
 80096fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009702:	2b80      	cmp	r3, #128	; 0x80
 8009704:	d107      	bne.n	8009716 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800970e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fc6d 	bl	8009ff0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	691b      	ldr	r3, [r3, #16]
 800971c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009720:	2b40      	cmp	r3, #64	; 0x40
 8009722:	d10e      	bne.n	8009742 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800972e:	2b40      	cmp	r3, #64	; 0x40
 8009730:	d107      	bne.n	8009742 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800973a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f000 f8ff 	bl	8009940 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	691b      	ldr	r3, [r3, #16]
 8009748:	f003 0320 	and.w	r3, r3, #32
 800974c:	2b20      	cmp	r3, #32
 800974e:	d10e      	bne.n	800976e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	68db      	ldr	r3, [r3, #12]
 8009756:	f003 0320 	and.w	r3, r3, #32
 800975a:	2b20      	cmp	r3, #32
 800975c:	d107      	bne.n	800976e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f06f 0220 	mvn.w	r2, #32
 8009766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fc37 	bl	8009fdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800976e:	bf00      	nop
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
	...

08009778 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b084      	sub	sp, #16
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800978a:	2b01      	cmp	r3, #1
 800978c:	d101      	bne.n	8009792 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800978e:	2302      	movs	r3, #2
 8009790:	e0b4      	b.n	80098fc <HAL_TIM_PWM_ConfigChannel+0x184>
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2201      	movs	r2, #1
 8009796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2202      	movs	r2, #2
 800979e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b0c      	cmp	r3, #12
 80097a6:	f200 809f 	bhi.w	80098e8 <HAL_TIM_PWM_ConfigChannel+0x170>
 80097aa:	a201      	add	r2, pc, #4	; (adr r2, 80097b0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80097ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b0:	080097e5 	.word	0x080097e5
 80097b4:	080098e9 	.word	0x080098e9
 80097b8:	080098e9 	.word	0x080098e9
 80097bc:	080098e9 	.word	0x080098e9
 80097c0:	08009825 	.word	0x08009825
 80097c4:	080098e9 	.word	0x080098e9
 80097c8:	080098e9 	.word	0x080098e9
 80097cc:	080098e9 	.word	0x080098e9
 80097d0:	08009867 	.word	0x08009867
 80097d4:	080098e9 	.word	0x080098e9
 80097d8:	080098e9 	.word	0x080098e9
 80097dc:	080098e9 	.word	0x080098e9
 80097e0:	080098a7 	.word	0x080098a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68b9      	ldr	r1, [r7, #8]
 80097ea:	4618      	mov	r0, r3
 80097ec:	f000 f952 	bl	8009a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	699a      	ldr	r2, [r3, #24]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f042 0208 	orr.w	r2, r2, #8
 80097fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	699a      	ldr	r2, [r3, #24]
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f022 0204 	bic.w	r2, r2, #4
 800980e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	6999      	ldr	r1, [r3, #24]
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	691a      	ldr	r2, [r3, #16]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	430a      	orrs	r2, r1
 8009820:	619a      	str	r2, [r3, #24]
      break;
 8009822:	e062      	b.n	80098ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68b9      	ldr	r1, [r7, #8]
 800982a:	4618      	mov	r0, r3
 800982c:	f000 f9a2 	bl	8009b74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	699a      	ldr	r2, [r3, #24]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800983e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	699a      	ldr	r2, [r3, #24]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800984e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6999      	ldr	r1, [r3, #24]
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	021a      	lsls	r2, r3, #8
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	430a      	orrs	r2, r1
 8009862:	619a      	str	r2, [r3, #24]
      break;
 8009864:	e041      	b.n	80098ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	68b9      	ldr	r1, [r7, #8]
 800986c:	4618      	mov	r0, r3
 800986e:	f000 f9f7 	bl	8009c60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	69da      	ldr	r2, [r3, #28]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f042 0208 	orr.w	r2, r2, #8
 8009880:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	69da      	ldr	r2, [r3, #28]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f022 0204 	bic.w	r2, r2, #4
 8009890:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	69d9      	ldr	r1, [r3, #28]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	691a      	ldr	r2, [r3, #16]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	430a      	orrs	r2, r1
 80098a2:	61da      	str	r2, [r3, #28]
      break;
 80098a4:	e021      	b.n	80098ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68b9      	ldr	r1, [r7, #8]
 80098ac:	4618      	mov	r0, r3
 80098ae:	f000 fa4b 	bl	8009d48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	69da      	ldr	r2, [r3, #28]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	69da      	ldr	r2, [r3, #28]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	69d9      	ldr	r1, [r3, #28]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	691b      	ldr	r3, [r3, #16]
 80098dc:	021a      	lsls	r2, r3, #8
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	61da      	str	r2, [r3, #28]
      break;
 80098e6:	e000      	b.n	80098ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80098e8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2201      	movs	r2, #1
 80098ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80098fa:	2300      	movs	r3, #0
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3710      	adds	r7, #16
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009920:	bf00      	nop
 8009922:	370c      	adds	r7, #12
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009934:	bf00      	nop
 8009936:	370c      	adds	r7, #12
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009948:	bf00      	nop
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009954:	b480      	push	{r7}
 8009956:	b085      	sub	sp, #20
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
 800995c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	4a40      	ldr	r2, [pc, #256]	; (8009a68 <TIM_Base_SetConfig+0x114>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d013      	beq.n	8009994 <TIM_Base_SetConfig+0x40>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009972:	d00f      	beq.n	8009994 <TIM_Base_SetConfig+0x40>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	4a3d      	ldr	r2, [pc, #244]	; (8009a6c <TIM_Base_SetConfig+0x118>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d00b      	beq.n	8009994 <TIM_Base_SetConfig+0x40>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	4a3c      	ldr	r2, [pc, #240]	; (8009a70 <TIM_Base_SetConfig+0x11c>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d007      	beq.n	8009994 <TIM_Base_SetConfig+0x40>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a3b      	ldr	r2, [pc, #236]	; (8009a74 <TIM_Base_SetConfig+0x120>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d003      	beq.n	8009994 <TIM_Base_SetConfig+0x40>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a3a      	ldr	r2, [pc, #232]	; (8009a78 <TIM_Base_SetConfig+0x124>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d108      	bne.n	80099a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800999a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	68fa      	ldr	r2, [r7, #12]
 80099a2:	4313      	orrs	r3, r2
 80099a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	4a2f      	ldr	r2, [pc, #188]	; (8009a68 <TIM_Base_SetConfig+0x114>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d02b      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099b4:	d027      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a2c      	ldr	r2, [pc, #176]	; (8009a6c <TIM_Base_SetConfig+0x118>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d023      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a2b      	ldr	r2, [pc, #172]	; (8009a70 <TIM_Base_SetConfig+0x11c>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d01f      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a2a      	ldr	r2, [pc, #168]	; (8009a74 <TIM_Base_SetConfig+0x120>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d01b      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a29      	ldr	r2, [pc, #164]	; (8009a78 <TIM_Base_SetConfig+0x124>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d017      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a28      	ldr	r2, [pc, #160]	; (8009a7c <TIM_Base_SetConfig+0x128>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d013      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a27      	ldr	r2, [pc, #156]	; (8009a80 <TIM_Base_SetConfig+0x12c>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d00f      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a26      	ldr	r2, [pc, #152]	; (8009a84 <TIM_Base_SetConfig+0x130>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d00b      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a25      	ldr	r2, [pc, #148]	; (8009a88 <TIM_Base_SetConfig+0x134>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d007      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a24      	ldr	r2, [pc, #144]	; (8009a8c <TIM_Base_SetConfig+0x138>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d003      	beq.n	8009a06 <TIM_Base_SetConfig+0xb2>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a23      	ldr	r2, [pc, #140]	; (8009a90 <TIM_Base_SetConfig+0x13c>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d108      	bne.n	8009a18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	4313      	orrs	r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	695b      	ldr	r3, [r3, #20]
 8009a22:	4313      	orrs	r3, r2
 8009a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	68fa      	ldr	r2, [r7, #12]
 8009a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	689a      	ldr	r2, [r3, #8]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	4a0a      	ldr	r2, [pc, #40]	; (8009a68 <TIM_Base_SetConfig+0x114>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d003      	beq.n	8009a4c <TIM_Base_SetConfig+0xf8>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a0c      	ldr	r2, [pc, #48]	; (8009a78 <TIM_Base_SetConfig+0x124>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d103      	bne.n	8009a54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	691a      	ldr	r2, [r3, #16]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	615a      	str	r2, [r3, #20]
}
 8009a5a:	bf00      	nop
 8009a5c:	3714      	adds	r7, #20
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop
 8009a68:	40010000 	.word	0x40010000
 8009a6c:	40000400 	.word	0x40000400
 8009a70:	40000800 	.word	0x40000800
 8009a74:	40000c00 	.word	0x40000c00
 8009a78:	40010400 	.word	0x40010400
 8009a7c:	40014000 	.word	0x40014000
 8009a80:	40014400 	.word	0x40014400
 8009a84:	40014800 	.word	0x40014800
 8009a88:	40001800 	.word	0x40001800
 8009a8c:	40001c00 	.word	0x40001c00
 8009a90:	40002000 	.word	0x40002000

08009a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b087      	sub	sp, #28
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6a1b      	ldr	r3, [r3, #32]
 8009aa2:	f023 0201 	bic.w	r2, r3, #1
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6a1b      	ldr	r3, [r3, #32]
 8009aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	699b      	ldr	r3, [r3, #24]
 8009aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	f023 0303 	bic.w	r3, r3, #3
 8009aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	68fa      	ldr	r2, [r7, #12]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f023 0302 	bic.w	r3, r3, #2
 8009adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a20      	ldr	r2, [pc, #128]	; (8009b6c <TIM_OC1_SetConfig+0xd8>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d003      	beq.n	8009af8 <TIM_OC1_SetConfig+0x64>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a1f      	ldr	r2, [pc, #124]	; (8009b70 <TIM_OC1_SetConfig+0xdc>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d10c      	bne.n	8009b12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	f023 0308 	bic.w	r3, r3, #8
 8009afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	697a      	ldr	r2, [r7, #20]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	f023 0304 	bic.w	r3, r3, #4
 8009b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a15      	ldr	r2, [pc, #84]	; (8009b6c <TIM_OC1_SetConfig+0xd8>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d003      	beq.n	8009b22 <TIM_OC1_SetConfig+0x8e>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a14      	ldr	r2, [pc, #80]	; (8009b70 <TIM_OC1_SetConfig+0xdc>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d111      	bne.n	8009b46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	693a      	ldr	r2, [r7, #16]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	693a      	ldr	r2, [r7, #16]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	693a      	ldr	r2, [r7, #16]
 8009b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	685a      	ldr	r2, [r3, #4]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	697a      	ldr	r2, [r7, #20]
 8009b5e:	621a      	str	r2, [r3, #32]
}
 8009b60:	bf00      	nop
 8009b62:	371c      	adds	r7, #28
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr
 8009b6c:	40010000 	.word	0x40010000
 8009b70:	40010400 	.word	0x40010400

08009b74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b087      	sub	sp, #28
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	f023 0210 	bic.w	r2, r3, #16
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a1b      	ldr	r3, [r3, #32]
 8009b8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	699b      	ldr	r3, [r3, #24]
 8009b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009baa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	021b      	lsls	r3, r3, #8
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	f023 0320 	bic.w	r3, r3, #32
 8009bbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	011b      	lsls	r3, r3, #4
 8009bc6:	697a      	ldr	r2, [r7, #20]
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	4a22      	ldr	r2, [pc, #136]	; (8009c58 <TIM_OC2_SetConfig+0xe4>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d003      	beq.n	8009bdc <TIM_OC2_SetConfig+0x68>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	4a21      	ldr	r2, [pc, #132]	; (8009c5c <TIM_OC2_SetConfig+0xe8>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d10d      	bne.n	8009bf8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009be2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	011b      	lsls	r3, r3, #4
 8009bea:	697a      	ldr	r2, [r7, #20]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bf6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	4a17      	ldr	r2, [pc, #92]	; (8009c58 <TIM_OC2_SetConfig+0xe4>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d003      	beq.n	8009c08 <TIM_OC2_SetConfig+0x94>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	4a16      	ldr	r2, [pc, #88]	; (8009c5c <TIM_OC2_SetConfig+0xe8>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d113      	bne.n	8009c30 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	693a      	ldr	r2, [r7, #16]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	699b      	ldr	r3, [r3, #24]
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	693a      	ldr	r2, [r7, #16]
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	693a      	ldr	r2, [r7, #16]
 8009c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	685a      	ldr	r2, [r3, #4]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	697a      	ldr	r2, [r7, #20]
 8009c48:	621a      	str	r2, [r3, #32]
}
 8009c4a:	bf00      	nop
 8009c4c:	371c      	adds	r7, #28
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr
 8009c56:	bf00      	nop
 8009c58:	40010000 	.word	0x40010000
 8009c5c:	40010400 	.word	0x40010400

08009c60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c60:	b480      	push	{r7}
 8009c62:	b087      	sub	sp, #28
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6a1b      	ldr	r3, [r3, #32]
 8009c6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6a1b      	ldr	r3, [r3, #32]
 8009c7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	69db      	ldr	r3, [r3, #28]
 8009c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f023 0303 	bic.w	r3, r3, #3
 8009c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	021b      	lsls	r3, r3, #8
 8009cb0:	697a      	ldr	r2, [r7, #20]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	4a21      	ldr	r2, [pc, #132]	; (8009d40 <TIM_OC3_SetConfig+0xe0>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d003      	beq.n	8009cc6 <TIM_OC3_SetConfig+0x66>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	4a20      	ldr	r2, [pc, #128]	; (8009d44 <TIM_OC3_SetConfig+0xe4>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d10d      	bne.n	8009ce2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ccc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	68db      	ldr	r3, [r3, #12]
 8009cd2:	021b      	lsls	r3, r3, #8
 8009cd4:	697a      	ldr	r2, [r7, #20]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a16      	ldr	r2, [pc, #88]	; (8009d40 <TIM_OC3_SetConfig+0xe0>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d003      	beq.n	8009cf2 <TIM_OC3_SetConfig+0x92>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a15      	ldr	r2, [pc, #84]	; (8009d44 <TIM_OC3_SetConfig+0xe4>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d113      	bne.n	8009d1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	695b      	ldr	r3, [r3, #20]
 8009d06:	011b      	lsls	r3, r3, #4
 8009d08:	693a      	ldr	r2, [r7, #16]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	699b      	ldr	r3, [r3, #24]
 8009d12:	011b      	lsls	r3, r3, #4
 8009d14:	693a      	ldr	r2, [r7, #16]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	685a      	ldr	r2, [r3, #4]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	697a      	ldr	r2, [r7, #20]
 8009d32:	621a      	str	r2, [r3, #32]
}
 8009d34:	bf00      	nop
 8009d36:	371c      	adds	r7, #28
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr
 8009d40:	40010000 	.word	0x40010000
 8009d44:	40010400 	.word	0x40010400

08009d48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b087      	sub	sp, #28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6a1b      	ldr	r3, [r3, #32]
 8009d62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	021b      	lsls	r3, r3, #8
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	031b      	lsls	r3, r3, #12
 8009d9a:	693a      	ldr	r2, [r7, #16]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	4a12      	ldr	r2, [pc, #72]	; (8009dec <TIM_OC4_SetConfig+0xa4>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d003      	beq.n	8009db0 <TIM_OC4_SetConfig+0x68>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a11      	ldr	r2, [pc, #68]	; (8009df0 <TIM_OC4_SetConfig+0xa8>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d109      	bne.n	8009dc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009db6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	695b      	ldr	r3, [r3, #20]
 8009dbc:	019b      	lsls	r3, r3, #6
 8009dbe:	697a      	ldr	r2, [r7, #20]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	697a      	ldr	r2, [r7, #20]
 8009dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	68fa      	ldr	r2, [r7, #12]
 8009dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	685a      	ldr	r2, [r3, #4]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	693a      	ldr	r2, [r7, #16]
 8009ddc:	621a      	str	r2, [r3, #32]
}
 8009dde:	bf00      	nop
 8009de0:	371c      	adds	r7, #28
 8009de2:	46bd      	mov	sp, r7
 8009de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de8:	4770      	bx	lr
 8009dea:	bf00      	nop
 8009dec:	40010000 	.word	0x40010000
 8009df0:	40010400 	.word	0x40010400

08009df4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b087      	sub	sp, #28
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	60b9      	str	r1, [r7, #8]
 8009dfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	f003 031f 	and.w	r3, r3, #31
 8009e06:	2201      	movs	r2, #1
 8009e08:	fa02 f303 	lsl.w	r3, r2, r3
 8009e0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6a1a      	ldr	r2, [r3, #32]
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	43db      	mvns	r3, r3
 8009e16:	401a      	ands	r2, r3
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6a1a      	ldr	r2, [r3, #32]
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f003 031f 	and.w	r3, r3, #31
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	fa01 f303 	lsl.w	r3, r1, r3
 8009e2c:	431a      	orrs	r2, r3
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	621a      	str	r2, [r3, #32]
}
 8009e32:	bf00      	nop
 8009e34:	371c      	adds	r7, #28
 8009e36:	46bd      	mov	sp, r7
 8009e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3c:	4770      	bx	lr
	...

08009e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b085      	sub	sp, #20
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d101      	bne.n	8009e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e54:	2302      	movs	r3, #2
 8009e56:	e05a      	b.n	8009f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2202      	movs	r2, #2
 8009e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	68fa      	ldr	r2, [r7, #12]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	68fa      	ldr	r2, [r7, #12]
 8009e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a21      	ldr	r2, [pc, #132]	; (8009f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d022      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ea4:	d01d      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a1d      	ldr	r2, [pc, #116]	; (8009f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d018      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a1b      	ldr	r2, [pc, #108]	; (8009f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d013      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	4a1a      	ldr	r2, [pc, #104]	; (8009f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d00e      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	4a18      	ldr	r2, [pc, #96]	; (8009f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d009      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a17      	ldr	r2, [pc, #92]	; (8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d004      	beq.n	8009ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4a15      	ldr	r2, [pc, #84]	; (8009f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d10c      	bne.n	8009efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	68ba      	ldr	r2, [r7, #8]
 8009efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3714      	adds	r7, #20
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr
 8009f1a:	bf00      	nop
 8009f1c:	40010000 	.word	0x40010000
 8009f20:	40000400 	.word	0x40000400
 8009f24:	40000800 	.word	0x40000800
 8009f28:	40000c00 	.word	0x40000c00
 8009f2c:	40010400 	.word	0x40010400
 8009f30:	40014000 	.word	0x40014000
 8009f34:	40001800 	.word	0x40001800

08009f38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009f42:	2300      	movs	r3, #0
 8009f44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d101      	bne.n	8009f54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009f50:	2302      	movs	r3, #2
 8009f52:	e03d      	b.n	8009fd0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2201      	movs	r2, #1
 8009f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	4313      	orrs	r3, r2
 8009f76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	4313      	orrs	r3, r2
 8009f84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4313      	orrs	r3, r2
 8009f92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	695b      	ldr	r3, [r3, #20]
 8009fac:	4313      	orrs	r3, r2
 8009fae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	69db      	ldr	r3, [r3, #28]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	68fa      	ldr	r2, [r7, #12]
 8009fc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3714      	adds	r7, #20
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009fe4:	bf00      	nop
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d101      	bne.n	800a016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	e03f      	b.n	800a096 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a01c:	b2db      	uxtb	r3, r3
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d106      	bne.n	800a030 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7fb ffec 	bl	8006008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2224      	movs	r2, #36	; 0x24
 800a034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68da      	ldr	r2, [r3, #12]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a046:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f90b 	bl	800a264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	691a      	ldr	r2, [r3, #16]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a05c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	695a      	ldr	r2, [r3, #20]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a06c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68da      	ldr	r2, [r3, #12]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a07c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2220      	movs	r2, #32
 800a088:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2220      	movs	r2, #32
 800a090:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a094:	2300      	movs	r3, #0
}
 800a096:	4618      	mov	r0, r3
 800a098:	3708      	adds	r7, #8
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}

0800a09e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a09e:	b580      	push	{r7, lr}
 800a0a0:	b088      	sub	sp, #32
 800a0a2:	af02      	add	r7, sp, #8
 800a0a4:	60f8      	str	r0, [r7, #12]
 800a0a6:	60b9      	str	r1, [r7, #8]
 800a0a8:	603b      	str	r3, [r7, #0]
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b20      	cmp	r3, #32
 800a0bc:	f040 8083 	bne.w	800a1c6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d002      	beq.n	800a0cc <HAL_UART_Transmit+0x2e>
 800a0c6:	88fb      	ldrh	r3, [r7, #6]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d101      	bne.n	800a0d0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e07b      	b.n	800a1c8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d101      	bne.n	800a0de <HAL_UART_Transmit+0x40>
 800a0da:	2302      	movs	r3, #2
 800a0dc:	e074      	b.n	800a1c8 <HAL_UART_Transmit+0x12a>
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2221      	movs	r2, #33	; 0x21
 800a0f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a0f4:	f7fc f996 	bl	8006424 <HAL_GetTick>
 800a0f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	88fa      	ldrh	r2, [r7, #6]
 800a0fe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	88fa      	ldrh	r2, [r7, #6]
 800a104:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a10e:	e042      	b.n	800a196 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a114:	b29b      	uxth	r3, r3
 800a116:	3b01      	subs	r3, #1
 800a118:	b29a      	uxth	r2, r3
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	689b      	ldr	r3, [r3, #8]
 800a122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a126:	d122      	bne.n	800a16e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	9300      	str	r3, [sp, #0]
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	2200      	movs	r2, #0
 800a130:	2180      	movs	r1, #128	; 0x80
 800a132:	68f8      	ldr	r0, [r7, #12]
 800a134:	f000 f84c 	bl	800a1d0 <UART_WaitOnFlagUntilTimeout>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800a13e:	2303      	movs	r3, #3
 800a140:	e042      	b.n	800a1c8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	881b      	ldrh	r3, [r3, #0]
 800a14a:	461a      	mov	r2, r3
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a154:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	691b      	ldr	r3, [r3, #16]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d103      	bne.n	800a166 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	3302      	adds	r3, #2
 800a162:	60bb      	str	r3, [r7, #8]
 800a164:	e017      	b.n	800a196 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	3301      	adds	r3, #1
 800a16a:	60bb      	str	r3, [r7, #8]
 800a16c:	e013      	b.n	800a196 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	9300      	str	r3, [sp, #0]
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	2200      	movs	r2, #0
 800a176:	2180      	movs	r1, #128	; 0x80
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f000 f829 	bl	800a1d0 <UART_WaitOnFlagUntilTimeout>
 800a17e:	4603      	mov	r3, r0
 800a180:	2b00      	cmp	r3, #0
 800a182:	d001      	beq.n	800a188 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a184:	2303      	movs	r3, #3
 800a186:	e01f      	b.n	800a1c8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	60ba      	str	r2, [r7, #8]
 800a18e:	781a      	ldrb	r2, [r3, #0]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1b7      	bne.n	800a110 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	9300      	str	r3, [sp, #0]
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	2140      	movs	r1, #64	; 0x40
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	f000 f810 	bl	800a1d0 <UART_WaitOnFlagUntilTimeout>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d001      	beq.n	800a1ba <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a1b6:	2303      	movs	r3, #3
 800a1b8:	e006      	b.n	800a1c8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2220      	movs	r2, #32
 800a1be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	e000      	b.n	800a1c8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a1c6:	2302      	movs	r3, #2
  }
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3718      	adds	r7, #24
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b084      	sub	sp, #16
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	603b      	str	r3, [r7, #0]
 800a1dc:	4613      	mov	r3, r2
 800a1de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1e0:	e02c      	b.n	800a23c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e8:	d028      	beq.n	800a23c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d007      	beq.n	800a200 <UART_WaitOnFlagUntilTimeout+0x30>
 800a1f0:	f7fc f918 	bl	8006424 <HAL_GetTick>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	1ad3      	subs	r3, r2, r3
 800a1fa:	69ba      	ldr	r2, [r7, #24]
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	d21d      	bcs.n	800a23c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	68da      	ldr	r2, [r3, #12]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a20e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	695a      	ldr	r2, [r3, #20]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f022 0201 	bic.w	r2, r2, #1
 800a21e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2220      	movs	r2, #32
 800a224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2220      	movs	r2, #32
 800a22c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a238:	2303      	movs	r3, #3
 800a23a:	e00f      	b.n	800a25c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	4013      	ands	r3, r2
 800a246:	68ba      	ldr	r2, [r7, #8]
 800a248:	429a      	cmp	r2, r3
 800a24a:	bf0c      	ite	eq
 800a24c:	2301      	moveq	r3, #1
 800a24e:	2300      	movne	r3, #0
 800a250:	b2db      	uxtb	r3, r3
 800a252:	461a      	mov	r2, r3
 800a254:	79fb      	ldrb	r3, [r7, #7]
 800a256:	429a      	cmp	r2, r3
 800a258:	d0c3      	beq.n	800a1e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a25a:	2300      	movs	r3, #0
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3710      	adds	r7, #16
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a268:	b085      	sub	sp, #20
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	68da      	ldr	r2, [r3, #12]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	430a      	orrs	r2, r1
 800a282:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	689a      	ldr	r2, [r3, #8]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	431a      	orrs	r2, r3
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	695b      	ldr	r3, [r3, #20]
 800a292:	431a      	orrs	r2, r3
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	69db      	ldr	r3, [r3, #28]
 800a298:	4313      	orrs	r3, r2
 800a29a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a2a6:	f023 030c 	bic.w	r3, r3, #12
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	6812      	ldr	r2, [r2, #0]
 800a2ae:	68f9      	ldr	r1, [r7, #12]
 800a2b0:	430b      	orrs	r3, r1
 800a2b2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	695b      	ldr	r3, [r3, #20]
 800a2ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	699a      	ldr	r2, [r3, #24]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	430a      	orrs	r2, r1
 800a2c8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	69db      	ldr	r3, [r3, #28]
 800a2ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2d2:	f040 818b 	bne.w	800a5ec <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	4ac1      	ldr	r2, [pc, #772]	; (800a5e0 <UART_SetConfig+0x37c>)
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d005      	beq.n	800a2ec <UART_SetConfig+0x88>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4abf      	ldr	r2, [pc, #764]	; (800a5e4 <UART_SetConfig+0x380>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	f040 80bd 	bne.w	800a466 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a2ec:	f7fe fa52 	bl	8008794 <HAL_RCC_GetPCLK2Freq>
 800a2f0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	461d      	mov	r5, r3
 800a2f6:	f04f 0600 	mov.w	r6, #0
 800a2fa:	46a8      	mov	r8, r5
 800a2fc:	46b1      	mov	r9, r6
 800a2fe:	eb18 0308 	adds.w	r3, r8, r8
 800a302:	eb49 0409 	adc.w	r4, r9, r9
 800a306:	4698      	mov	r8, r3
 800a308:	46a1      	mov	r9, r4
 800a30a:	eb18 0805 	adds.w	r8, r8, r5
 800a30e:	eb49 0906 	adc.w	r9, r9, r6
 800a312:	f04f 0100 	mov.w	r1, #0
 800a316:	f04f 0200 	mov.w	r2, #0
 800a31a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a31e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a322:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a326:	4688      	mov	r8, r1
 800a328:	4691      	mov	r9, r2
 800a32a:	eb18 0005 	adds.w	r0, r8, r5
 800a32e:	eb49 0106 	adc.w	r1, r9, r6
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	461d      	mov	r5, r3
 800a338:	f04f 0600 	mov.w	r6, #0
 800a33c:	196b      	adds	r3, r5, r5
 800a33e:	eb46 0406 	adc.w	r4, r6, r6
 800a342:	461a      	mov	r2, r3
 800a344:	4623      	mov	r3, r4
 800a346:	f7f6 fc9f 	bl	8000c88 <__aeabi_uldivmod>
 800a34a:	4603      	mov	r3, r0
 800a34c:	460c      	mov	r4, r1
 800a34e:	461a      	mov	r2, r3
 800a350:	4ba5      	ldr	r3, [pc, #660]	; (800a5e8 <UART_SetConfig+0x384>)
 800a352:	fba3 2302 	umull	r2, r3, r3, r2
 800a356:	095b      	lsrs	r3, r3, #5
 800a358:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	461d      	mov	r5, r3
 800a360:	f04f 0600 	mov.w	r6, #0
 800a364:	46a9      	mov	r9, r5
 800a366:	46b2      	mov	sl, r6
 800a368:	eb19 0309 	adds.w	r3, r9, r9
 800a36c:	eb4a 040a 	adc.w	r4, sl, sl
 800a370:	4699      	mov	r9, r3
 800a372:	46a2      	mov	sl, r4
 800a374:	eb19 0905 	adds.w	r9, r9, r5
 800a378:	eb4a 0a06 	adc.w	sl, sl, r6
 800a37c:	f04f 0100 	mov.w	r1, #0
 800a380:	f04f 0200 	mov.w	r2, #0
 800a384:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a388:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a38c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a390:	4689      	mov	r9, r1
 800a392:	4692      	mov	sl, r2
 800a394:	eb19 0005 	adds.w	r0, r9, r5
 800a398:	eb4a 0106 	adc.w	r1, sl, r6
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	461d      	mov	r5, r3
 800a3a2:	f04f 0600 	mov.w	r6, #0
 800a3a6:	196b      	adds	r3, r5, r5
 800a3a8:	eb46 0406 	adc.w	r4, r6, r6
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	4623      	mov	r3, r4
 800a3b0:	f7f6 fc6a 	bl	8000c88 <__aeabi_uldivmod>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	460c      	mov	r4, r1
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	4b8b      	ldr	r3, [pc, #556]	; (800a5e8 <UART_SetConfig+0x384>)
 800a3bc:	fba3 1302 	umull	r1, r3, r3, r2
 800a3c0:	095b      	lsrs	r3, r3, #5
 800a3c2:	2164      	movs	r1, #100	; 0x64
 800a3c4:	fb01 f303 	mul.w	r3, r1, r3
 800a3c8:	1ad3      	subs	r3, r2, r3
 800a3ca:	00db      	lsls	r3, r3, #3
 800a3cc:	3332      	adds	r3, #50	; 0x32
 800a3ce:	4a86      	ldr	r2, [pc, #536]	; (800a5e8 <UART_SetConfig+0x384>)
 800a3d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d4:	095b      	lsrs	r3, r3, #5
 800a3d6:	005b      	lsls	r3, r3, #1
 800a3d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3dc:	4498      	add	r8, r3
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	461d      	mov	r5, r3
 800a3e2:	f04f 0600 	mov.w	r6, #0
 800a3e6:	46a9      	mov	r9, r5
 800a3e8:	46b2      	mov	sl, r6
 800a3ea:	eb19 0309 	adds.w	r3, r9, r9
 800a3ee:	eb4a 040a 	adc.w	r4, sl, sl
 800a3f2:	4699      	mov	r9, r3
 800a3f4:	46a2      	mov	sl, r4
 800a3f6:	eb19 0905 	adds.w	r9, r9, r5
 800a3fa:	eb4a 0a06 	adc.w	sl, sl, r6
 800a3fe:	f04f 0100 	mov.w	r1, #0
 800a402:	f04f 0200 	mov.w	r2, #0
 800a406:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a40a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a40e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a412:	4689      	mov	r9, r1
 800a414:	4692      	mov	sl, r2
 800a416:	eb19 0005 	adds.w	r0, r9, r5
 800a41a:	eb4a 0106 	adc.w	r1, sl, r6
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	461d      	mov	r5, r3
 800a424:	f04f 0600 	mov.w	r6, #0
 800a428:	196b      	adds	r3, r5, r5
 800a42a:	eb46 0406 	adc.w	r4, r6, r6
 800a42e:	461a      	mov	r2, r3
 800a430:	4623      	mov	r3, r4
 800a432:	f7f6 fc29 	bl	8000c88 <__aeabi_uldivmod>
 800a436:	4603      	mov	r3, r0
 800a438:	460c      	mov	r4, r1
 800a43a:	461a      	mov	r2, r3
 800a43c:	4b6a      	ldr	r3, [pc, #424]	; (800a5e8 <UART_SetConfig+0x384>)
 800a43e:	fba3 1302 	umull	r1, r3, r3, r2
 800a442:	095b      	lsrs	r3, r3, #5
 800a444:	2164      	movs	r1, #100	; 0x64
 800a446:	fb01 f303 	mul.w	r3, r1, r3
 800a44a:	1ad3      	subs	r3, r2, r3
 800a44c:	00db      	lsls	r3, r3, #3
 800a44e:	3332      	adds	r3, #50	; 0x32
 800a450:	4a65      	ldr	r2, [pc, #404]	; (800a5e8 <UART_SetConfig+0x384>)
 800a452:	fba2 2303 	umull	r2, r3, r2, r3
 800a456:	095b      	lsrs	r3, r3, #5
 800a458:	f003 0207 	and.w	r2, r3, #7
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4442      	add	r2, r8
 800a462:	609a      	str	r2, [r3, #8]
 800a464:	e26f      	b.n	800a946 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a466:	f7fe f981 	bl	800876c <HAL_RCC_GetPCLK1Freq>
 800a46a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	461d      	mov	r5, r3
 800a470:	f04f 0600 	mov.w	r6, #0
 800a474:	46a8      	mov	r8, r5
 800a476:	46b1      	mov	r9, r6
 800a478:	eb18 0308 	adds.w	r3, r8, r8
 800a47c:	eb49 0409 	adc.w	r4, r9, r9
 800a480:	4698      	mov	r8, r3
 800a482:	46a1      	mov	r9, r4
 800a484:	eb18 0805 	adds.w	r8, r8, r5
 800a488:	eb49 0906 	adc.w	r9, r9, r6
 800a48c:	f04f 0100 	mov.w	r1, #0
 800a490:	f04f 0200 	mov.w	r2, #0
 800a494:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a498:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a49c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a4a0:	4688      	mov	r8, r1
 800a4a2:	4691      	mov	r9, r2
 800a4a4:	eb18 0005 	adds.w	r0, r8, r5
 800a4a8:	eb49 0106 	adc.w	r1, r9, r6
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	461d      	mov	r5, r3
 800a4b2:	f04f 0600 	mov.w	r6, #0
 800a4b6:	196b      	adds	r3, r5, r5
 800a4b8:	eb46 0406 	adc.w	r4, r6, r6
 800a4bc:	461a      	mov	r2, r3
 800a4be:	4623      	mov	r3, r4
 800a4c0:	f7f6 fbe2 	bl	8000c88 <__aeabi_uldivmod>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	460c      	mov	r4, r1
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	4b47      	ldr	r3, [pc, #284]	; (800a5e8 <UART_SetConfig+0x384>)
 800a4cc:	fba3 2302 	umull	r2, r3, r3, r2
 800a4d0:	095b      	lsrs	r3, r3, #5
 800a4d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	461d      	mov	r5, r3
 800a4da:	f04f 0600 	mov.w	r6, #0
 800a4de:	46a9      	mov	r9, r5
 800a4e0:	46b2      	mov	sl, r6
 800a4e2:	eb19 0309 	adds.w	r3, r9, r9
 800a4e6:	eb4a 040a 	adc.w	r4, sl, sl
 800a4ea:	4699      	mov	r9, r3
 800a4ec:	46a2      	mov	sl, r4
 800a4ee:	eb19 0905 	adds.w	r9, r9, r5
 800a4f2:	eb4a 0a06 	adc.w	sl, sl, r6
 800a4f6:	f04f 0100 	mov.w	r1, #0
 800a4fa:	f04f 0200 	mov.w	r2, #0
 800a4fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a502:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a506:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a50a:	4689      	mov	r9, r1
 800a50c:	4692      	mov	sl, r2
 800a50e:	eb19 0005 	adds.w	r0, r9, r5
 800a512:	eb4a 0106 	adc.w	r1, sl, r6
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	685b      	ldr	r3, [r3, #4]
 800a51a:	461d      	mov	r5, r3
 800a51c:	f04f 0600 	mov.w	r6, #0
 800a520:	196b      	adds	r3, r5, r5
 800a522:	eb46 0406 	adc.w	r4, r6, r6
 800a526:	461a      	mov	r2, r3
 800a528:	4623      	mov	r3, r4
 800a52a:	f7f6 fbad 	bl	8000c88 <__aeabi_uldivmod>
 800a52e:	4603      	mov	r3, r0
 800a530:	460c      	mov	r4, r1
 800a532:	461a      	mov	r2, r3
 800a534:	4b2c      	ldr	r3, [pc, #176]	; (800a5e8 <UART_SetConfig+0x384>)
 800a536:	fba3 1302 	umull	r1, r3, r3, r2
 800a53a:	095b      	lsrs	r3, r3, #5
 800a53c:	2164      	movs	r1, #100	; 0x64
 800a53e:	fb01 f303 	mul.w	r3, r1, r3
 800a542:	1ad3      	subs	r3, r2, r3
 800a544:	00db      	lsls	r3, r3, #3
 800a546:	3332      	adds	r3, #50	; 0x32
 800a548:	4a27      	ldr	r2, [pc, #156]	; (800a5e8 <UART_SetConfig+0x384>)
 800a54a:	fba2 2303 	umull	r2, r3, r2, r3
 800a54e:	095b      	lsrs	r3, r3, #5
 800a550:	005b      	lsls	r3, r3, #1
 800a552:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a556:	4498      	add	r8, r3
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	461d      	mov	r5, r3
 800a55c:	f04f 0600 	mov.w	r6, #0
 800a560:	46a9      	mov	r9, r5
 800a562:	46b2      	mov	sl, r6
 800a564:	eb19 0309 	adds.w	r3, r9, r9
 800a568:	eb4a 040a 	adc.w	r4, sl, sl
 800a56c:	4699      	mov	r9, r3
 800a56e:	46a2      	mov	sl, r4
 800a570:	eb19 0905 	adds.w	r9, r9, r5
 800a574:	eb4a 0a06 	adc.w	sl, sl, r6
 800a578:	f04f 0100 	mov.w	r1, #0
 800a57c:	f04f 0200 	mov.w	r2, #0
 800a580:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a584:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a588:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a58c:	4689      	mov	r9, r1
 800a58e:	4692      	mov	sl, r2
 800a590:	eb19 0005 	adds.w	r0, r9, r5
 800a594:	eb4a 0106 	adc.w	r1, sl, r6
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	461d      	mov	r5, r3
 800a59e:	f04f 0600 	mov.w	r6, #0
 800a5a2:	196b      	adds	r3, r5, r5
 800a5a4:	eb46 0406 	adc.w	r4, r6, r6
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	4623      	mov	r3, r4
 800a5ac:	f7f6 fb6c 	bl	8000c88 <__aeabi_uldivmod>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	4b0c      	ldr	r3, [pc, #48]	; (800a5e8 <UART_SetConfig+0x384>)
 800a5b8:	fba3 1302 	umull	r1, r3, r3, r2
 800a5bc:	095b      	lsrs	r3, r3, #5
 800a5be:	2164      	movs	r1, #100	; 0x64
 800a5c0:	fb01 f303 	mul.w	r3, r1, r3
 800a5c4:	1ad3      	subs	r3, r2, r3
 800a5c6:	00db      	lsls	r3, r3, #3
 800a5c8:	3332      	adds	r3, #50	; 0x32
 800a5ca:	4a07      	ldr	r2, [pc, #28]	; (800a5e8 <UART_SetConfig+0x384>)
 800a5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d0:	095b      	lsrs	r3, r3, #5
 800a5d2:	f003 0207 	and.w	r2, r3, #7
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4442      	add	r2, r8
 800a5dc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a5de:	e1b2      	b.n	800a946 <UART_SetConfig+0x6e2>
 800a5e0:	40011000 	.word	0x40011000
 800a5e4:	40011400 	.word	0x40011400
 800a5e8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4ad7      	ldr	r2, [pc, #860]	; (800a950 <UART_SetConfig+0x6ec>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d005      	beq.n	800a602 <UART_SetConfig+0x39e>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4ad6      	ldr	r2, [pc, #856]	; (800a954 <UART_SetConfig+0x6f0>)
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	f040 80d1 	bne.w	800a7a4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a602:	f7fe f8c7 	bl	8008794 <HAL_RCC_GetPCLK2Freq>
 800a606:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	469a      	mov	sl, r3
 800a60c:	f04f 0b00 	mov.w	fp, #0
 800a610:	46d0      	mov	r8, sl
 800a612:	46d9      	mov	r9, fp
 800a614:	eb18 0308 	adds.w	r3, r8, r8
 800a618:	eb49 0409 	adc.w	r4, r9, r9
 800a61c:	4698      	mov	r8, r3
 800a61e:	46a1      	mov	r9, r4
 800a620:	eb18 080a 	adds.w	r8, r8, sl
 800a624:	eb49 090b 	adc.w	r9, r9, fp
 800a628:	f04f 0100 	mov.w	r1, #0
 800a62c:	f04f 0200 	mov.w	r2, #0
 800a630:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a634:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a638:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a63c:	4688      	mov	r8, r1
 800a63e:	4691      	mov	r9, r2
 800a640:	eb1a 0508 	adds.w	r5, sl, r8
 800a644:	eb4b 0609 	adc.w	r6, fp, r9
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	4619      	mov	r1, r3
 800a64e:	f04f 0200 	mov.w	r2, #0
 800a652:	f04f 0300 	mov.w	r3, #0
 800a656:	f04f 0400 	mov.w	r4, #0
 800a65a:	0094      	lsls	r4, r2, #2
 800a65c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a660:	008b      	lsls	r3, r1, #2
 800a662:	461a      	mov	r2, r3
 800a664:	4623      	mov	r3, r4
 800a666:	4628      	mov	r0, r5
 800a668:	4631      	mov	r1, r6
 800a66a:	f7f6 fb0d 	bl	8000c88 <__aeabi_uldivmod>
 800a66e:	4603      	mov	r3, r0
 800a670:	460c      	mov	r4, r1
 800a672:	461a      	mov	r2, r3
 800a674:	4bb8      	ldr	r3, [pc, #736]	; (800a958 <UART_SetConfig+0x6f4>)
 800a676:	fba3 2302 	umull	r2, r3, r3, r2
 800a67a:	095b      	lsrs	r3, r3, #5
 800a67c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	469b      	mov	fp, r3
 800a684:	f04f 0c00 	mov.w	ip, #0
 800a688:	46d9      	mov	r9, fp
 800a68a:	46e2      	mov	sl, ip
 800a68c:	eb19 0309 	adds.w	r3, r9, r9
 800a690:	eb4a 040a 	adc.w	r4, sl, sl
 800a694:	4699      	mov	r9, r3
 800a696:	46a2      	mov	sl, r4
 800a698:	eb19 090b 	adds.w	r9, r9, fp
 800a69c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a6a0:	f04f 0100 	mov.w	r1, #0
 800a6a4:	f04f 0200 	mov.w	r2, #0
 800a6a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a6b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a6b4:	4689      	mov	r9, r1
 800a6b6:	4692      	mov	sl, r2
 800a6b8:	eb1b 0509 	adds.w	r5, fp, r9
 800a6bc:	eb4c 060a 	adc.w	r6, ip, sl
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	685b      	ldr	r3, [r3, #4]
 800a6c4:	4619      	mov	r1, r3
 800a6c6:	f04f 0200 	mov.w	r2, #0
 800a6ca:	f04f 0300 	mov.w	r3, #0
 800a6ce:	f04f 0400 	mov.w	r4, #0
 800a6d2:	0094      	lsls	r4, r2, #2
 800a6d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a6d8:	008b      	lsls	r3, r1, #2
 800a6da:	461a      	mov	r2, r3
 800a6dc:	4623      	mov	r3, r4
 800a6de:	4628      	mov	r0, r5
 800a6e0:	4631      	mov	r1, r6
 800a6e2:	f7f6 fad1 	bl	8000c88 <__aeabi_uldivmod>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	460c      	mov	r4, r1
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	4b9a      	ldr	r3, [pc, #616]	; (800a958 <UART_SetConfig+0x6f4>)
 800a6ee:	fba3 1302 	umull	r1, r3, r3, r2
 800a6f2:	095b      	lsrs	r3, r3, #5
 800a6f4:	2164      	movs	r1, #100	; 0x64
 800a6f6:	fb01 f303 	mul.w	r3, r1, r3
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	011b      	lsls	r3, r3, #4
 800a6fe:	3332      	adds	r3, #50	; 0x32
 800a700:	4a95      	ldr	r2, [pc, #596]	; (800a958 <UART_SetConfig+0x6f4>)
 800a702:	fba2 2303 	umull	r2, r3, r2, r3
 800a706:	095b      	lsrs	r3, r3, #5
 800a708:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a70c:	4498      	add	r8, r3
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	469b      	mov	fp, r3
 800a712:	f04f 0c00 	mov.w	ip, #0
 800a716:	46d9      	mov	r9, fp
 800a718:	46e2      	mov	sl, ip
 800a71a:	eb19 0309 	adds.w	r3, r9, r9
 800a71e:	eb4a 040a 	adc.w	r4, sl, sl
 800a722:	4699      	mov	r9, r3
 800a724:	46a2      	mov	sl, r4
 800a726:	eb19 090b 	adds.w	r9, r9, fp
 800a72a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a72e:	f04f 0100 	mov.w	r1, #0
 800a732:	f04f 0200 	mov.w	r2, #0
 800a736:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a73a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a73e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a742:	4689      	mov	r9, r1
 800a744:	4692      	mov	sl, r2
 800a746:	eb1b 0509 	adds.w	r5, fp, r9
 800a74a:	eb4c 060a 	adc.w	r6, ip, sl
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	4619      	mov	r1, r3
 800a754:	f04f 0200 	mov.w	r2, #0
 800a758:	f04f 0300 	mov.w	r3, #0
 800a75c:	f04f 0400 	mov.w	r4, #0
 800a760:	0094      	lsls	r4, r2, #2
 800a762:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a766:	008b      	lsls	r3, r1, #2
 800a768:	461a      	mov	r2, r3
 800a76a:	4623      	mov	r3, r4
 800a76c:	4628      	mov	r0, r5
 800a76e:	4631      	mov	r1, r6
 800a770:	f7f6 fa8a 	bl	8000c88 <__aeabi_uldivmod>
 800a774:	4603      	mov	r3, r0
 800a776:	460c      	mov	r4, r1
 800a778:	461a      	mov	r2, r3
 800a77a:	4b77      	ldr	r3, [pc, #476]	; (800a958 <UART_SetConfig+0x6f4>)
 800a77c:	fba3 1302 	umull	r1, r3, r3, r2
 800a780:	095b      	lsrs	r3, r3, #5
 800a782:	2164      	movs	r1, #100	; 0x64
 800a784:	fb01 f303 	mul.w	r3, r1, r3
 800a788:	1ad3      	subs	r3, r2, r3
 800a78a:	011b      	lsls	r3, r3, #4
 800a78c:	3332      	adds	r3, #50	; 0x32
 800a78e:	4a72      	ldr	r2, [pc, #456]	; (800a958 <UART_SetConfig+0x6f4>)
 800a790:	fba2 2303 	umull	r2, r3, r2, r3
 800a794:	095b      	lsrs	r3, r3, #5
 800a796:	f003 020f 	and.w	r2, r3, #15
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4442      	add	r2, r8
 800a7a0:	609a      	str	r2, [r3, #8]
 800a7a2:	e0d0      	b.n	800a946 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7a4:	f7fd ffe2 	bl	800876c <HAL_RCC_GetPCLK1Freq>
 800a7a8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	469a      	mov	sl, r3
 800a7ae:	f04f 0b00 	mov.w	fp, #0
 800a7b2:	46d0      	mov	r8, sl
 800a7b4:	46d9      	mov	r9, fp
 800a7b6:	eb18 0308 	adds.w	r3, r8, r8
 800a7ba:	eb49 0409 	adc.w	r4, r9, r9
 800a7be:	4698      	mov	r8, r3
 800a7c0:	46a1      	mov	r9, r4
 800a7c2:	eb18 080a 	adds.w	r8, r8, sl
 800a7c6:	eb49 090b 	adc.w	r9, r9, fp
 800a7ca:	f04f 0100 	mov.w	r1, #0
 800a7ce:	f04f 0200 	mov.w	r2, #0
 800a7d2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a7d6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a7da:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a7de:	4688      	mov	r8, r1
 800a7e0:	4691      	mov	r9, r2
 800a7e2:	eb1a 0508 	adds.w	r5, sl, r8
 800a7e6:	eb4b 0609 	adc.w	r6, fp, r9
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	f04f 0200 	mov.w	r2, #0
 800a7f4:	f04f 0300 	mov.w	r3, #0
 800a7f8:	f04f 0400 	mov.w	r4, #0
 800a7fc:	0094      	lsls	r4, r2, #2
 800a7fe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a802:	008b      	lsls	r3, r1, #2
 800a804:	461a      	mov	r2, r3
 800a806:	4623      	mov	r3, r4
 800a808:	4628      	mov	r0, r5
 800a80a:	4631      	mov	r1, r6
 800a80c:	f7f6 fa3c 	bl	8000c88 <__aeabi_uldivmod>
 800a810:	4603      	mov	r3, r0
 800a812:	460c      	mov	r4, r1
 800a814:	461a      	mov	r2, r3
 800a816:	4b50      	ldr	r3, [pc, #320]	; (800a958 <UART_SetConfig+0x6f4>)
 800a818:	fba3 2302 	umull	r2, r3, r3, r2
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	469b      	mov	fp, r3
 800a826:	f04f 0c00 	mov.w	ip, #0
 800a82a:	46d9      	mov	r9, fp
 800a82c:	46e2      	mov	sl, ip
 800a82e:	eb19 0309 	adds.w	r3, r9, r9
 800a832:	eb4a 040a 	adc.w	r4, sl, sl
 800a836:	4699      	mov	r9, r3
 800a838:	46a2      	mov	sl, r4
 800a83a:	eb19 090b 	adds.w	r9, r9, fp
 800a83e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a842:	f04f 0100 	mov.w	r1, #0
 800a846:	f04f 0200 	mov.w	r2, #0
 800a84a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a84e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a852:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a856:	4689      	mov	r9, r1
 800a858:	4692      	mov	sl, r2
 800a85a:	eb1b 0509 	adds.w	r5, fp, r9
 800a85e:	eb4c 060a 	adc.w	r6, ip, sl
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	4619      	mov	r1, r3
 800a868:	f04f 0200 	mov.w	r2, #0
 800a86c:	f04f 0300 	mov.w	r3, #0
 800a870:	f04f 0400 	mov.w	r4, #0
 800a874:	0094      	lsls	r4, r2, #2
 800a876:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a87a:	008b      	lsls	r3, r1, #2
 800a87c:	461a      	mov	r2, r3
 800a87e:	4623      	mov	r3, r4
 800a880:	4628      	mov	r0, r5
 800a882:	4631      	mov	r1, r6
 800a884:	f7f6 fa00 	bl	8000c88 <__aeabi_uldivmod>
 800a888:	4603      	mov	r3, r0
 800a88a:	460c      	mov	r4, r1
 800a88c:	461a      	mov	r2, r3
 800a88e:	4b32      	ldr	r3, [pc, #200]	; (800a958 <UART_SetConfig+0x6f4>)
 800a890:	fba3 1302 	umull	r1, r3, r3, r2
 800a894:	095b      	lsrs	r3, r3, #5
 800a896:	2164      	movs	r1, #100	; 0x64
 800a898:	fb01 f303 	mul.w	r3, r1, r3
 800a89c:	1ad3      	subs	r3, r2, r3
 800a89e:	011b      	lsls	r3, r3, #4
 800a8a0:	3332      	adds	r3, #50	; 0x32
 800a8a2:	4a2d      	ldr	r2, [pc, #180]	; (800a958 <UART_SetConfig+0x6f4>)
 800a8a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a8a8:	095b      	lsrs	r3, r3, #5
 800a8aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8ae:	4498      	add	r8, r3
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	469b      	mov	fp, r3
 800a8b4:	f04f 0c00 	mov.w	ip, #0
 800a8b8:	46d9      	mov	r9, fp
 800a8ba:	46e2      	mov	sl, ip
 800a8bc:	eb19 0309 	adds.w	r3, r9, r9
 800a8c0:	eb4a 040a 	adc.w	r4, sl, sl
 800a8c4:	4699      	mov	r9, r3
 800a8c6:	46a2      	mov	sl, r4
 800a8c8:	eb19 090b 	adds.w	r9, r9, fp
 800a8cc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a8d0:	f04f 0100 	mov.w	r1, #0
 800a8d4:	f04f 0200 	mov.w	r2, #0
 800a8d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8e4:	4689      	mov	r9, r1
 800a8e6:	4692      	mov	sl, r2
 800a8e8:	eb1b 0509 	adds.w	r5, fp, r9
 800a8ec:	eb4c 060a 	adc.w	r6, ip, sl
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	4619      	mov	r1, r3
 800a8f6:	f04f 0200 	mov.w	r2, #0
 800a8fa:	f04f 0300 	mov.w	r3, #0
 800a8fe:	f04f 0400 	mov.w	r4, #0
 800a902:	0094      	lsls	r4, r2, #2
 800a904:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a908:	008b      	lsls	r3, r1, #2
 800a90a:	461a      	mov	r2, r3
 800a90c:	4623      	mov	r3, r4
 800a90e:	4628      	mov	r0, r5
 800a910:	4631      	mov	r1, r6
 800a912:	f7f6 f9b9 	bl	8000c88 <__aeabi_uldivmod>
 800a916:	4603      	mov	r3, r0
 800a918:	460c      	mov	r4, r1
 800a91a:	461a      	mov	r2, r3
 800a91c:	4b0e      	ldr	r3, [pc, #56]	; (800a958 <UART_SetConfig+0x6f4>)
 800a91e:	fba3 1302 	umull	r1, r3, r3, r2
 800a922:	095b      	lsrs	r3, r3, #5
 800a924:	2164      	movs	r1, #100	; 0x64
 800a926:	fb01 f303 	mul.w	r3, r1, r3
 800a92a:	1ad3      	subs	r3, r2, r3
 800a92c:	011b      	lsls	r3, r3, #4
 800a92e:	3332      	adds	r3, #50	; 0x32
 800a930:	4a09      	ldr	r2, [pc, #36]	; (800a958 <UART_SetConfig+0x6f4>)
 800a932:	fba2 2303 	umull	r2, r3, r2, r3
 800a936:	095b      	lsrs	r3, r3, #5
 800a938:	f003 020f 	and.w	r2, r3, #15
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4442      	add	r2, r8
 800a942:	609a      	str	r2, [r3, #8]
}
 800a944:	e7ff      	b.n	800a946 <UART_SetConfig+0x6e2>
 800a946:	bf00      	nop
 800a948:	3714      	adds	r7, #20
 800a94a:	46bd      	mov	sp, r7
 800a94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a950:	40011000 	.word	0x40011000
 800a954:	40011400 	.word	0x40011400
 800a958:	51eb851f 	.word	0x51eb851f
 800a95c:	00000000 	.word	0x00000000

0800a960 <cos>:
 800a960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a962:	ec51 0b10 	vmov	r0, r1, d0
 800a966:	4a1e      	ldr	r2, [pc, #120]	; (800a9e0 <cos+0x80>)
 800a968:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a96c:	4293      	cmp	r3, r2
 800a96e:	dc06      	bgt.n	800a97e <cos+0x1e>
 800a970:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800a9d8 <cos+0x78>
 800a974:	f000 fc24 	bl	800b1c0 <__kernel_cos>
 800a978:	ec51 0b10 	vmov	r0, r1, d0
 800a97c:	e007      	b.n	800a98e <cos+0x2e>
 800a97e:	4a19      	ldr	r2, [pc, #100]	; (800a9e4 <cos+0x84>)
 800a980:	4293      	cmp	r3, r2
 800a982:	dd09      	ble.n	800a998 <cos+0x38>
 800a984:	ee10 2a10 	vmov	r2, s0
 800a988:	460b      	mov	r3, r1
 800a98a:	f7f5 fc7d 	bl	8000288 <__aeabi_dsub>
 800a98e:	ec41 0b10 	vmov	d0, r0, r1
 800a992:	b005      	add	sp, #20
 800a994:	f85d fb04 	ldr.w	pc, [sp], #4
 800a998:	4668      	mov	r0, sp
 800a99a:	f000 f8f1 	bl	800ab80 <__ieee754_rem_pio2>
 800a99e:	f000 0003 	and.w	r0, r0, #3
 800a9a2:	2801      	cmp	r0, #1
 800a9a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a9a8:	ed9d 0b00 	vldr	d0, [sp]
 800a9ac:	d007      	beq.n	800a9be <cos+0x5e>
 800a9ae:	2802      	cmp	r0, #2
 800a9b0:	d00e      	beq.n	800a9d0 <cos+0x70>
 800a9b2:	2800      	cmp	r0, #0
 800a9b4:	d0de      	beq.n	800a974 <cos+0x14>
 800a9b6:	2001      	movs	r0, #1
 800a9b8:	f001 f80a 	bl	800b9d0 <__kernel_sin>
 800a9bc:	e7dc      	b.n	800a978 <cos+0x18>
 800a9be:	f001 f807 	bl	800b9d0 <__kernel_sin>
 800a9c2:	ec53 2b10 	vmov	r2, r3, d0
 800a9c6:	ee10 0a10 	vmov	r0, s0
 800a9ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a9ce:	e7de      	b.n	800a98e <cos+0x2e>
 800a9d0:	f000 fbf6 	bl	800b1c0 <__kernel_cos>
 800a9d4:	e7f5      	b.n	800a9c2 <cos+0x62>
 800a9d6:	bf00      	nop
	...
 800a9e0:	3fe921fb 	.word	0x3fe921fb
 800a9e4:	7fefffff 	.word	0x7fefffff

0800a9e8 <sin>:
 800a9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9ea:	ec51 0b10 	vmov	r0, r1, d0
 800a9ee:	4a20      	ldr	r2, [pc, #128]	; (800aa70 <sin+0x88>)
 800a9f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	dc07      	bgt.n	800aa08 <sin+0x20>
 800a9f8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800aa68 <sin+0x80>
 800a9fc:	2000      	movs	r0, #0
 800a9fe:	f000 ffe7 	bl	800b9d0 <__kernel_sin>
 800aa02:	ec51 0b10 	vmov	r0, r1, d0
 800aa06:	e007      	b.n	800aa18 <sin+0x30>
 800aa08:	4a1a      	ldr	r2, [pc, #104]	; (800aa74 <sin+0x8c>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	dd09      	ble.n	800aa22 <sin+0x3a>
 800aa0e:	ee10 2a10 	vmov	r2, s0
 800aa12:	460b      	mov	r3, r1
 800aa14:	f7f5 fc38 	bl	8000288 <__aeabi_dsub>
 800aa18:	ec41 0b10 	vmov	d0, r0, r1
 800aa1c:	b005      	add	sp, #20
 800aa1e:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa22:	4668      	mov	r0, sp
 800aa24:	f000 f8ac 	bl	800ab80 <__ieee754_rem_pio2>
 800aa28:	f000 0003 	and.w	r0, r0, #3
 800aa2c:	2801      	cmp	r0, #1
 800aa2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800aa32:	ed9d 0b00 	vldr	d0, [sp]
 800aa36:	d004      	beq.n	800aa42 <sin+0x5a>
 800aa38:	2802      	cmp	r0, #2
 800aa3a:	d005      	beq.n	800aa48 <sin+0x60>
 800aa3c:	b970      	cbnz	r0, 800aa5c <sin+0x74>
 800aa3e:	2001      	movs	r0, #1
 800aa40:	e7dd      	b.n	800a9fe <sin+0x16>
 800aa42:	f000 fbbd 	bl	800b1c0 <__kernel_cos>
 800aa46:	e7dc      	b.n	800aa02 <sin+0x1a>
 800aa48:	2001      	movs	r0, #1
 800aa4a:	f000 ffc1 	bl	800b9d0 <__kernel_sin>
 800aa4e:	ec53 2b10 	vmov	r2, r3, d0
 800aa52:	ee10 0a10 	vmov	r0, s0
 800aa56:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800aa5a:	e7dd      	b.n	800aa18 <sin+0x30>
 800aa5c:	f000 fbb0 	bl	800b1c0 <__kernel_cos>
 800aa60:	e7f5      	b.n	800aa4e <sin+0x66>
 800aa62:	bf00      	nop
 800aa64:	f3af 8000 	nop.w
	...
 800aa70:	3fe921fb 	.word	0x3fe921fb
 800aa74:	7fefffff 	.word	0x7fefffff

0800aa78 <cosf>:
 800aa78:	ee10 3a10 	vmov	r3, s0
 800aa7c:	b507      	push	{r0, r1, r2, lr}
 800aa7e:	4a1c      	ldr	r2, [pc, #112]	; (800aaf0 <cosf+0x78>)
 800aa80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa84:	4293      	cmp	r3, r2
 800aa86:	dc04      	bgt.n	800aa92 <cosf+0x1a>
 800aa88:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800aaf4 <cosf+0x7c>
 800aa8c:	f001 f85a 	bl	800bb44 <__kernel_cosf>
 800aa90:	e004      	b.n	800aa9c <cosf+0x24>
 800aa92:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aa96:	db04      	blt.n	800aaa2 <cosf+0x2a>
 800aa98:	ee30 0a40 	vsub.f32	s0, s0, s0
 800aa9c:	b003      	add	sp, #12
 800aa9e:	f85d fb04 	ldr.w	pc, [sp], #4
 800aaa2:	4668      	mov	r0, sp
 800aaa4:	f000 fa5e 	bl	800af64 <__ieee754_rem_pio2f>
 800aaa8:	f000 0003 	and.w	r0, r0, #3
 800aaac:	2801      	cmp	r0, #1
 800aaae:	d007      	beq.n	800aac0 <cosf+0x48>
 800aab0:	2802      	cmp	r0, #2
 800aab2:	d00e      	beq.n	800aad2 <cosf+0x5a>
 800aab4:	b9a0      	cbnz	r0, 800aae0 <cosf+0x68>
 800aab6:	eddd 0a01 	vldr	s1, [sp, #4]
 800aaba:	ed9d 0a00 	vldr	s0, [sp]
 800aabe:	e7e5      	b.n	800aa8c <cosf+0x14>
 800aac0:	eddd 0a01 	vldr	s1, [sp, #4]
 800aac4:	ed9d 0a00 	vldr	s0, [sp]
 800aac8:	f001 fb1c 	bl	800c104 <__kernel_sinf>
 800aacc:	eeb1 0a40 	vneg.f32	s0, s0
 800aad0:	e7e4      	b.n	800aa9c <cosf+0x24>
 800aad2:	eddd 0a01 	vldr	s1, [sp, #4]
 800aad6:	ed9d 0a00 	vldr	s0, [sp]
 800aada:	f001 f833 	bl	800bb44 <__kernel_cosf>
 800aade:	e7f5      	b.n	800aacc <cosf+0x54>
 800aae0:	2001      	movs	r0, #1
 800aae2:	eddd 0a01 	vldr	s1, [sp, #4]
 800aae6:	ed9d 0a00 	vldr	s0, [sp]
 800aaea:	f001 fb0b 	bl	800c104 <__kernel_sinf>
 800aaee:	e7d5      	b.n	800aa9c <cosf+0x24>
 800aaf0:	3f490fd8 	.word	0x3f490fd8
 800aaf4:	00000000 	.word	0x00000000

0800aaf8 <sinf>:
 800aaf8:	ee10 3a10 	vmov	r3, s0
 800aafc:	b507      	push	{r0, r1, r2, lr}
 800aafe:	4a1d      	ldr	r2, [pc, #116]	; (800ab74 <sinf+0x7c>)
 800ab00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab04:	4293      	cmp	r3, r2
 800ab06:	dc05      	bgt.n	800ab14 <sinf+0x1c>
 800ab08:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800ab78 <sinf+0x80>
 800ab0c:	2000      	movs	r0, #0
 800ab0e:	f001 faf9 	bl	800c104 <__kernel_sinf>
 800ab12:	e004      	b.n	800ab1e <sinf+0x26>
 800ab14:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ab18:	db04      	blt.n	800ab24 <sinf+0x2c>
 800ab1a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ab1e:	b003      	add	sp, #12
 800ab20:	f85d fb04 	ldr.w	pc, [sp], #4
 800ab24:	4668      	mov	r0, sp
 800ab26:	f000 fa1d 	bl	800af64 <__ieee754_rem_pio2f>
 800ab2a:	f000 0003 	and.w	r0, r0, #3
 800ab2e:	2801      	cmp	r0, #1
 800ab30:	d008      	beq.n	800ab44 <sinf+0x4c>
 800ab32:	2802      	cmp	r0, #2
 800ab34:	d00d      	beq.n	800ab52 <sinf+0x5a>
 800ab36:	b9b0      	cbnz	r0, 800ab66 <sinf+0x6e>
 800ab38:	2001      	movs	r0, #1
 800ab3a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ab3e:	ed9d 0a00 	vldr	s0, [sp]
 800ab42:	e7e4      	b.n	800ab0e <sinf+0x16>
 800ab44:	eddd 0a01 	vldr	s1, [sp, #4]
 800ab48:	ed9d 0a00 	vldr	s0, [sp]
 800ab4c:	f000 fffa 	bl	800bb44 <__kernel_cosf>
 800ab50:	e7e5      	b.n	800ab1e <sinf+0x26>
 800ab52:	2001      	movs	r0, #1
 800ab54:	eddd 0a01 	vldr	s1, [sp, #4]
 800ab58:	ed9d 0a00 	vldr	s0, [sp]
 800ab5c:	f001 fad2 	bl	800c104 <__kernel_sinf>
 800ab60:	eeb1 0a40 	vneg.f32	s0, s0
 800ab64:	e7db      	b.n	800ab1e <sinf+0x26>
 800ab66:	eddd 0a01 	vldr	s1, [sp, #4]
 800ab6a:	ed9d 0a00 	vldr	s0, [sp]
 800ab6e:	f000 ffe9 	bl	800bb44 <__kernel_cosf>
 800ab72:	e7f5      	b.n	800ab60 <sinf+0x68>
 800ab74:	3f490fd8 	.word	0x3f490fd8
	...

0800ab80 <__ieee754_rem_pio2>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	ec57 6b10 	vmov	r6, r7, d0
 800ab88:	4bc3      	ldr	r3, [pc, #780]	; (800ae98 <__ieee754_rem_pio2+0x318>)
 800ab8a:	b08d      	sub	sp, #52	; 0x34
 800ab8c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ab90:	4598      	cmp	r8, r3
 800ab92:	4604      	mov	r4, r0
 800ab94:	9704      	str	r7, [sp, #16]
 800ab96:	dc07      	bgt.n	800aba8 <__ieee754_rem_pio2+0x28>
 800ab98:	2200      	movs	r2, #0
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	ed84 0b00 	vstr	d0, [r4]
 800aba0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800aba4:	2500      	movs	r5, #0
 800aba6:	e027      	b.n	800abf8 <__ieee754_rem_pio2+0x78>
 800aba8:	4bbc      	ldr	r3, [pc, #752]	; (800ae9c <__ieee754_rem_pio2+0x31c>)
 800abaa:	4598      	cmp	r8, r3
 800abac:	dc75      	bgt.n	800ac9a <__ieee754_rem_pio2+0x11a>
 800abae:	9b04      	ldr	r3, [sp, #16]
 800abb0:	4dbb      	ldr	r5, [pc, #748]	; (800aea0 <__ieee754_rem_pio2+0x320>)
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	ee10 0a10 	vmov	r0, s0
 800abb8:	a3a9      	add	r3, pc, #676	; (adr r3, 800ae60 <__ieee754_rem_pio2+0x2e0>)
 800abba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abbe:	4639      	mov	r1, r7
 800abc0:	dd36      	ble.n	800ac30 <__ieee754_rem_pio2+0xb0>
 800abc2:	f7f5 fb61 	bl	8000288 <__aeabi_dsub>
 800abc6:	45a8      	cmp	r8, r5
 800abc8:	4606      	mov	r6, r0
 800abca:	460f      	mov	r7, r1
 800abcc:	d018      	beq.n	800ac00 <__ieee754_rem_pio2+0x80>
 800abce:	a3a6      	add	r3, pc, #664	; (adr r3, 800ae68 <__ieee754_rem_pio2+0x2e8>)
 800abd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd4:	f7f5 fb58 	bl	8000288 <__aeabi_dsub>
 800abd8:	4602      	mov	r2, r0
 800abda:	460b      	mov	r3, r1
 800abdc:	e9c4 2300 	strd	r2, r3, [r4]
 800abe0:	4630      	mov	r0, r6
 800abe2:	4639      	mov	r1, r7
 800abe4:	f7f5 fb50 	bl	8000288 <__aeabi_dsub>
 800abe8:	a39f      	add	r3, pc, #636	; (adr r3, 800ae68 <__ieee754_rem_pio2+0x2e8>)
 800abea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abee:	f7f5 fb4b 	bl	8000288 <__aeabi_dsub>
 800abf2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800abf6:	2501      	movs	r5, #1
 800abf8:	4628      	mov	r0, r5
 800abfa:	b00d      	add	sp, #52	; 0x34
 800abfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac00:	a39b      	add	r3, pc, #620	; (adr r3, 800ae70 <__ieee754_rem_pio2+0x2f0>)
 800ac02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac06:	f7f5 fb3f 	bl	8000288 <__aeabi_dsub>
 800ac0a:	a39b      	add	r3, pc, #620	; (adr r3, 800ae78 <__ieee754_rem_pio2+0x2f8>)
 800ac0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac10:	4606      	mov	r6, r0
 800ac12:	460f      	mov	r7, r1
 800ac14:	f7f5 fb38 	bl	8000288 <__aeabi_dsub>
 800ac18:	4602      	mov	r2, r0
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	e9c4 2300 	strd	r2, r3, [r4]
 800ac20:	4630      	mov	r0, r6
 800ac22:	4639      	mov	r1, r7
 800ac24:	f7f5 fb30 	bl	8000288 <__aeabi_dsub>
 800ac28:	a393      	add	r3, pc, #588	; (adr r3, 800ae78 <__ieee754_rem_pio2+0x2f8>)
 800ac2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2e:	e7de      	b.n	800abee <__ieee754_rem_pio2+0x6e>
 800ac30:	f7f5 fb2c 	bl	800028c <__adddf3>
 800ac34:	45a8      	cmp	r8, r5
 800ac36:	4606      	mov	r6, r0
 800ac38:	460f      	mov	r7, r1
 800ac3a:	d016      	beq.n	800ac6a <__ieee754_rem_pio2+0xea>
 800ac3c:	a38a      	add	r3, pc, #552	; (adr r3, 800ae68 <__ieee754_rem_pio2+0x2e8>)
 800ac3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac42:	f7f5 fb23 	bl	800028c <__adddf3>
 800ac46:	4602      	mov	r2, r0
 800ac48:	460b      	mov	r3, r1
 800ac4a:	e9c4 2300 	strd	r2, r3, [r4]
 800ac4e:	4630      	mov	r0, r6
 800ac50:	4639      	mov	r1, r7
 800ac52:	f7f5 fb19 	bl	8000288 <__aeabi_dsub>
 800ac56:	a384      	add	r3, pc, #528	; (adr r3, 800ae68 <__ieee754_rem_pio2+0x2e8>)
 800ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5c:	f7f5 fb16 	bl	800028c <__adddf3>
 800ac60:	f04f 35ff 	mov.w	r5, #4294967295
 800ac64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ac68:	e7c6      	b.n	800abf8 <__ieee754_rem_pio2+0x78>
 800ac6a:	a381      	add	r3, pc, #516	; (adr r3, 800ae70 <__ieee754_rem_pio2+0x2f0>)
 800ac6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac70:	f7f5 fb0c 	bl	800028c <__adddf3>
 800ac74:	a380      	add	r3, pc, #512	; (adr r3, 800ae78 <__ieee754_rem_pio2+0x2f8>)
 800ac76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7a:	4606      	mov	r6, r0
 800ac7c:	460f      	mov	r7, r1
 800ac7e:	f7f5 fb05 	bl	800028c <__adddf3>
 800ac82:	4602      	mov	r2, r0
 800ac84:	460b      	mov	r3, r1
 800ac86:	e9c4 2300 	strd	r2, r3, [r4]
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	4639      	mov	r1, r7
 800ac8e:	f7f5 fafb 	bl	8000288 <__aeabi_dsub>
 800ac92:	a379      	add	r3, pc, #484	; (adr r3, 800ae78 <__ieee754_rem_pio2+0x2f8>)
 800ac94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac98:	e7e0      	b.n	800ac5c <__ieee754_rem_pio2+0xdc>
 800ac9a:	4b82      	ldr	r3, [pc, #520]	; (800aea4 <__ieee754_rem_pio2+0x324>)
 800ac9c:	4598      	cmp	r8, r3
 800ac9e:	f300 80d0 	bgt.w	800ae42 <__ieee754_rem_pio2+0x2c2>
 800aca2:	f001 fa77 	bl	800c194 <fabs>
 800aca6:	ec57 6b10 	vmov	r6, r7, d0
 800acaa:	ee10 0a10 	vmov	r0, s0
 800acae:	a374      	add	r3, pc, #464	; (adr r3, 800ae80 <__ieee754_rem_pio2+0x300>)
 800acb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb4:	4639      	mov	r1, r7
 800acb6:	f7f5 fc9f 	bl	80005f8 <__aeabi_dmul>
 800acba:	2200      	movs	r2, #0
 800acbc:	4b7a      	ldr	r3, [pc, #488]	; (800aea8 <__ieee754_rem_pio2+0x328>)
 800acbe:	f7f5 fae5 	bl	800028c <__adddf3>
 800acc2:	f7f5 ff49 	bl	8000b58 <__aeabi_d2iz>
 800acc6:	4605      	mov	r5, r0
 800acc8:	f7f5 fc2c 	bl	8000524 <__aeabi_i2d>
 800accc:	a364      	add	r3, pc, #400	; (adr r3, 800ae60 <__ieee754_rem_pio2+0x2e0>)
 800acce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acd6:	f7f5 fc8f 	bl	80005f8 <__aeabi_dmul>
 800acda:	4602      	mov	r2, r0
 800acdc:	460b      	mov	r3, r1
 800acde:	4630      	mov	r0, r6
 800ace0:	4639      	mov	r1, r7
 800ace2:	f7f5 fad1 	bl	8000288 <__aeabi_dsub>
 800ace6:	a360      	add	r3, pc, #384	; (adr r3, 800ae68 <__ieee754_rem_pio2+0x2e8>)
 800ace8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acec:	4682      	mov	sl, r0
 800acee:	468b      	mov	fp, r1
 800acf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acf4:	f7f5 fc80 	bl	80005f8 <__aeabi_dmul>
 800acf8:	2d1f      	cmp	r5, #31
 800acfa:	4606      	mov	r6, r0
 800acfc:	460f      	mov	r7, r1
 800acfe:	dc0c      	bgt.n	800ad1a <__ieee754_rem_pio2+0x19a>
 800ad00:	1e6a      	subs	r2, r5, #1
 800ad02:	4b6a      	ldr	r3, [pc, #424]	; (800aeac <__ieee754_rem_pio2+0x32c>)
 800ad04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad08:	4543      	cmp	r3, r8
 800ad0a:	d006      	beq.n	800ad1a <__ieee754_rem_pio2+0x19a>
 800ad0c:	4632      	mov	r2, r6
 800ad0e:	463b      	mov	r3, r7
 800ad10:	4650      	mov	r0, sl
 800ad12:	4659      	mov	r1, fp
 800ad14:	f7f5 fab8 	bl	8000288 <__aeabi_dsub>
 800ad18:	e00e      	b.n	800ad38 <__ieee754_rem_pio2+0x1b8>
 800ad1a:	4632      	mov	r2, r6
 800ad1c:	463b      	mov	r3, r7
 800ad1e:	4650      	mov	r0, sl
 800ad20:	4659      	mov	r1, fp
 800ad22:	f7f5 fab1 	bl	8000288 <__aeabi_dsub>
 800ad26:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ad2a:	9305      	str	r3, [sp, #20]
 800ad2c:	9a05      	ldr	r2, [sp, #20]
 800ad2e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ad32:	1ad3      	subs	r3, r2, r3
 800ad34:	2b10      	cmp	r3, #16
 800ad36:	dc02      	bgt.n	800ad3e <__ieee754_rem_pio2+0x1be>
 800ad38:	e9c4 0100 	strd	r0, r1, [r4]
 800ad3c:	e039      	b.n	800adb2 <__ieee754_rem_pio2+0x232>
 800ad3e:	a34c      	add	r3, pc, #304	; (adr r3, 800ae70 <__ieee754_rem_pio2+0x2f0>)
 800ad40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad48:	f7f5 fc56 	bl	80005f8 <__aeabi_dmul>
 800ad4c:	4606      	mov	r6, r0
 800ad4e:	460f      	mov	r7, r1
 800ad50:	4602      	mov	r2, r0
 800ad52:	460b      	mov	r3, r1
 800ad54:	4650      	mov	r0, sl
 800ad56:	4659      	mov	r1, fp
 800ad58:	f7f5 fa96 	bl	8000288 <__aeabi_dsub>
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	460b      	mov	r3, r1
 800ad60:	4680      	mov	r8, r0
 800ad62:	4689      	mov	r9, r1
 800ad64:	4650      	mov	r0, sl
 800ad66:	4659      	mov	r1, fp
 800ad68:	f7f5 fa8e 	bl	8000288 <__aeabi_dsub>
 800ad6c:	4632      	mov	r2, r6
 800ad6e:	463b      	mov	r3, r7
 800ad70:	f7f5 fa8a 	bl	8000288 <__aeabi_dsub>
 800ad74:	a340      	add	r3, pc, #256	; (adr r3, 800ae78 <__ieee754_rem_pio2+0x2f8>)
 800ad76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7a:	4606      	mov	r6, r0
 800ad7c:	460f      	mov	r7, r1
 800ad7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad82:	f7f5 fc39 	bl	80005f8 <__aeabi_dmul>
 800ad86:	4632      	mov	r2, r6
 800ad88:	463b      	mov	r3, r7
 800ad8a:	f7f5 fa7d 	bl	8000288 <__aeabi_dsub>
 800ad8e:	4602      	mov	r2, r0
 800ad90:	460b      	mov	r3, r1
 800ad92:	4606      	mov	r6, r0
 800ad94:	460f      	mov	r7, r1
 800ad96:	4640      	mov	r0, r8
 800ad98:	4649      	mov	r1, r9
 800ad9a:	f7f5 fa75 	bl	8000288 <__aeabi_dsub>
 800ad9e:	9a05      	ldr	r2, [sp, #20]
 800ada0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ada4:	1ad3      	subs	r3, r2, r3
 800ada6:	2b31      	cmp	r3, #49	; 0x31
 800ada8:	dc20      	bgt.n	800adec <__ieee754_rem_pio2+0x26c>
 800adaa:	e9c4 0100 	strd	r0, r1, [r4]
 800adae:	46c2      	mov	sl, r8
 800adb0:	46cb      	mov	fp, r9
 800adb2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800adb6:	4650      	mov	r0, sl
 800adb8:	4642      	mov	r2, r8
 800adba:	464b      	mov	r3, r9
 800adbc:	4659      	mov	r1, fp
 800adbe:	f7f5 fa63 	bl	8000288 <__aeabi_dsub>
 800adc2:	463b      	mov	r3, r7
 800adc4:	4632      	mov	r2, r6
 800adc6:	f7f5 fa5f 	bl	8000288 <__aeabi_dsub>
 800adca:	9b04      	ldr	r3, [sp, #16]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800add2:	f6bf af11 	bge.w	800abf8 <__ieee754_rem_pio2+0x78>
 800add6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800adda:	6063      	str	r3, [r4, #4]
 800addc:	f8c4 8000 	str.w	r8, [r4]
 800ade0:	60a0      	str	r0, [r4, #8]
 800ade2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ade6:	60e3      	str	r3, [r4, #12]
 800ade8:	426d      	negs	r5, r5
 800adea:	e705      	b.n	800abf8 <__ieee754_rem_pio2+0x78>
 800adec:	a326      	add	r3, pc, #152	; (adr r3, 800ae88 <__ieee754_rem_pio2+0x308>)
 800adee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adf6:	f7f5 fbff 	bl	80005f8 <__aeabi_dmul>
 800adfa:	4606      	mov	r6, r0
 800adfc:	460f      	mov	r7, r1
 800adfe:	4602      	mov	r2, r0
 800ae00:	460b      	mov	r3, r1
 800ae02:	4640      	mov	r0, r8
 800ae04:	4649      	mov	r1, r9
 800ae06:	f7f5 fa3f 	bl	8000288 <__aeabi_dsub>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	4682      	mov	sl, r0
 800ae10:	468b      	mov	fp, r1
 800ae12:	4640      	mov	r0, r8
 800ae14:	4649      	mov	r1, r9
 800ae16:	f7f5 fa37 	bl	8000288 <__aeabi_dsub>
 800ae1a:	4632      	mov	r2, r6
 800ae1c:	463b      	mov	r3, r7
 800ae1e:	f7f5 fa33 	bl	8000288 <__aeabi_dsub>
 800ae22:	a31b      	add	r3, pc, #108	; (adr r3, 800ae90 <__ieee754_rem_pio2+0x310>)
 800ae24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae28:	4606      	mov	r6, r0
 800ae2a:	460f      	mov	r7, r1
 800ae2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae30:	f7f5 fbe2 	bl	80005f8 <__aeabi_dmul>
 800ae34:	4632      	mov	r2, r6
 800ae36:	463b      	mov	r3, r7
 800ae38:	f7f5 fa26 	bl	8000288 <__aeabi_dsub>
 800ae3c:	4606      	mov	r6, r0
 800ae3e:	460f      	mov	r7, r1
 800ae40:	e764      	b.n	800ad0c <__ieee754_rem_pio2+0x18c>
 800ae42:	4b1b      	ldr	r3, [pc, #108]	; (800aeb0 <__ieee754_rem_pio2+0x330>)
 800ae44:	4598      	cmp	r8, r3
 800ae46:	dd35      	ble.n	800aeb4 <__ieee754_rem_pio2+0x334>
 800ae48:	ee10 2a10 	vmov	r2, s0
 800ae4c:	463b      	mov	r3, r7
 800ae4e:	4630      	mov	r0, r6
 800ae50:	4639      	mov	r1, r7
 800ae52:	f7f5 fa19 	bl	8000288 <__aeabi_dsub>
 800ae56:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ae5a:	e9c4 0100 	strd	r0, r1, [r4]
 800ae5e:	e6a1      	b.n	800aba4 <__ieee754_rem_pio2+0x24>
 800ae60:	54400000 	.word	0x54400000
 800ae64:	3ff921fb 	.word	0x3ff921fb
 800ae68:	1a626331 	.word	0x1a626331
 800ae6c:	3dd0b461 	.word	0x3dd0b461
 800ae70:	1a600000 	.word	0x1a600000
 800ae74:	3dd0b461 	.word	0x3dd0b461
 800ae78:	2e037073 	.word	0x2e037073
 800ae7c:	3ba3198a 	.word	0x3ba3198a
 800ae80:	6dc9c883 	.word	0x6dc9c883
 800ae84:	3fe45f30 	.word	0x3fe45f30
 800ae88:	2e000000 	.word	0x2e000000
 800ae8c:	3ba3198a 	.word	0x3ba3198a
 800ae90:	252049c1 	.word	0x252049c1
 800ae94:	397b839a 	.word	0x397b839a
 800ae98:	3fe921fb 	.word	0x3fe921fb
 800ae9c:	4002d97b 	.word	0x4002d97b
 800aea0:	3ff921fb 	.word	0x3ff921fb
 800aea4:	413921fb 	.word	0x413921fb
 800aea8:	3fe00000 	.word	0x3fe00000
 800aeac:	08010af0 	.word	0x08010af0
 800aeb0:	7fefffff 	.word	0x7fefffff
 800aeb4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800aeb8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800aebc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800aec0:	4630      	mov	r0, r6
 800aec2:	460f      	mov	r7, r1
 800aec4:	f7f5 fe48 	bl	8000b58 <__aeabi_d2iz>
 800aec8:	f7f5 fb2c 	bl	8000524 <__aeabi_i2d>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	4630      	mov	r0, r6
 800aed2:	4639      	mov	r1, r7
 800aed4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aed8:	f7f5 f9d6 	bl	8000288 <__aeabi_dsub>
 800aedc:	2200      	movs	r2, #0
 800aede:	4b1f      	ldr	r3, [pc, #124]	; (800af5c <__ieee754_rem_pio2+0x3dc>)
 800aee0:	f7f5 fb8a 	bl	80005f8 <__aeabi_dmul>
 800aee4:	460f      	mov	r7, r1
 800aee6:	4606      	mov	r6, r0
 800aee8:	f7f5 fe36 	bl	8000b58 <__aeabi_d2iz>
 800aeec:	f7f5 fb1a 	bl	8000524 <__aeabi_i2d>
 800aef0:	4602      	mov	r2, r0
 800aef2:	460b      	mov	r3, r1
 800aef4:	4630      	mov	r0, r6
 800aef6:	4639      	mov	r1, r7
 800aef8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aefc:	f7f5 f9c4 	bl	8000288 <__aeabi_dsub>
 800af00:	2200      	movs	r2, #0
 800af02:	4b16      	ldr	r3, [pc, #88]	; (800af5c <__ieee754_rem_pio2+0x3dc>)
 800af04:	f7f5 fb78 	bl	80005f8 <__aeabi_dmul>
 800af08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800af0c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800af10:	f04f 0803 	mov.w	r8, #3
 800af14:	2600      	movs	r6, #0
 800af16:	2700      	movs	r7, #0
 800af18:	4632      	mov	r2, r6
 800af1a:	463b      	mov	r3, r7
 800af1c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800af20:	f108 3aff 	add.w	sl, r8, #4294967295
 800af24:	f7f5 fdd0 	bl	8000ac8 <__aeabi_dcmpeq>
 800af28:	b9b0      	cbnz	r0, 800af58 <__ieee754_rem_pio2+0x3d8>
 800af2a:	4b0d      	ldr	r3, [pc, #52]	; (800af60 <__ieee754_rem_pio2+0x3e0>)
 800af2c:	9301      	str	r3, [sp, #4]
 800af2e:	2302      	movs	r3, #2
 800af30:	9300      	str	r3, [sp, #0]
 800af32:	462a      	mov	r2, r5
 800af34:	4643      	mov	r3, r8
 800af36:	4621      	mov	r1, r4
 800af38:	a806      	add	r0, sp, #24
 800af3a:	f000 fa09 	bl	800b350 <__kernel_rem_pio2>
 800af3e:	9b04      	ldr	r3, [sp, #16]
 800af40:	2b00      	cmp	r3, #0
 800af42:	4605      	mov	r5, r0
 800af44:	f6bf ae58 	bge.w	800abf8 <__ieee754_rem_pio2+0x78>
 800af48:	6863      	ldr	r3, [r4, #4]
 800af4a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800af4e:	6063      	str	r3, [r4, #4]
 800af50:	68e3      	ldr	r3, [r4, #12]
 800af52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800af56:	e746      	b.n	800ade6 <__ieee754_rem_pio2+0x266>
 800af58:	46d0      	mov	r8, sl
 800af5a:	e7dd      	b.n	800af18 <__ieee754_rem_pio2+0x398>
 800af5c:	41700000 	.word	0x41700000
 800af60:	08010b70 	.word	0x08010b70

0800af64 <__ieee754_rem_pio2f>:
 800af64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af66:	ee10 6a10 	vmov	r6, s0
 800af6a:	4b86      	ldr	r3, [pc, #536]	; (800b184 <__ieee754_rem_pio2f+0x220>)
 800af6c:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800af70:	429c      	cmp	r4, r3
 800af72:	b087      	sub	sp, #28
 800af74:	4605      	mov	r5, r0
 800af76:	dc05      	bgt.n	800af84 <__ieee754_rem_pio2f+0x20>
 800af78:	2300      	movs	r3, #0
 800af7a:	ed85 0a00 	vstr	s0, [r5]
 800af7e:	6043      	str	r3, [r0, #4]
 800af80:	2000      	movs	r0, #0
 800af82:	e020      	b.n	800afc6 <__ieee754_rem_pio2f+0x62>
 800af84:	4b80      	ldr	r3, [pc, #512]	; (800b188 <__ieee754_rem_pio2f+0x224>)
 800af86:	429c      	cmp	r4, r3
 800af88:	dc38      	bgt.n	800affc <__ieee754_rem_pio2f+0x98>
 800af8a:	2e00      	cmp	r6, #0
 800af8c:	f024 040f 	bic.w	r4, r4, #15
 800af90:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800b18c <__ieee754_rem_pio2f+0x228>
 800af94:	4b7e      	ldr	r3, [pc, #504]	; (800b190 <__ieee754_rem_pio2f+0x22c>)
 800af96:	dd18      	ble.n	800afca <__ieee754_rem_pio2f+0x66>
 800af98:	429c      	cmp	r4, r3
 800af9a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800af9e:	bf09      	itett	eq
 800afa0:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800b194 <__ieee754_rem_pio2f+0x230>
 800afa4:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800b198 <__ieee754_rem_pio2f+0x234>
 800afa8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800afac:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800b19c <__ieee754_rem_pio2f+0x238>
 800afb0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800afb4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800afb8:	edc0 6a00 	vstr	s13, [r0]
 800afbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800afc0:	edc0 7a01 	vstr	s15, [r0, #4]
 800afc4:	2001      	movs	r0, #1
 800afc6:	b007      	add	sp, #28
 800afc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afca:	429c      	cmp	r4, r3
 800afcc:	ee70 7a07 	vadd.f32	s15, s0, s14
 800afd0:	bf09      	itett	eq
 800afd2:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800b194 <__ieee754_rem_pio2f+0x230>
 800afd6:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800b198 <__ieee754_rem_pio2f+0x234>
 800afda:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800afde:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800b19c <__ieee754_rem_pio2f+0x238>
 800afe2:	ee77 6a87 	vadd.f32	s13, s15, s14
 800afe6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800afea:	edc0 6a00 	vstr	s13, [r0]
 800afee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aff2:	edc0 7a01 	vstr	s15, [r0, #4]
 800aff6:	f04f 30ff 	mov.w	r0, #4294967295
 800affa:	e7e4      	b.n	800afc6 <__ieee754_rem_pio2f+0x62>
 800affc:	4b68      	ldr	r3, [pc, #416]	; (800b1a0 <__ieee754_rem_pio2f+0x23c>)
 800affe:	429c      	cmp	r4, r3
 800b000:	dc71      	bgt.n	800b0e6 <__ieee754_rem_pio2f+0x182>
 800b002:	f001 f9cb 	bl	800c39c <fabsf>
 800b006:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800b1a4 <__ieee754_rem_pio2f+0x240>
 800b00a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b00e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b012:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b016:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800b01a:	ee17 0a90 	vmov	r0, s15
 800b01e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800b18c <__ieee754_rem_pio2f+0x228>
 800b022:	eeb1 7a46 	vneg.f32	s14, s12
 800b026:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b02a:	281f      	cmp	r0, #31
 800b02c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800b198 <__ieee754_rem_pio2f+0x234>
 800b030:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b034:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b038:	ee16 3a90 	vmov	r3, s13
 800b03c:	dc1c      	bgt.n	800b078 <__ieee754_rem_pio2f+0x114>
 800b03e:	1e47      	subs	r7, r0, #1
 800b040:	4959      	ldr	r1, [pc, #356]	; (800b1a8 <__ieee754_rem_pio2f+0x244>)
 800b042:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800b046:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800b04a:	428a      	cmp	r2, r1
 800b04c:	d014      	beq.n	800b078 <__ieee754_rem_pio2f+0x114>
 800b04e:	602b      	str	r3, [r5, #0]
 800b050:	ed95 7a00 	vldr	s14, [r5]
 800b054:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b058:	2e00      	cmp	r6, #0
 800b05a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b05e:	ed85 0a01 	vstr	s0, [r5, #4]
 800b062:	dab0      	bge.n	800afc6 <__ieee754_rem_pio2f+0x62>
 800b064:	eeb1 7a47 	vneg.f32	s14, s14
 800b068:	eeb1 0a40 	vneg.f32	s0, s0
 800b06c:	ed85 7a00 	vstr	s14, [r5]
 800b070:	ed85 0a01 	vstr	s0, [r5, #4]
 800b074:	4240      	negs	r0, r0
 800b076:	e7a6      	b.n	800afc6 <__ieee754_rem_pio2f+0x62>
 800b078:	15e4      	asrs	r4, r4, #23
 800b07a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b07e:	1aa2      	subs	r2, r4, r2
 800b080:	2a08      	cmp	r2, #8
 800b082:	dde4      	ble.n	800b04e <__ieee754_rem_pio2f+0xea>
 800b084:	eddf 7a43 	vldr	s15, [pc, #268]	; 800b194 <__ieee754_rem_pio2f+0x230>
 800b088:	eef0 6a40 	vmov.f32	s13, s0
 800b08c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b090:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b094:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b098:	eddf 7a40 	vldr	s15, [pc, #256]	; 800b19c <__ieee754_rem_pio2f+0x238>
 800b09c:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800b0a0:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800b0a4:	eef0 7a40 	vmov.f32	s15, s0
 800b0a8:	ee15 3a90 	vmov	r3, s11
 800b0ac:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b0b0:	1aa4      	subs	r4, r4, r2
 800b0b2:	2c19      	cmp	r4, #25
 800b0b4:	dc04      	bgt.n	800b0c0 <__ieee754_rem_pio2f+0x15c>
 800b0b6:	edc5 5a00 	vstr	s11, [r5]
 800b0ba:	eeb0 0a66 	vmov.f32	s0, s13
 800b0be:	e7c7      	b.n	800b050 <__ieee754_rem_pio2f+0xec>
 800b0c0:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800b1ac <__ieee754_rem_pio2f+0x248>
 800b0c4:	eeb0 0a66 	vmov.f32	s0, s13
 800b0c8:	eea7 0a25 	vfma.f32	s0, s14, s11
 800b0cc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b0d0:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b0d4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b1b0 <__ieee754_rem_pio2f+0x24c>
 800b0d8:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800b0dc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b0e0:	ed85 7a00 	vstr	s14, [r5]
 800b0e4:	e7b4      	b.n	800b050 <__ieee754_rem_pio2f+0xec>
 800b0e6:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b0ea:	db06      	blt.n	800b0fa <__ieee754_rem_pio2f+0x196>
 800b0ec:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b0f0:	edc0 7a01 	vstr	s15, [r0, #4]
 800b0f4:	edc0 7a00 	vstr	s15, [r0]
 800b0f8:	e742      	b.n	800af80 <__ieee754_rem_pio2f+0x1c>
 800b0fa:	15e2      	asrs	r2, r4, #23
 800b0fc:	3a86      	subs	r2, #134	; 0x86
 800b0fe:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800b102:	ee07 3a90 	vmov	s15, r3
 800b106:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b10a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800b1b4 <__ieee754_rem_pio2f+0x250>
 800b10e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b112:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b116:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b11a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b11e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b122:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b126:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b12a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b12e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b132:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b13a:	edcd 7a05 	vstr	s15, [sp, #20]
 800b13e:	d11e      	bne.n	800b17e <__ieee754_rem_pio2f+0x21a>
 800b140:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b148:	bf0c      	ite	eq
 800b14a:	2301      	moveq	r3, #1
 800b14c:	2302      	movne	r3, #2
 800b14e:	491a      	ldr	r1, [pc, #104]	; (800b1b8 <__ieee754_rem_pio2f+0x254>)
 800b150:	9101      	str	r1, [sp, #4]
 800b152:	2102      	movs	r1, #2
 800b154:	9100      	str	r1, [sp, #0]
 800b156:	a803      	add	r0, sp, #12
 800b158:	4629      	mov	r1, r5
 800b15a:	f000 fd51 	bl	800bc00 <__kernel_rem_pio2f>
 800b15e:	2e00      	cmp	r6, #0
 800b160:	f6bf af31 	bge.w	800afc6 <__ieee754_rem_pio2f+0x62>
 800b164:	edd5 7a00 	vldr	s15, [r5]
 800b168:	eef1 7a67 	vneg.f32	s15, s15
 800b16c:	edc5 7a00 	vstr	s15, [r5]
 800b170:	edd5 7a01 	vldr	s15, [r5, #4]
 800b174:	eef1 7a67 	vneg.f32	s15, s15
 800b178:	edc5 7a01 	vstr	s15, [r5, #4]
 800b17c:	e77a      	b.n	800b074 <__ieee754_rem_pio2f+0x110>
 800b17e:	2303      	movs	r3, #3
 800b180:	e7e5      	b.n	800b14e <__ieee754_rem_pio2f+0x1ea>
 800b182:	bf00      	nop
 800b184:	3f490fd8 	.word	0x3f490fd8
 800b188:	4016cbe3 	.word	0x4016cbe3
 800b18c:	3fc90f80 	.word	0x3fc90f80
 800b190:	3fc90fd0 	.word	0x3fc90fd0
 800b194:	37354400 	.word	0x37354400
 800b198:	37354443 	.word	0x37354443
 800b19c:	2e85a308 	.word	0x2e85a308
 800b1a0:	43490f80 	.word	0x43490f80
 800b1a4:	3f22f984 	.word	0x3f22f984
 800b1a8:	08010c78 	.word	0x08010c78
 800b1ac:	2e85a300 	.word	0x2e85a300
 800b1b0:	248d3132 	.word	0x248d3132
 800b1b4:	43800000 	.word	0x43800000
 800b1b8:	08010cf8 	.word	0x08010cf8
 800b1bc:	00000000 	.word	0x00000000

0800b1c0 <__kernel_cos>:
 800b1c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c4:	ec59 8b10 	vmov	r8, r9, d0
 800b1c8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800b1cc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800b1d0:	ed2d 8b02 	vpush	{d8}
 800b1d4:	eeb0 8a41 	vmov.f32	s16, s2
 800b1d8:	eef0 8a61 	vmov.f32	s17, s3
 800b1dc:	da07      	bge.n	800b1ee <__kernel_cos+0x2e>
 800b1de:	ee10 0a10 	vmov	r0, s0
 800b1e2:	4649      	mov	r1, r9
 800b1e4:	f7f5 fcb8 	bl	8000b58 <__aeabi_d2iz>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	f000 8089 	beq.w	800b300 <__kernel_cos+0x140>
 800b1ee:	4642      	mov	r2, r8
 800b1f0:	464b      	mov	r3, r9
 800b1f2:	4640      	mov	r0, r8
 800b1f4:	4649      	mov	r1, r9
 800b1f6:	f7f5 f9ff 	bl	80005f8 <__aeabi_dmul>
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	4b4e      	ldr	r3, [pc, #312]	; (800b338 <__kernel_cos+0x178>)
 800b1fe:	4604      	mov	r4, r0
 800b200:	460d      	mov	r5, r1
 800b202:	f7f5 f9f9 	bl	80005f8 <__aeabi_dmul>
 800b206:	a340      	add	r3, pc, #256	; (adr r3, 800b308 <__kernel_cos+0x148>)
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	4682      	mov	sl, r0
 800b20e:	468b      	mov	fp, r1
 800b210:	4620      	mov	r0, r4
 800b212:	4629      	mov	r1, r5
 800b214:	f7f5 f9f0 	bl	80005f8 <__aeabi_dmul>
 800b218:	a33d      	add	r3, pc, #244	; (adr r3, 800b310 <__kernel_cos+0x150>)
 800b21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21e:	f7f5 f835 	bl	800028c <__adddf3>
 800b222:	4622      	mov	r2, r4
 800b224:	462b      	mov	r3, r5
 800b226:	f7f5 f9e7 	bl	80005f8 <__aeabi_dmul>
 800b22a:	a33b      	add	r3, pc, #236	; (adr r3, 800b318 <__kernel_cos+0x158>)
 800b22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b230:	f7f5 f82a 	bl	8000288 <__aeabi_dsub>
 800b234:	4622      	mov	r2, r4
 800b236:	462b      	mov	r3, r5
 800b238:	f7f5 f9de 	bl	80005f8 <__aeabi_dmul>
 800b23c:	a338      	add	r3, pc, #224	; (adr r3, 800b320 <__kernel_cos+0x160>)
 800b23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b242:	f7f5 f823 	bl	800028c <__adddf3>
 800b246:	4622      	mov	r2, r4
 800b248:	462b      	mov	r3, r5
 800b24a:	f7f5 f9d5 	bl	80005f8 <__aeabi_dmul>
 800b24e:	a336      	add	r3, pc, #216	; (adr r3, 800b328 <__kernel_cos+0x168>)
 800b250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b254:	f7f5 f818 	bl	8000288 <__aeabi_dsub>
 800b258:	4622      	mov	r2, r4
 800b25a:	462b      	mov	r3, r5
 800b25c:	f7f5 f9cc 	bl	80005f8 <__aeabi_dmul>
 800b260:	a333      	add	r3, pc, #204	; (adr r3, 800b330 <__kernel_cos+0x170>)
 800b262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b266:	f7f5 f811 	bl	800028c <__adddf3>
 800b26a:	4622      	mov	r2, r4
 800b26c:	462b      	mov	r3, r5
 800b26e:	f7f5 f9c3 	bl	80005f8 <__aeabi_dmul>
 800b272:	4622      	mov	r2, r4
 800b274:	462b      	mov	r3, r5
 800b276:	f7f5 f9bf 	bl	80005f8 <__aeabi_dmul>
 800b27a:	ec53 2b18 	vmov	r2, r3, d8
 800b27e:	4604      	mov	r4, r0
 800b280:	460d      	mov	r5, r1
 800b282:	4640      	mov	r0, r8
 800b284:	4649      	mov	r1, r9
 800b286:	f7f5 f9b7 	bl	80005f8 <__aeabi_dmul>
 800b28a:	460b      	mov	r3, r1
 800b28c:	4602      	mov	r2, r0
 800b28e:	4629      	mov	r1, r5
 800b290:	4620      	mov	r0, r4
 800b292:	f7f4 fff9 	bl	8000288 <__aeabi_dsub>
 800b296:	4b29      	ldr	r3, [pc, #164]	; (800b33c <__kernel_cos+0x17c>)
 800b298:	429e      	cmp	r6, r3
 800b29a:	4680      	mov	r8, r0
 800b29c:	4689      	mov	r9, r1
 800b29e:	dc11      	bgt.n	800b2c4 <__kernel_cos+0x104>
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	460b      	mov	r3, r1
 800b2a4:	4650      	mov	r0, sl
 800b2a6:	4659      	mov	r1, fp
 800b2a8:	f7f4 ffee 	bl	8000288 <__aeabi_dsub>
 800b2ac:	460b      	mov	r3, r1
 800b2ae:	4924      	ldr	r1, [pc, #144]	; (800b340 <__kernel_cos+0x180>)
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	f7f4 ffe8 	bl	8000288 <__aeabi_dsub>
 800b2b8:	ecbd 8b02 	vpop	{d8}
 800b2bc:	ec41 0b10 	vmov	d0, r0, r1
 800b2c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2c4:	4b1f      	ldr	r3, [pc, #124]	; (800b344 <__kernel_cos+0x184>)
 800b2c6:	491e      	ldr	r1, [pc, #120]	; (800b340 <__kernel_cos+0x180>)
 800b2c8:	429e      	cmp	r6, r3
 800b2ca:	bfcc      	ite	gt
 800b2cc:	4d1e      	ldrgt	r5, [pc, #120]	; (800b348 <__kernel_cos+0x188>)
 800b2ce:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800b2d2:	2400      	movs	r4, #0
 800b2d4:	4622      	mov	r2, r4
 800b2d6:	462b      	mov	r3, r5
 800b2d8:	2000      	movs	r0, #0
 800b2da:	f7f4 ffd5 	bl	8000288 <__aeabi_dsub>
 800b2de:	4622      	mov	r2, r4
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	460f      	mov	r7, r1
 800b2e4:	462b      	mov	r3, r5
 800b2e6:	4650      	mov	r0, sl
 800b2e8:	4659      	mov	r1, fp
 800b2ea:	f7f4 ffcd 	bl	8000288 <__aeabi_dsub>
 800b2ee:	4642      	mov	r2, r8
 800b2f0:	464b      	mov	r3, r9
 800b2f2:	f7f4 ffc9 	bl	8000288 <__aeabi_dsub>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	4630      	mov	r0, r6
 800b2fc:	4639      	mov	r1, r7
 800b2fe:	e7d9      	b.n	800b2b4 <__kernel_cos+0xf4>
 800b300:	2000      	movs	r0, #0
 800b302:	490f      	ldr	r1, [pc, #60]	; (800b340 <__kernel_cos+0x180>)
 800b304:	e7d8      	b.n	800b2b8 <__kernel_cos+0xf8>
 800b306:	bf00      	nop
 800b308:	be8838d4 	.word	0xbe8838d4
 800b30c:	bda8fae9 	.word	0xbda8fae9
 800b310:	bdb4b1c4 	.word	0xbdb4b1c4
 800b314:	3e21ee9e 	.word	0x3e21ee9e
 800b318:	809c52ad 	.word	0x809c52ad
 800b31c:	3e927e4f 	.word	0x3e927e4f
 800b320:	19cb1590 	.word	0x19cb1590
 800b324:	3efa01a0 	.word	0x3efa01a0
 800b328:	16c15177 	.word	0x16c15177
 800b32c:	3f56c16c 	.word	0x3f56c16c
 800b330:	5555554c 	.word	0x5555554c
 800b334:	3fa55555 	.word	0x3fa55555
 800b338:	3fe00000 	.word	0x3fe00000
 800b33c:	3fd33332 	.word	0x3fd33332
 800b340:	3ff00000 	.word	0x3ff00000
 800b344:	3fe90000 	.word	0x3fe90000
 800b348:	3fd20000 	.word	0x3fd20000
 800b34c:	00000000 	.word	0x00000000

0800b350 <__kernel_rem_pio2>:
 800b350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b354:	ed2d 8b02 	vpush	{d8}
 800b358:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800b35c:	1ed4      	subs	r4, r2, #3
 800b35e:	9308      	str	r3, [sp, #32]
 800b360:	9101      	str	r1, [sp, #4]
 800b362:	4bc5      	ldr	r3, [pc, #788]	; (800b678 <__kernel_rem_pio2+0x328>)
 800b364:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800b366:	9009      	str	r0, [sp, #36]	; 0x24
 800b368:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b36c:	9304      	str	r3, [sp, #16]
 800b36e:	9b08      	ldr	r3, [sp, #32]
 800b370:	3b01      	subs	r3, #1
 800b372:	9307      	str	r3, [sp, #28]
 800b374:	2318      	movs	r3, #24
 800b376:	fb94 f4f3 	sdiv	r4, r4, r3
 800b37a:	f06f 0317 	mvn.w	r3, #23
 800b37e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800b382:	fb04 3303 	mla	r3, r4, r3, r3
 800b386:	eb03 0a02 	add.w	sl, r3, r2
 800b38a:	9b04      	ldr	r3, [sp, #16]
 800b38c:	9a07      	ldr	r2, [sp, #28]
 800b38e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800b668 <__kernel_rem_pio2+0x318>
 800b392:	eb03 0802 	add.w	r8, r3, r2
 800b396:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b398:	1aa7      	subs	r7, r4, r2
 800b39a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b39e:	ae22      	add	r6, sp, #136	; 0x88
 800b3a0:	2500      	movs	r5, #0
 800b3a2:	4545      	cmp	r5, r8
 800b3a4:	dd13      	ble.n	800b3ce <__kernel_rem_pio2+0x7e>
 800b3a6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800b668 <__kernel_rem_pio2+0x318>
 800b3aa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800b3ae:	2600      	movs	r6, #0
 800b3b0:	9b04      	ldr	r3, [sp, #16]
 800b3b2:	429e      	cmp	r6, r3
 800b3b4:	dc32      	bgt.n	800b41c <__kernel_rem_pio2+0xcc>
 800b3b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3b8:	9302      	str	r3, [sp, #8]
 800b3ba:	9b08      	ldr	r3, [sp, #32]
 800b3bc:	199d      	adds	r5, r3, r6
 800b3be:	ab22      	add	r3, sp, #136	; 0x88
 800b3c0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b3c4:	9306      	str	r3, [sp, #24]
 800b3c6:	ec59 8b18 	vmov	r8, r9, d8
 800b3ca:	2700      	movs	r7, #0
 800b3cc:	e01f      	b.n	800b40e <__kernel_rem_pio2+0xbe>
 800b3ce:	42ef      	cmn	r7, r5
 800b3d0:	d407      	bmi.n	800b3e2 <__kernel_rem_pio2+0x92>
 800b3d2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b3d6:	f7f5 f8a5 	bl	8000524 <__aeabi_i2d>
 800b3da:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b3de:	3501      	adds	r5, #1
 800b3e0:	e7df      	b.n	800b3a2 <__kernel_rem_pio2+0x52>
 800b3e2:	ec51 0b18 	vmov	r0, r1, d8
 800b3e6:	e7f8      	b.n	800b3da <__kernel_rem_pio2+0x8a>
 800b3e8:	9906      	ldr	r1, [sp, #24]
 800b3ea:	9d02      	ldr	r5, [sp, #8]
 800b3ec:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800b3f0:	9106      	str	r1, [sp, #24]
 800b3f2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800b3f6:	9502      	str	r5, [sp, #8]
 800b3f8:	f7f5 f8fe 	bl	80005f8 <__aeabi_dmul>
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	460b      	mov	r3, r1
 800b400:	4640      	mov	r0, r8
 800b402:	4649      	mov	r1, r9
 800b404:	f7f4 ff42 	bl	800028c <__adddf3>
 800b408:	3701      	adds	r7, #1
 800b40a:	4680      	mov	r8, r0
 800b40c:	4689      	mov	r9, r1
 800b40e:	9b07      	ldr	r3, [sp, #28]
 800b410:	429f      	cmp	r7, r3
 800b412:	dde9      	ble.n	800b3e8 <__kernel_rem_pio2+0x98>
 800b414:	e8eb 8902 	strd	r8, r9, [fp], #8
 800b418:	3601      	adds	r6, #1
 800b41a:	e7c9      	b.n	800b3b0 <__kernel_rem_pio2+0x60>
 800b41c:	9b04      	ldr	r3, [sp, #16]
 800b41e:	aa0e      	add	r2, sp, #56	; 0x38
 800b420:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b424:	930c      	str	r3, [sp, #48]	; 0x30
 800b426:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b428:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b42c:	9c04      	ldr	r4, [sp, #16]
 800b42e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b430:	ab9a      	add	r3, sp, #616	; 0x268
 800b432:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800b436:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b43a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b43e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800b442:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800b446:	ab9a      	add	r3, sp, #616	; 0x268
 800b448:	445b      	add	r3, fp
 800b44a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800b44e:	2500      	movs	r5, #0
 800b450:	1b63      	subs	r3, r4, r5
 800b452:	2b00      	cmp	r3, #0
 800b454:	dc78      	bgt.n	800b548 <__kernel_rem_pio2+0x1f8>
 800b456:	4650      	mov	r0, sl
 800b458:	ec49 8b10 	vmov	d0, r8, r9
 800b45c:	f000 ff28 	bl	800c2b0 <scalbn>
 800b460:	ec57 6b10 	vmov	r6, r7, d0
 800b464:	2200      	movs	r2, #0
 800b466:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b46a:	ee10 0a10 	vmov	r0, s0
 800b46e:	4639      	mov	r1, r7
 800b470:	f7f5 f8c2 	bl	80005f8 <__aeabi_dmul>
 800b474:	ec41 0b10 	vmov	d0, r0, r1
 800b478:	f000 fe96 	bl	800c1a8 <floor>
 800b47c:	2200      	movs	r2, #0
 800b47e:	ec51 0b10 	vmov	r0, r1, d0
 800b482:	4b7e      	ldr	r3, [pc, #504]	; (800b67c <__kernel_rem_pio2+0x32c>)
 800b484:	f7f5 f8b8 	bl	80005f8 <__aeabi_dmul>
 800b488:	4602      	mov	r2, r0
 800b48a:	460b      	mov	r3, r1
 800b48c:	4630      	mov	r0, r6
 800b48e:	4639      	mov	r1, r7
 800b490:	f7f4 fefa 	bl	8000288 <__aeabi_dsub>
 800b494:	460f      	mov	r7, r1
 800b496:	4606      	mov	r6, r0
 800b498:	f7f5 fb5e 	bl	8000b58 <__aeabi_d2iz>
 800b49c:	9006      	str	r0, [sp, #24]
 800b49e:	f7f5 f841 	bl	8000524 <__aeabi_i2d>
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	4630      	mov	r0, r6
 800b4a8:	4639      	mov	r1, r7
 800b4aa:	f7f4 feed 	bl	8000288 <__aeabi_dsub>
 800b4ae:	f1ba 0f00 	cmp.w	sl, #0
 800b4b2:	4606      	mov	r6, r0
 800b4b4:	460f      	mov	r7, r1
 800b4b6:	dd6c      	ble.n	800b592 <__kernel_rem_pio2+0x242>
 800b4b8:	1e62      	subs	r2, r4, #1
 800b4ba:	ab0e      	add	r3, sp, #56	; 0x38
 800b4bc:	f1ca 0118 	rsb	r1, sl, #24
 800b4c0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b4c4:	9d06      	ldr	r5, [sp, #24]
 800b4c6:	fa40 f301 	asr.w	r3, r0, r1
 800b4ca:	441d      	add	r5, r3
 800b4cc:	408b      	lsls	r3, r1
 800b4ce:	1ac0      	subs	r0, r0, r3
 800b4d0:	ab0e      	add	r3, sp, #56	; 0x38
 800b4d2:	9506      	str	r5, [sp, #24]
 800b4d4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b4d8:	f1ca 0317 	rsb	r3, sl, #23
 800b4dc:	fa40 f303 	asr.w	r3, r0, r3
 800b4e0:	9302      	str	r3, [sp, #8]
 800b4e2:	9b02      	ldr	r3, [sp, #8]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	dd62      	ble.n	800b5ae <__kernel_rem_pio2+0x25e>
 800b4e8:	9b06      	ldr	r3, [sp, #24]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	9306      	str	r3, [sp, #24]
 800b4f0:	4615      	mov	r5, r2
 800b4f2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b4f6:	4294      	cmp	r4, r2
 800b4f8:	f300 8095 	bgt.w	800b626 <__kernel_rem_pio2+0x2d6>
 800b4fc:	f1ba 0f00 	cmp.w	sl, #0
 800b500:	dd07      	ble.n	800b512 <__kernel_rem_pio2+0x1c2>
 800b502:	f1ba 0f01 	cmp.w	sl, #1
 800b506:	f000 80a2 	beq.w	800b64e <__kernel_rem_pio2+0x2fe>
 800b50a:	f1ba 0f02 	cmp.w	sl, #2
 800b50e:	f000 80c1 	beq.w	800b694 <__kernel_rem_pio2+0x344>
 800b512:	9b02      	ldr	r3, [sp, #8]
 800b514:	2b02      	cmp	r3, #2
 800b516:	d14a      	bne.n	800b5ae <__kernel_rem_pio2+0x25e>
 800b518:	4632      	mov	r2, r6
 800b51a:	463b      	mov	r3, r7
 800b51c:	2000      	movs	r0, #0
 800b51e:	4958      	ldr	r1, [pc, #352]	; (800b680 <__kernel_rem_pio2+0x330>)
 800b520:	f7f4 feb2 	bl	8000288 <__aeabi_dsub>
 800b524:	4606      	mov	r6, r0
 800b526:	460f      	mov	r7, r1
 800b528:	2d00      	cmp	r5, #0
 800b52a:	d040      	beq.n	800b5ae <__kernel_rem_pio2+0x25e>
 800b52c:	4650      	mov	r0, sl
 800b52e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800b670 <__kernel_rem_pio2+0x320>
 800b532:	f000 febd 	bl	800c2b0 <scalbn>
 800b536:	4630      	mov	r0, r6
 800b538:	4639      	mov	r1, r7
 800b53a:	ec53 2b10 	vmov	r2, r3, d0
 800b53e:	f7f4 fea3 	bl	8000288 <__aeabi_dsub>
 800b542:	4606      	mov	r6, r0
 800b544:	460f      	mov	r7, r1
 800b546:	e032      	b.n	800b5ae <__kernel_rem_pio2+0x25e>
 800b548:	2200      	movs	r2, #0
 800b54a:	4b4e      	ldr	r3, [pc, #312]	; (800b684 <__kernel_rem_pio2+0x334>)
 800b54c:	4640      	mov	r0, r8
 800b54e:	4649      	mov	r1, r9
 800b550:	f7f5 f852 	bl	80005f8 <__aeabi_dmul>
 800b554:	f7f5 fb00 	bl	8000b58 <__aeabi_d2iz>
 800b558:	f7f4 ffe4 	bl	8000524 <__aeabi_i2d>
 800b55c:	2200      	movs	r2, #0
 800b55e:	4b4a      	ldr	r3, [pc, #296]	; (800b688 <__kernel_rem_pio2+0x338>)
 800b560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b564:	f7f5 f848 	bl	80005f8 <__aeabi_dmul>
 800b568:	4602      	mov	r2, r0
 800b56a:	460b      	mov	r3, r1
 800b56c:	4640      	mov	r0, r8
 800b56e:	4649      	mov	r1, r9
 800b570:	f7f4 fe8a 	bl	8000288 <__aeabi_dsub>
 800b574:	f7f5 faf0 	bl	8000b58 <__aeabi_d2iz>
 800b578:	ab0e      	add	r3, sp, #56	; 0x38
 800b57a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800b57e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800b582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b586:	f7f4 fe81 	bl	800028c <__adddf3>
 800b58a:	3501      	adds	r5, #1
 800b58c:	4680      	mov	r8, r0
 800b58e:	4689      	mov	r9, r1
 800b590:	e75e      	b.n	800b450 <__kernel_rem_pio2+0x100>
 800b592:	d105      	bne.n	800b5a0 <__kernel_rem_pio2+0x250>
 800b594:	1e63      	subs	r3, r4, #1
 800b596:	aa0e      	add	r2, sp, #56	; 0x38
 800b598:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b59c:	15c3      	asrs	r3, r0, #23
 800b59e:	e79f      	b.n	800b4e0 <__kernel_rem_pio2+0x190>
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	4b3a      	ldr	r3, [pc, #232]	; (800b68c <__kernel_rem_pio2+0x33c>)
 800b5a4:	f7f5 faae 	bl	8000b04 <__aeabi_dcmpge>
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d139      	bne.n	800b620 <__kernel_rem_pio2+0x2d0>
 800b5ac:	9002      	str	r0, [sp, #8]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	4639      	mov	r1, r7
 800b5b6:	f7f5 fa87 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	f000 80c7 	beq.w	800b74e <__kernel_rem_pio2+0x3fe>
 800b5c0:	1e65      	subs	r5, r4, #1
 800b5c2:	462b      	mov	r3, r5
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	9904      	ldr	r1, [sp, #16]
 800b5c8:	428b      	cmp	r3, r1
 800b5ca:	da6a      	bge.n	800b6a2 <__kernel_rem_pio2+0x352>
 800b5cc:	2a00      	cmp	r2, #0
 800b5ce:	f000 8088 	beq.w	800b6e2 <__kernel_rem_pio2+0x392>
 800b5d2:	ab0e      	add	r3, sp, #56	; 0x38
 800b5d4:	f1aa 0a18 	sub.w	sl, sl, #24
 800b5d8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	f000 80b4 	beq.w	800b74a <__kernel_rem_pio2+0x3fa>
 800b5e2:	4650      	mov	r0, sl
 800b5e4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800b670 <__kernel_rem_pio2+0x320>
 800b5e8:	f000 fe62 	bl	800c2b0 <scalbn>
 800b5ec:	00ec      	lsls	r4, r5, #3
 800b5ee:	ab72      	add	r3, sp, #456	; 0x1c8
 800b5f0:	191e      	adds	r6, r3, r4
 800b5f2:	ec59 8b10 	vmov	r8, r9, d0
 800b5f6:	f106 0a08 	add.w	sl, r6, #8
 800b5fa:	462f      	mov	r7, r5
 800b5fc:	2f00      	cmp	r7, #0
 800b5fe:	f280 80df 	bge.w	800b7c0 <__kernel_rem_pio2+0x470>
 800b602:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800b668 <__kernel_rem_pio2+0x318>
 800b606:	f04f 0a00 	mov.w	sl, #0
 800b60a:	eba5 030a 	sub.w	r3, r5, sl
 800b60e:	2b00      	cmp	r3, #0
 800b610:	f2c0 810a 	blt.w	800b828 <__kernel_rem_pio2+0x4d8>
 800b614:	f8df b078 	ldr.w	fp, [pc, #120]	; 800b690 <__kernel_rem_pio2+0x340>
 800b618:	ec59 8b18 	vmov	r8, r9, d8
 800b61c:	2700      	movs	r7, #0
 800b61e:	e0f5      	b.n	800b80c <__kernel_rem_pio2+0x4bc>
 800b620:	2302      	movs	r3, #2
 800b622:	9302      	str	r3, [sp, #8]
 800b624:	e760      	b.n	800b4e8 <__kernel_rem_pio2+0x198>
 800b626:	ab0e      	add	r3, sp, #56	; 0x38
 800b628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b62c:	b94d      	cbnz	r5, 800b642 <__kernel_rem_pio2+0x2f2>
 800b62e:	b12b      	cbz	r3, 800b63c <__kernel_rem_pio2+0x2ec>
 800b630:	a80e      	add	r0, sp, #56	; 0x38
 800b632:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b636:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b63a:	2301      	movs	r3, #1
 800b63c:	3201      	adds	r2, #1
 800b63e:	461d      	mov	r5, r3
 800b640:	e759      	b.n	800b4f6 <__kernel_rem_pio2+0x1a6>
 800b642:	a80e      	add	r0, sp, #56	; 0x38
 800b644:	1acb      	subs	r3, r1, r3
 800b646:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b64a:	462b      	mov	r3, r5
 800b64c:	e7f6      	b.n	800b63c <__kernel_rem_pio2+0x2ec>
 800b64e:	1e62      	subs	r2, r4, #1
 800b650:	ab0e      	add	r3, sp, #56	; 0x38
 800b652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b656:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b65a:	a90e      	add	r1, sp, #56	; 0x38
 800b65c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b660:	e757      	b.n	800b512 <__kernel_rem_pio2+0x1c2>
 800b662:	bf00      	nop
 800b664:	f3af 8000 	nop.w
	...
 800b674:	3ff00000 	.word	0x3ff00000
 800b678:	08011050 	.word	0x08011050
 800b67c:	40200000 	.word	0x40200000
 800b680:	3ff00000 	.word	0x3ff00000
 800b684:	3e700000 	.word	0x3e700000
 800b688:	41700000 	.word	0x41700000
 800b68c:	3fe00000 	.word	0x3fe00000
 800b690:	08011010 	.word	0x08011010
 800b694:	1e62      	subs	r2, r4, #1
 800b696:	ab0e      	add	r3, sp, #56	; 0x38
 800b698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b69c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b6a0:	e7db      	b.n	800b65a <__kernel_rem_pio2+0x30a>
 800b6a2:	a90e      	add	r1, sp, #56	; 0x38
 800b6a4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	430a      	orrs	r2, r1
 800b6ac:	e78b      	b.n	800b5c6 <__kernel_rem_pio2+0x276>
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b6b4:	2900      	cmp	r1, #0
 800b6b6:	d0fa      	beq.n	800b6ae <__kernel_rem_pio2+0x35e>
 800b6b8:	9a08      	ldr	r2, [sp, #32]
 800b6ba:	4422      	add	r2, r4
 800b6bc:	00d2      	lsls	r2, r2, #3
 800b6be:	a922      	add	r1, sp, #136	; 0x88
 800b6c0:	18e3      	adds	r3, r4, r3
 800b6c2:	9206      	str	r2, [sp, #24]
 800b6c4:	440a      	add	r2, r1
 800b6c6:	9302      	str	r3, [sp, #8]
 800b6c8:	f10b 0108 	add.w	r1, fp, #8
 800b6cc:	f102 0308 	add.w	r3, r2, #8
 800b6d0:	1c66      	adds	r6, r4, #1
 800b6d2:	910a      	str	r1, [sp, #40]	; 0x28
 800b6d4:	2500      	movs	r5, #0
 800b6d6:	930d      	str	r3, [sp, #52]	; 0x34
 800b6d8:	9b02      	ldr	r3, [sp, #8]
 800b6da:	42b3      	cmp	r3, r6
 800b6dc:	da04      	bge.n	800b6e8 <__kernel_rem_pio2+0x398>
 800b6de:	461c      	mov	r4, r3
 800b6e0:	e6a6      	b.n	800b430 <__kernel_rem_pio2+0xe0>
 800b6e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e7e3      	b.n	800b6b0 <__kernel_rem_pio2+0x360>
 800b6e8:	9b06      	ldr	r3, [sp, #24]
 800b6ea:	18ef      	adds	r7, r5, r3
 800b6ec:	ab22      	add	r3, sp, #136	; 0x88
 800b6ee:	441f      	add	r7, r3
 800b6f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6f2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b6f6:	f7f4 ff15 	bl	8000524 <__aeabi_i2d>
 800b6fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6fc:	461c      	mov	r4, r3
 800b6fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b700:	e9c7 0100 	strd	r0, r1, [r7]
 800b704:	eb03 0b05 	add.w	fp, r3, r5
 800b708:	2700      	movs	r7, #0
 800b70a:	f04f 0800 	mov.w	r8, #0
 800b70e:	f04f 0900 	mov.w	r9, #0
 800b712:	9b07      	ldr	r3, [sp, #28]
 800b714:	429f      	cmp	r7, r3
 800b716:	dd08      	ble.n	800b72a <__kernel_rem_pio2+0x3da>
 800b718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b71a:	aa72      	add	r2, sp, #456	; 0x1c8
 800b71c:	18eb      	adds	r3, r5, r3
 800b71e:	4413      	add	r3, r2
 800b720:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800b724:	3601      	adds	r6, #1
 800b726:	3508      	adds	r5, #8
 800b728:	e7d6      	b.n	800b6d8 <__kernel_rem_pio2+0x388>
 800b72a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b72e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b732:	f7f4 ff61 	bl	80005f8 <__aeabi_dmul>
 800b736:	4602      	mov	r2, r0
 800b738:	460b      	mov	r3, r1
 800b73a:	4640      	mov	r0, r8
 800b73c:	4649      	mov	r1, r9
 800b73e:	f7f4 fda5 	bl	800028c <__adddf3>
 800b742:	3701      	adds	r7, #1
 800b744:	4680      	mov	r8, r0
 800b746:	4689      	mov	r9, r1
 800b748:	e7e3      	b.n	800b712 <__kernel_rem_pio2+0x3c2>
 800b74a:	3d01      	subs	r5, #1
 800b74c:	e741      	b.n	800b5d2 <__kernel_rem_pio2+0x282>
 800b74e:	f1ca 0000 	rsb	r0, sl, #0
 800b752:	ec47 6b10 	vmov	d0, r6, r7
 800b756:	f000 fdab 	bl	800c2b0 <scalbn>
 800b75a:	ec57 6b10 	vmov	r6, r7, d0
 800b75e:	2200      	movs	r2, #0
 800b760:	4b99      	ldr	r3, [pc, #612]	; (800b9c8 <__kernel_rem_pio2+0x678>)
 800b762:	ee10 0a10 	vmov	r0, s0
 800b766:	4639      	mov	r1, r7
 800b768:	f7f5 f9cc 	bl	8000b04 <__aeabi_dcmpge>
 800b76c:	b1f8      	cbz	r0, 800b7ae <__kernel_rem_pio2+0x45e>
 800b76e:	2200      	movs	r2, #0
 800b770:	4b96      	ldr	r3, [pc, #600]	; (800b9cc <__kernel_rem_pio2+0x67c>)
 800b772:	4630      	mov	r0, r6
 800b774:	4639      	mov	r1, r7
 800b776:	f7f4 ff3f 	bl	80005f8 <__aeabi_dmul>
 800b77a:	f7f5 f9ed 	bl	8000b58 <__aeabi_d2iz>
 800b77e:	4680      	mov	r8, r0
 800b780:	f7f4 fed0 	bl	8000524 <__aeabi_i2d>
 800b784:	2200      	movs	r2, #0
 800b786:	4b90      	ldr	r3, [pc, #576]	; (800b9c8 <__kernel_rem_pio2+0x678>)
 800b788:	f7f4 ff36 	bl	80005f8 <__aeabi_dmul>
 800b78c:	460b      	mov	r3, r1
 800b78e:	4602      	mov	r2, r0
 800b790:	4639      	mov	r1, r7
 800b792:	4630      	mov	r0, r6
 800b794:	f7f4 fd78 	bl	8000288 <__aeabi_dsub>
 800b798:	f7f5 f9de 	bl	8000b58 <__aeabi_d2iz>
 800b79c:	1c65      	adds	r5, r4, #1
 800b79e:	ab0e      	add	r3, sp, #56	; 0x38
 800b7a0:	f10a 0a18 	add.w	sl, sl, #24
 800b7a4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b7a8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b7ac:	e719      	b.n	800b5e2 <__kernel_rem_pio2+0x292>
 800b7ae:	4630      	mov	r0, r6
 800b7b0:	4639      	mov	r1, r7
 800b7b2:	f7f5 f9d1 	bl	8000b58 <__aeabi_d2iz>
 800b7b6:	ab0e      	add	r3, sp, #56	; 0x38
 800b7b8:	4625      	mov	r5, r4
 800b7ba:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b7be:	e710      	b.n	800b5e2 <__kernel_rem_pio2+0x292>
 800b7c0:	ab0e      	add	r3, sp, #56	; 0x38
 800b7c2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b7c6:	f7f4 fead 	bl	8000524 <__aeabi_i2d>
 800b7ca:	4642      	mov	r2, r8
 800b7cc:	464b      	mov	r3, r9
 800b7ce:	f7f4 ff13 	bl	80005f8 <__aeabi_dmul>
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800b7d8:	4b7c      	ldr	r3, [pc, #496]	; (800b9cc <__kernel_rem_pio2+0x67c>)
 800b7da:	4640      	mov	r0, r8
 800b7dc:	4649      	mov	r1, r9
 800b7de:	f7f4 ff0b 	bl	80005f8 <__aeabi_dmul>
 800b7e2:	3f01      	subs	r7, #1
 800b7e4:	4680      	mov	r8, r0
 800b7e6:	4689      	mov	r9, r1
 800b7e8:	e708      	b.n	800b5fc <__kernel_rem_pio2+0x2ac>
 800b7ea:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800b7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800b7f6:	f7f4 feff 	bl	80005f8 <__aeabi_dmul>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	460b      	mov	r3, r1
 800b7fe:	4640      	mov	r0, r8
 800b800:	4649      	mov	r1, r9
 800b802:	f7f4 fd43 	bl	800028c <__adddf3>
 800b806:	3701      	adds	r7, #1
 800b808:	4680      	mov	r8, r0
 800b80a:	4689      	mov	r9, r1
 800b80c:	9b04      	ldr	r3, [sp, #16]
 800b80e:	429f      	cmp	r7, r3
 800b810:	dc01      	bgt.n	800b816 <__kernel_rem_pio2+0x4c6>
 800b812:	45ba      	cmp	sl, r7
 800b814:	dae9      	bge.n	800b7ea <__kernel_rem_pio2+0x49a>
 800b816:	ab4a      	add	r3, sp, #296	; 0x128
 800b818:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b81c:	e9c3 8900 	strd	r8, r9, [r3]
 800b820:	f10a 0a01 	add.w	sl, sl, #1
 800b824:	3e08      	subs	r6, #8
 800b826:	e6f0      	b.n	800b60a <__kernel_rem_pio2+0x2ba>
 800b828:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b82a:	2b03      	cmp	r3, #3
 800b82c:	d85b      	bhi.n	800b8e6 <__kernel_rem_pio2+0x596>
 800b82e:	e8df f003 	tbb	[pc, r3]
 800b832:	264a      	.short	0x264a
 800b834:	0226      	.short	0x0226
 800b836:	ab9a      	add	r3, sp, #616	; 0x268
 800b838:	441c      	add	r4, r3
 800b83a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b83e:	46a2      	mov	sl, r4
 800b840:	46ab      	mov	fp, r5
 800b842:	f1bb 0f00 	cmp.w	fp, #0
 800b846:	dc6c      	bgt.n	800b922 <__kernel_rem_pio2+0x5d2>
 800b848:	46a2      	mov	sl, r4
 800b84a:	46ab      	mov	fp, r5
 800b84c:	f1bb 0f01 	cmp.w	fp, #1
 800b850:	f300 8086 	bgt.w	800b960 <__kernel_rem_pio2+0x610>
 800b854:	2000      	movs	r0, #0
 800b856:	2100      	movs	r1, #0
 800b858:	2d01      	cmp	r5, #1
 800b85a:	f300 80a0 	bgt.w	800b99e <__kernel_rem_pio2+0x64e>
 800b85e:	9b02      	ldr	r3, [sp, #8]
 800b860:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800b864:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800b868:	2b00      	cmp	r3, #0
 800b86a:	f040 809e 	bne.w	800b9aa <__kernel_rem_pio2+0x65a>
 800b86e:	9b01      	ldr	r3, [sp, #4]
 800b870:	e9c3 7800 	strd	r7, r8, [r3]
 800b874:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b878:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b87c:	e033      	b.n	800b8e6 <__kernel_rem_pio2+0x596>
 800b87e:	3408      	adds	r4, #8
 800b880:	ab4a      	add	r3, sp, #296	; 0x128
 800b882:	441c      	add	r4, r3
 800b884:	462e      	mov	r6, r5
 800b886:	2000      	movs	r0, #0
 800b888:	2100      	movs	r1, #0
 800b88a:	2e00      	cmp	r6, #0
 800b88c:	da3a      	bge.n	800b904 <__kernel_rem_pio2+0x5b4>
 800b88e:	9b02      	ldr	r3, [sp, #8]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d03d      	beq.n	800b910 <__kernel_rem_pio2+0x5c0>
 800b894:	4602      	mov	r2, r0
 800b896:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b89a:	9c01      	ldr	r4, [sp, #4]
 800b89c:	e9c4 2300 	strd	r2, r3, [r4]
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800b8a8:	f7f4 fcee 	bl	8000288 <__aeabi_dsub>
 800b8ac:	ae4c      	add	r6, sp, #304	; 0x130
 800b8ae:	2401      	movs	r4, #1
 800b8b0:	42a5      	cmp	r5, r4
 800b8b2:	da30      	bge.n	800b916 <__kernel_rem_pio2+0x5c6>
 800b8b4:	9b02      	ldr	r3, [sp, #8]
 800b8b6:	b113      	cbz	r3, 800b8be <__kernel_rem_pio2+0x56e>
 800b8b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8bc:	4619      	mov	r1, r3
 800b8be:	9b01      	ldr	r3, [sp, #4]
 800b8c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b8c4:	e00f      	b.n	800b8e6 <__kernel_rem_pio2+0x596>
 800b8c6:	ab9a      	add	r3, sp, #616	; 0x268
 800b8c8:	441c      	add	r4, r3
 800b8ca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b8ce:	2000      	movs	r0, #0
 800b8d0:	2100      	movs	r1, #0
 800b8d2:	2d00      	cmp	r5, #0
 800b8d4:	da10      	bge.n	800b8f8 <__kernel_rem_pio2+0x5a8>
 800b8d6:	9b02      	ldr	r3, [sp, #8]
 800b8d8:	b113      	cbz	r3, 800b8e0 <__kernel_rem_pio2+0x590>
 800b8da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8de:	4619      	mov	r1, r3
 800b8e0:	9b01      	ldr	r3, [sp, #4]
 800b8e2:	e9c3 0100 	strd	r0, r1, [r3]
 800b8e6:	9b06      	ldr	r3, [sp, #24]
 800b8e8:	f003 0007 	and.w	r0, r3, #7
 800b8ec:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800b8f0:	ecbd 8b02 	vpop	{d8}
 800b8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8f8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b8fc:	f7f4 fcc6 	bl	800028c <__adddf3>
 800b900:	3d01      	subs	r5, #1
 800b902:	e7e6      	b.n	800b8d2 <__kernel_rem_pio2+0x582>
 800b904:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b908:	f7f4 fcc0 	bl	800028c <__adddf3>
 800b90c:	3e01      	subs	r6, #1
 800b90e:	e7bc      	b.n	800b88a <__kernel_rem_pio2+0x53a>
 800b910:	4602      	mov	r2, r0
 800b912:	460b      	mov	r3, r1
 800b914:	e7c1      	b.n	800b89a <__kernel_rem_pio2+0x54a>
 800b916:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b91a:	f7f4 fcb7 	bl	800028c <__adddf3>
 800b91e:	3401      	adds	r4, #1
 800b920:	e7c6      	b.n	800b8b0 <__kernel_rem_pio2+0x560>
 800b922:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800b926:	ed3a 7b02 	vldmdb	sl!, {d7}
 800b92a:	4640      	mov	r0, r8
 800b92c:	ec53 2b17 	vmov	r2, r3, d7
 800b930:	4649      	mov	r1, r9
 800b932:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b936:	f7f4 fca9 	bl	800028c <__adddf3>
 800b93a:	4602      	mov	r2, r0
 800b93c:	460b      	mov	r3, r1
 800b93e:	4606      	mov	r6, r0
 800b940:	460f      	mov	r7, r1
 800b942:	4640      	mov	r0, r8
 800b944:	4649      	mov	r1, r9
 800b946:	f7f4 fc9f 	bl	8000288 <__aeabi_dsub>
 800b94a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b94e:	f7f4 fc9d 	bl	800028c <__adddf3>
 800b952:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b956:	e9ca 0100 	strd	r0, r1, [sl]
 800b95a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800b95e:	e770      	b.n	800b842 <__kernel_rem_pio2+0x4f2>
 800b960:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800b964:	ed3a 7b02 	vldmdb	sl!, {d7}
 800b968:	4630      	mov	r0, r6
 800b96a:	ec53 2b17 	vmov	r2, r3, d7
 800b96e:	4639      	mov	r1, r7
 800b970:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b974:	f7f4 fc8a 	bl	800028c <__adddf3>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	4680      	mov	r8, r0
 800b97e:	4689      	mov	r9, r1
 800b980:	4630      	mov	r0, r6
 800b982:	4639      	mov	r1, r7
 800b984:	f7f4 fc80 	bl	8000288 <__aeabi_dsub>
 800b988:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b98c:	f7f4 fc7e 	bl	800028c <__adddf3>
 800b990:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b994:	e9ca 0100 	strd	r0, r1, [sl]
 800b998:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800b99c:	e756      	b.n	800b84c <__kernel_rem_pio2+0x4fc>
 800b99e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b9a2:	f7f4 fc73 	bl	800028c <__adddf3>
 800b9a6:	3d01      	subs	r5, #1
 800b9a8:	e756      	b.n	800b858 <__kernel_rem_pio2+0x508>
 800b9aa:	9b01      	ldr	r3, [sp, #4]
 800b9ac:	9a01      	ldr	r2, [sp, #4]
 800b9ae:	601f      	str	r7, [r3, #0]
 800b9b0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800b9b4:	605c      	str	r4, [r3, #4]
 800b9b6:	609d      	str	r5, [r3, #8]
 800b9b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b9bc:	60d3      	str	r3, [r2, #12]
 800b9be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b9c2:	6110      	str	r0, [r2, #16]
 800b9c4:	6153      	str	r3, [r2, #20]
 800b9c6:	e78e      	b.n	800b8e6 <__kernel_rem_pio2+0x596>
 800b9c8:	41700000 	.word	0x41700000
 800b9cc:	3e700000 	.word	0x3e700000

0800b9d0 <__kernel_sin>:
 800b9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d4:	ec55 4b10 	vmov	r4, r5, d0
 800b9d8:	b085      	sub	sp, #20
 800b9da:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b9de:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b9e2:	ed8d 1b00 	vstr	d1, [sp]
 800b9e6:	9002      	str	r0, [sp, #8]
 800b9e8:	da06      	bge.n	800b9f8 <__kernel_sin+0x28>
 800b9ea:	ee10 0a10 	vmov	r0, s0
 800b9ee:	4629      	mov	r1, r5
 800b9f0:	f7f5 f8b2 	bl	8000b58 <__aeabi_d2iz>
 800b9f4:	2800      	cmp	r0, #0
 800b9f6:	d051      	beq.n	800ba9c <__kernel_sin+0xcc>
 800b9f8:	4622      	mov	r2, r4
 800b9fa:	462b      	mov	r3, r5
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	4629      	mov	r1, r5
 800ba00:	f7f4 fdfa 	bl	80005f8 <__aeabi_dmul>
 800ba04:	4682      	mov	sl, r0
 800ba06:	468b      	mov	fp, r1
 800ba08:	4602      	mov	r2, r0
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	4629      	mov	r1, r5
 800ba10:	f7f4 fdf2 	bl	80005f8 <__aeabi_dmul>
 800ba14:	a341      	add	r3, pc, #260	; (adr r3, 800bb1c <__kernel_sin+0x14c>)
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	4680      	mov	r8, r0
 800ba1c:	4689      	mov	r9, r1
 800ba1e:	4650      	mov	r0, sl
 800ba20:	4659      	mov	r1, fp
 800ba22:	f7f4 fde9 	bl	80005f8 <__aeabi_dmul>
 800ba26:	a33f      	add	r3, pc, #252	; (adr r3, 800bb24 <__kernel_sin+0x154>)
 800ba28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2c:	f7f4 fc2c 	bl	8000288 <__aeabi_dsub>
 800ba30:	4652      	mov	r2, sl
 800ba32:	465b      	mov	r3, fp
 800ba34:	f7f4 fde0 	bl	80005f8 <__aeabi_dmul>
 800ba38:	a33c      	add	r3, pc, #240	; (adr r3, 800bb2c <__kernel_sin+0x15c>)
 800ba3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3e:	f7f4 fc25 	bl	800028c <__adddf3>
 800ba42:	4652      	mov	r2, sl
 800ba44:	465b      	mov	r3, fp
 800ba46:	f7f4 fdd7 	bl	80005f8 <__aeabi_dmul>
 800ba4a:	a33a      	add	r3, pc, #232	; (adr r3, 800bb34 <__kernel_sin+0x164>)
 800ba4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba50:	f7f4 fc1a 	bl	8000288 <__aeabi_dsub>
 800ba54:	4652      	mov	r2, sl
 800ba56:	465b      	mov	r3, fp
 800ba58:	f7f4 fdce 	bl	80005f8 <__aeabi_dmul>
 800ba5c:	a337      	add	r3, pc, #220	; (adr r3, 800bb3c <__kernel_sin+0x16c>)
 800ba5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba62:	f7f4 fc13 	bl	800028c <__adddf3>
 800ba66:	9b02      	ldr	r3, [sp, #8]
 800ba68:	4606      	mov	r6, r0
 800ba6a:	460f      	mov	r7, r1
 800ba6c:	b9db      	cbnz	r3, 800baa6 <__kernel_sin+0xd6>
 800ba6e:	4602      	mov	r2, r0
 800ba70:	460b      	mov	r3, r1
 800ba72:	4650      	mov	r0, sl
 800ba74:	4659      	mov	r1, fp
 800ba76:	f7f4 fdbf 	bl	80005f8 <__aeabi_dmul>
 800ba7a:	a325      	add	r3, pc, #148	; (adr r3, 800bb10 <__kernel_sin+0x140>)
 800ba7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba80:	f7f4 fc02 	bl	8000288 <__aeabi_dsub>
 800ba84:	4642      	mov	r2, r8
 800ba86:	464b      	mov	r3, r9
 800ba88:	f7f4 fdb6 	bl	80005f8 <__aeabi_dmul>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	4620      	mov	r0, r4
 800ba92:	4629      	mov	r1, r5
 800ba94:	f7f4 fbfa 	bl	800028c <__adddf3>
 800ba98:	4604      	mov	r4, r0
 800ba9a:	460d      	mov	r5, r1
 800ba9c:	ec45 4b10 	vmov	d0, r4, r5
 800baa0:	b005      	add	sp, #20
 800baa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baa6:	2200      	movs	r2, #0
 800baa8:	4b1b      	ldr	r3, [pc, #108]	; (800bb18 <__kernel_sin+0x148>)
 800baaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800baae:	f7f4 fda3 	bl	80005f8 <__aeabi_dmul>
 800bab2:	4632      	mov	r2, r6
 800bab4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bab8:	463b      	mov	r3, r7
 800baba:	4640      	mov	r0, r8
 800babc:	4649      	mov	r1, r9
 800babe:	f7f4 fd9b 	bl	80005f8 <__aeabi_dmul>
 800bac2:	4602      	mov	r2, r0
 800bac4:	460b      	mov	r3, r1
 800bac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baca:	f7f4 fbdd 	bl	8000288 <__aeabi_dsub>
 800bace:	4652      	mov	r2, sl
 800bad0:	465b      	mov	r3, fp
 800bad2:	f7f4 fd91 	bl	80005f8 <__aeabi_dmul>
 800bad6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bada:	f7f4 fbd5 	bl	8000288 <__aeabi_dsub>
 800bade:	a30c      	add	r3, pc, #48	; (adr r3, 800bb10 <__kernel_sin+0x140>)
 800bae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae4:	4606      	mov	r6, r0
 800bae6:	460f      	mov	r7, r1
 800bae8:	4640      	mov	r0, r8
 800baea:	4649      	mov	r1, r9
 800baec:	f7f4 fd84 	bl	80005f8 <__aeabi_dmul>
 800baf0:	4602      	mov	r2, r0
 800baf2:	460b      	mov	r3, r1
 800baf4:	4630      	mov	r0, r6
 800baf6:	4639      	mov	r1, r7
 800baf8:	f7f4 fbc8 	bl	800028c <__adddf3>
 800bafc:	4602      	mov	r2, r0
 800bafe:	460b      	mov	r3, r1
 800bb00:	4620      	mov	r0, r4
 800bb02:	4629      	mov	r1, r5
 800bb04:	f7f4 fbc0 	bl	8000288 <__aeabi_dsub>
 800bb08:	e7c6      	b.n	800ba98 <__kernel_sin+0xc8>
 800bb0a:	bf00      	nop
 800bb0c:	f3af 8000 	nop.w
 800bb10:	55555549 	.word	0x55555549
 800bb14:	3fc55555 	.word	0x3fc55555
 800bb18:	3fe00000 	.word	0x3fe00000
 800bb1c:	5acfd57c 	.word	0x5acfd57c
 800bb20:	3de5d93a 	.word	0x3de5d93a
 800bb24:	8a2b9ceb 	.word	0x8a2b9ceb
 800bb28:	3e5ae5e6 	.word	0x3e5ae5e6
 800bb2c:	57b1fe7d 	.word	0x57b1fe7d
 800bb30:	3ec71de3 	.word	0x3ec71de3
 800bb34:	19c161d5 	.word	0x19c161d5
 800bb38:	3f2a01a0 	.word	0x3f2a01a0
 800bb3c:	1110f8a6 	.word	0x1110f8a6
 800bb40:	3f811111 	.word	0x3f811111

0800bb44 <__kernel_cosf>:
 800bb44:	ee10 3a10 	vmov	r3, s0
 800bb48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb4c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800bb50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bb54:	da05      	bge.n	800bb62 <__kernel_cosf+0x1e>
 800bb56:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bb5a:	ee17 2a90 	vmov	r2, s15
 800bb5e:	2a00      	cmp	r2, #0
 800bb60:	d03b      	beq.n	800bbda <__kernel_cosf+0x96>
 800bb62:	ee20 6a00 	vmul.f32	s12, s0, s0
 800bb66:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bb6a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800bbe0 <__kernel_cosf+0x9c>
 800bb6e:	4a1d      	ldr	r2, [pc, #116]	; (800bbe4 <__kernel_cosf+0xa0>)
 800bb70:	ee66 7a07 	vmul.f32	s15, s12, s14
 800bb74:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800bbe8 <__kernel_cosf+0xa4>
 800bb78:	eea6 7a25 	vfma.f32	s14, s12, s11
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800bbec <__kernel_cosf+0xa8>
 800bb82:	eee7 5a06 	vfma.f32	s11, s14, s12
 800bb86:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800bbf0 <__kernel_cosf+0xac>
 800bb8a:	eea5 7a86 	vfma.f32	s14, s11, s12
 800bb8e:	eddf 5a19 	vldr	s11, [pc, #100]	; 800bbf4 <__kernel_cosf+0xb0>
 800bb92:	eee7 5a06 	vfma.f32	s11, s14, s12
 800bb96:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800bbf8 <__kernel_cosf+0xb4>
 800bb9a:	eea5 7a86 	vfma.f32	s14, s11, s12
 800bb9e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800bba2:	ee27 7a06 	vmul.f32	s14, s14, s12
 800bba6:	eee6 0a07 	vfma.f32	s1, s12, s14
 800bbaa:	dc04      	bgt.n	800bbb6 <__kernel_cosf+0x72>
 800bbac:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800bbb0:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800bbb4:	4770      	bx	lr
 800bbb6:	4a11      	ldr	r2, [pc, #68]	; (800bbfc <__kernel_cosf+0xb8>)
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	bfda      	itte	le
 800bbbc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800bbc0:	ee07 3a10 	vmovle	s14, r3
 800bbc4:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800bbc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbcc:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800bbd0:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800bbd4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bbd8:	4770      	bx	lr
 800bbda:	eeb0 0a66 	vmov.f32	s0, s13
 800bbde:	4770      	bx	lr
 800bbe0:	ad47d74e 	.word	0xad47d74e
 800bbe4:	3e999999 	.word	0x3e999999
 800bbe8:	310f74f6 	.word	0x310f74f6
 800bbec:	b493f27c 	.word	0xb493f27c
 800bbf0:	37d00d01 	.word	0x37d00d01
 800bbf4:	bab60b61 	.word	0xbab60b61
 800bbf8:	3d2aaaab 	.word	0x3d2aaaab
 800bbfc:	3f480000 	.word	0x3f480000

0800bc00 <__kernel_rem_pio2f>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	ed2d 8b04 	vpush	{d8-d9}
 800bc08:	b0d7      	sub	sp, #348	; 0x15c
 800bc0a:	469b      	mov	fp, r3
 800bc0c:	460e      	mov	r6, r1
 800bc0e:	4bbe      	ldr	r3, [pc, #760]	; (800bf08 <__kernel_rem_pio2f+0x308>)
 800bc10:	9964      	ldr	r1, [sp, #400]	; 0x190
 800bc12:	9002      	str	r0, [sp, #8]
 800bc14:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800bc18:	9865      	ldr	r0, [sp, #404]	; 0x194
 800bc1a:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800bc1e:	1ed1      	subs	r1, r2, #3
 800bc20:	2308      	movs	r3, #8
 800bc22:	fb91 f1f3 	sdiv	r1, r1, r3
 800bc26:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800bc2a:	f10b 3aff 	add.w	sl, fp, #4294967295
 800bc2e:	1c4c      	adds	r4, r1, #1
 800bc30:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800bc34:	eba1 050a 	sub.w	r5, r1, sl
 800bc38:	aa1a      	add	r2, sp, #104	; 0x68
 800bc3a:	eb09 070a 	add.w	r7, r9, sl
 800bc3e:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800bc42:	4696      	mov	lr, r2
 800bc44:	2300      	movs	r3, #0
 800bc46:	42bb      	cmp	r3, r7
 800bc48:	dd0f      	ble.n	800bc6a <__kernel_rem_pio2f+0x6a>
 800bc4a:	af42      	add	r7, sp, #264	; 0x108
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	454a      	cmp	r2, r9
 800bc50:	dc27      	bgt.n	800bca2 <__kernel_rem_pio2f+0xa2>
 800bc52:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800bc56:	eb0b 0302 	add.w	r3, fp, r2
 800bc5a:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800bc5e:	9d02      	ldr	r5, [sp, #8]
 800bc60:	eddf 7aad 	vldr	s15, [pc, #692]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800bc64:	f04f 0c00 	mov.w	ip, #0
 800bc68:	e015      	b.n	800bc96 <__kernel_rem_pio2f+0x96>
 800bc6a:	42dd      	cmn	r5, r3
 800bc6c:	bf5d      	ittte	pl
 800bc6e:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800bc72:	ee07 2a90 	vmovpl	s15, r2
 800bc76:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800bc7a:	eef0 7a47 	vmovmi.f32	s15, s14
 800bc7e:	ecee 7a01 	vstmia	lr!, {s15}
 800bc82:	3301      	adds	r3, #1
 800bc84:	e7df      	b.n	800bc46 <__kernel_rem_pio2f+0x46>
 800bc86:	ecf5 6a01 	vldmia	r5!, {s13}
 800bc8a:	ed33 7a01 	vldmdb	r3!, {s14}
 800bc8e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bc92:	f10c 0c01 	add.w	ip, ip, #1
 800bc96:	45d4      	cmp	ip, sl
 800bc98:	ddf5      	ble.n	800bc86 <__kernel_rem_pio2f+0x86>
 800bc9a:	ece7 7a01 	vstmia	r7!, {s15}
 800bc9e:	3201      	adds	r2, #1
 800bca0:	e7d5      	b.n	800bc4e <__kernel_rem_pio2f+0x4e>
 800bca2:	ab06      	add	r3, sp, #24
 800bca4:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800bca8:	9304      	str	r3, [sp, #16]
 800bcaa:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800bf14 <__kernel_rem_pio2f+0x314>
 800bcae:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800bf10 <__kernel_rem_pio2f+0x310>
 800bcb2:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800bcb6:	9303      	str	r3, [sp, #12]
 800bcb8:	464d      	mov	r5, r9
 800bcba:	ab56      	add	r3, sp, #344	; 0x158
 800bcbc:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800bcc0:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800bcc4:	3f01      	subs	r7, #1
 800bcc6:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800bcca:	00bf      	lsls	r7, r7, #2
 800bccc:	ab56      	add	r3, sp, #344	; 0x158
 800bcce:	19da      	adds	r2, r3, r7
 800bcd0:	3a4c      	subs	r2, #76	; 0x4c
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	1ae9      	subs	r1, r5, r3
 800bcd6:	2900      	cmp	r1, #0
 800bcd8:	dc4c      	bgt.n	800bd74 <__kernel_rem_pio2f+0x174>
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f000 fba8 	bl	800c430 <scalbnf>
 800bce0:	eeb0 8a40 	vmov.f32	s16, s0
 800bce4:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800bce8:	ee28 0a00 	vmul.f32	s0, s16, s0
 800bcec:	f000 fb5e 	bl	800c3ac <floorf>
 800bcf0:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800bcf4:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bcf8:	2c00      	cmp	r4, #0
 800bcfa:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bcfe:	edcd 7a01 	vstr	s15, [sp, #4]
 800bd02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd06:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bd0a:	dd48      	ble.n	800bd9e <__kernel_rem_pio2f+0x19e>
 800bd0c:	1e69      	subs	r1, r5, #1
 800bd0e:	ab06      	add	r3, sp, #24
 800bd10:	f1c4 0008 	rsb	r0, r4, #8
 800bd14:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800bd18:	9a01      	ldr	r2, [sp, #4]
 800bd1a:	fa4c f300 	asr.w	r3, ip, r0
 800bd1e:	441a      	add	r2, r3
 800bd20:	4083      	lsls	r3, r0
 800bd22:	9201      	str	r2, [sp, #4]
 800bd24:	ebac 0203 	sub.w	r2, ip, r3
 800bd28:	ab06      	add	r3, sp, #24
 800bd2a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800bd2e:	f1c4 0307 	rsb	r3, r4, #7
 800bd32:	fa42 f803 	asr.w	r8, r2, r3
 800bd36:	f1b8 0f00 	cmp.w	r8, #0
 800bd3a:	dd41      	ble.n	800bdc0 <__kernel_rem_pio2f+0x1c0>
 800bd3c:	9b01      	ldr	r3, [sp, #4]
 800bd3e:	2000      	movs	r0, #0
 800bd40:	3301      	adds	r3, #1
 800bd42:	9301      	str	r3, [sp, #4]
 800bd44:	4601      	mov	r1, r0
 800bd46:	4285      	cmp	r5, r0
 800bd48:	dc6d      	bgt.n	800be26 <__kernel_rem_pio2f+0x226>
 800bd4a:	2c00      	cmp	r4, #0
 800bd4c:	dd04      	ble.n	800bd58 <__kernel_rem_pio2f+0x158>
 800bd4e:	2c01      	cmp	r4, #1
 800bd50:	d07e      	beq.n	800be50 <__kernel_rem_pio2f+0x250>
 800bd52:	2c02      	cmp	r4, #2
 800bd54:	f000 8086 	beq.w	800be64 <__kernel_rem_pio2f+0x264>
 800bd58:	f1b8 0f02 	cmp.w	r8, #2
 800bd5c:	d130      	bne.n	800bdc0 <__kernel_rem_pio2f+0x1c0>
 800bd5e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800bd62:	ee30 8a48 	vsub.f32	s16, s0, s16
 800bd66:	b359      	cbz	r1, 800bdc0 <__kernel_rem_pio2f+0x1c0>
 800bd68:	4620      	mov	r0, r4
 800bd6a:	f000 fb61 	bl	800c430 <scalbnf>
 800bd6e:	ee38 8a40 	vsub.f32	s16, s16, s0
 800bd72:	e025      	b.n	800bdc0 <__kernel_rem_pio2f+0x1c0>
 800bd74:	ee60 7a28 	vmul.f32	s15, s0, s17
 800bd78:	a806      	add	r0, sp, #24
 800bd7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bd7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd82:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800bd86:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bd8a:	ee10 1a10 	vmov	r1, s0
 800bd8e:	ed32 0a01 	vldmdb	r2!, {s0}
 800bd92:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800bd96:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	e79a      	b.n	800bcd4 <__kernel_rem_pio2f+0xd4>
 800bd9e:	d106      	bne.n	800bdae <__kernel_rem_pio2f+0x1ae>
 800bda0:	1e6b      	subs	r3, r5, #1
 800bda2:	aa06      	add	r2, sp, #24
 800bda4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bda8:	ea4f 2822 	mov.w	r8, r2, asr #8
 800bdac:	e7c3      	b.n	800bd36 <__kernel_rem_pio2f+0x136>
 800bdae:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800bdb2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800bdb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdba:	da31      	bge.n	800be20 <__kernel_rem_pio2f+0x220>
 800bdbc:	f04f 0800 	mov.w	r8, #0
 800bdc0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bdc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdc8:	f040 80a8 	bne.w	800bf1c <__kernel_rem_pio2f+0x31c>
 800bdcc:	1e6b      	subs	r3, r5, #1
 800bdce:	4618      	mov	r0, r3
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	4548      	cmp	r0, r9
 800bdd4:	da4d      	bge.n	800be72 <__kernel_rem_pio2f+0x272>
 800bdd6:	2a00      	cmp	r2, #0
 800bdd8:	f000 8087 	beq.w	800beea <__kernel_rem_pio2f+0x2ea>
 800bddc:	aa06      	add	r2, sp, #24
 800bdde:	3c08      	subs	r4, #8
 800bde0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800bde4:	2900      	cmp	r1, #0
 800bde6:	f000 808d 	beq.w	800bf04 <__kernel_rem_pio2f+0x304>
 800bdea:	4620      	mov	r0, r4
 800bdec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800bdf0:	9302      	str	r3, [sp, #8]
 800bdf2:	f000 fb1d 	bl	800c430 <scalbnf>
 800bdf6:	9b02      	ldr	r3, [sp, #8]
 800bdf8:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800bf14 <__kernel_rem_pio2f+0x314>
 800bdfc:	0099      	lsls	r1, r3, #2
 800bdfe:	aa42      	add	r2, sp, #264	; 0x108
 800be00:	1850      	adds	r0, r2, r1
 800be02:	1d05      	adds	r5, r0, #4
 800be04:	461c      	mov	r4, r3
 800be06:	2c00      	cmp	r4, #0
 800be08:	f280 80b8 	bge.w	800bf7c <__kernel_rem_pio2f+0x37c>
 800be0c:	2500      	movs	r5, #0
 800be0e:	1b5c      	subs	r4, r3, r5
 800be10:	2c00      	cmp	r4, #0
 800be12:	f2c0 80d8 	blt.w	800bfc6 <__kernel_rem_pio2f+0x3c6>
 800be16:	4f3d      	ldr	r7, [pc, #244]	; (800bf0c <__kernel_rem_pio2f+0x30c>)
 800be18:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800be1c:	2400      	movs	r4, #0
 800be1e:	e0c6      	b.n	800bfae <__kernel_rem_pio2f+0x3ae>
 800be20:	f04f 0802 	mov.w	r8, #2
 800be24:	e78a      	b.n	800bd3c <__kernel_rem_pio2f+0x13c>
 800be26:	ab06      	add	r3, sp, #24
 800be28:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800be2c:	b949      	cbnz	r1, 800be42 <__kernel_rem_pio2f+0x242>
 800be2e:	b12b      	cbz	r3, 800be3c <__kernel_rem_pio2f+0x23c>
 800be30:	aa06      	add	r2, sp, #24
 800be32:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800be36:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800be3a:	2301      	movs	r3, #1
 800be3c:	3001      	adds	r0, #1
 800be3e:	4619      	mov	r1, r3
 800be40:	e781      	b.n	800bd46 <__kernel_rem_pio2f+0x146>
 800be42:	aa06      	add	r2, sp, #24
 800be44:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800be48:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800be4c:	460b      	mov	r3, r1
 800be4e:	e7f5      	b.n	800be3c <__kernel_rem_pio2f+0x23c>
 800be50:	1e68      	subs	r0, r5, #1
 800be52:	ab06      	add	r3, sp, #24
 800be54:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800be58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be5c:	aa06      	add	r2, sp, #24
 800be5e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800be62:	e779      	b.n	800bd58 <__kernel_rem_pio2f+0x158>
 800be64:	1e68      	subs	r0, r5, #1
 800be66:	ab06      	add	r3, sp, #24
 800be68:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800be6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800be70:	e7f4      	b.n	800be5c <__kernel_rem_pio2f+0x25c>
 800be72:	a906      	add	r1, sp, #24
 800be74:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800be78:	3801      	subs	r0, #1
 800be7a:	430a      	orrs	r2, r1
 800be7c:	e7a9      	b.n	800bdd2 <__kernel_rem_pio2f+0x1d2>
 800be7e:	f10c 0c01 	add.w	ip, ip, #1
 800be82:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800be86:	2a00      	cmp	r2, #0
 800be88:	d0f9      	beq.n	800be7e <__kernel_rem_pio2f+0x27e>
 800be8a:	eb0b 0305 	add.w	r3, fp, r5
 800be8e:	aa1a      	add	r2, sp, #104	; 0x68
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	1898      	adds	r0, r3, r2
 800be94:	3004      	adds	r0, #4
 800be96:	1c69      	adds	r1, r5, #1
 800be98:	3704      	adds	r7, #4
 800be9a:	2200      	movs	r2, #0
 800be9c:	4465      	add	r5, ip
 800be9e:	9005      	str	r0, [sp, #20]
 800bea0:	428d      	cmp	r5, r1
 800bea2:	f6ff af0a 	blt.w	800bcba <__kernel_rem_pio2f+0xba>
 800bea6:	a81a      	add	r0, sp, #104	; 0x68
 800bea8:	eb02 0c03 	add.w	ip, r2, r3
 800beac:	4484      	add	ip, r0
 800beae:	9803      	ldr	r0, [sp, #12]
 800beb0:	f8dd e008 	ldr.w	lr, [sp, #8]
 800beb4:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800beb8:	9001      	str	r0, [sp, #4]
 800beba:	ee07 0a90 	vmov	s15, r0
 800bebe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bec2:	9805      	ldr	r0, [sp, #20]
 800bec4:	edcc 7a00 	vstr	s15, [ip]
 800bec8:	eddf 7a13 	vldr	s15, [pc, #76]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800becc:	eb00 0802 	add.w	r8, r0, r2
 800bed0:	f04f 0c00 	mov.w	ip, #0
 800bed4:	45d4      	cmp	ip, sl
 800bed6:	dd0c      	ble.n	800bef2 <__kernel_rem_pio2f+0x2f2>
 800bed8:	eb02 0c07 	add.w	ip, r2, r7
 800bedc:	a842      	add	r0, sp, #264	; 0x108
 800bede:	4484      	add	ip, r0
 800bee0:	edcc 7a01 	vstr	s15, [ip, #4]
 800bee4:	3101      	adds	r1, #1
 800bee6:	3204      	adds	r2, #4
 800bee8:	e7da      	b.n	800bea0 <__kernel_rem_pio2f+0x2a0>
 800beea:	9b04      	ldr	r3, [sp, #16]
 800beec:	f04f 0c01 	mov.w	ip, #1
 800bef0:	e7c7      	b.n	800be82 <__kernel_rem_pio2f+0x282>
 800bef2:	ecfe 6a01 	vldmia	lr!, {s13}
 800bef6:	ed38 7a01 	vldmdb	r8!, {s14}
 800befa:	f10c 0c01 	add.w	ip, ip, #1
 800befe:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bf02:	e7e7      	b.n	800bed4 <__kernel_rem_pio2f+0x2d4>
 800bf04:	3b01      	subs	r3, #1
 800bf06:	e769      	b.n	800bddc <__kernel_rem_pio2f+0x1dc>
 800bf08:	0801108c 	.word	0x0801108c
 800bf0c:	08011060 	.word	0x08011060
 800bf10:	43800000 	.word	0x43800000
 800bf14:	3b800000 	.word	0x3b800000
 800bf18:	00000000 	.word	0x00000000
 800bf1c:	4260      	negs	r0, r4
 800bf1e:	eeb0 0a48 	vmov.f32	s0, s16
 800bf22:	f000 fa85 	bl	800c430 <scalbnf>
 800bf26:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800bf10 <__kernel_rem_pio2f+0x310>
 800bf2a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800bf2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf32:	db1a      	blt.n	800bf6a <__kernel_rem_pio2f+0x36a>
 800bf34:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800bf14 <__kernel_rem_pio2f+0x314>
 800bf38:	ee60 7a27 	vmul.f32	s15, s0, s15
 800bf3c:	aa06      	add	r2, sp, #24
 800bf3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf42:	a906      	add	r1, sp, #24
 800bf44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf48:	3408      	adds	r4, #8
 800bf4a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800bf4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf52:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bf56:	ee10 3a10 	vmov	r3, s0
 800bf5a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800bf5e:	1c6b      	adds	r3, r5, #1
 800bf60:	ee17 2a90 	vmov	r2, s15
 800bf64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bf68:	e73f      	b.n	800bdea <__kernel_rem_pio2f+0x1ea>
 800bf6a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bf6e:	aa06      	add	r2, sp, #24
 800bf70:	ee10 3a10 	vmov	r3, s0
 800bf74:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800bf78:	462b      	mov	r3, r5
 800bf7a:	e736      	b.n	800bdea <__kernel_rem_pio2f+0x1ea>
 800bf7c:	aa06      	add	r2, sp, #24
 800bf7e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800bf82:	9202      	str	r2, [sp, #8]
 800bf84:	ee07 2a90 	vmov	s15, r2
 800bf88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf8c:	3c01      	subs	r4, #1
 800bf8e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800bf92:	ee20 0a07 	vmul.f32	s0, s0, s14
 800bf96:	ed65 7a01 	vstmdb	r5!, {s15}
 800bf9a:	e734      	b.n	800be06 <__kernel_rem_pio2f+0x206>
 800bf9c:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800bfa0:	ecf7 6a01 	vldmia	r7!, {s13}
 800bfa4:	ed9c 7a00 	vldr	s14, [ip]
 800bfa8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bfac:	3401      	adds	r4, #1
 800bfae:	454c      	cmp	r4, r9
 800bfb0:	dc01      	bgt.n	800bfb6 <__kernel_rem_pio2f+0x3b6>
 800bfb2:	42a5      	cmp	r5, r4
 800bfb4:	daf2      	bge.n	800bf9c <__kernel_rem_pio2f+0x39c>
 800bfb6:	aa56      	add	r2, sp, #344	; 0x158
 800bfb8:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800bfbc:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800bfc0:	3501      	adds	r5, #1
 800bfc2:	3804      	subs	r0, #4
 800bfc4:	e723      	b.n	800be0e <__kernel_rem_pio2f+0x20e>
 800bfc6:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800bfc8:	2a03      	cmp	r2, #3
 800bfca:	d84d      	bhi.n	800c068 <__kernel_rem_pio2f+0x468>
 800bfcc:	e8df f002 	tbb	[pc, r2]
 800bfd0:	021f1f3e 	.word	0x021f1f3e
 800bfd4:	aa56      	add	r2, sp, #344	; 0x158
 800bfd6:	4411      	add	r1, r2
 800bfd8:	399c      	subs	r1, #156	; 0x9c
 800bfda:	4608      	mov	r0, r1
 800bfdc:	461c      	mov	r4, r3
 800bfde:	2c00      	cmp	r4, #0
 800bfe0:	dc5f      	bgt.n	800c0a2 <__kernel_rem_pio2f+0x4a2>
 800bfe2:	4608      	mov	r0, r1
 800bfe4:	461c      	mov	r4, r3
 800bfe6:	2c01      	cmp	r4, #1
 800bfe8:	dc6b      	bgt.n	800c0c2 <__kernel_rem_pio2f+0x4c2>
 800bfea:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	dc77      	bgt.n	800c0e2 <__kernel_rem_pio2f+0x4e2>
 800bff2:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800bff6:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800bffa:	f1b8 0f00 	cmp.w	r8, #0
 800bffe:	d176      	bne.n	800c0ee <__kernel_rem_pio2f+0x4ee>
 800c000:	edc6 6a00 	vstr	s13, [r6]
 800c004:	ed86 7a01 	vstr	s14, [r6, #4]
 800c008:	edc6 7a02 	vstr	s15, [r6, #8]
 800c00c:	e02c      	b.n	800c068 <__kernel_rem_pio2f+0x468>
 800c00e:	aa56      	add	r2, sp, #344	; 0x158
 800c010:	4411      	add	r1, r2
 800c012:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800c016:	399c      	subs	r1, #156	; 0x9c
 800c018:	4618      	mov	r0, r3
 800c01a:	2800      	cmp	r0, #0
 800c01c:	da32      	bge.n	800c084 <__kernel_rem_pio2f+0x484>
 800c01e:	f1b8 0f00 	cmp.w	r8, #0
 800c022:	d035      	beq.n	800c090 <__kernel_rem_pio2f+0x490>
 800c024:	eef1 7a47 	vneg.f32	s15, s14
 800c028:	edc6 7a00 	vstr	s15, [r6]
 800c02c:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800c030:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c034:	a82f      	add	r0, sp, #188	; 0xbc
 800c036:	2101      	movs	r1, #1
 800c038:	428b      	cmp	r3, r1
 800c03a:	da2c      	bge.n	800c096 <__kernel_rem_pio2f+0x496>
 800c03c:	f1b8 0f00 	cmp.w	r8, #0
 800c040:	d001      	beq.n	800c046 <__kernel_rem_pio2f+0x446>
 800c042:	eef1 7a67 	vneg.f32	s15, s15
 800c046:	edc6 7a01 	vstr	s15, [r6, #4]
 800c04a:	e00d      	b.n	800c068 <__kernel_rem_pio2f+0x468>
 800c04c:	aa56      	add	r2, sp, #344	; 0x158
 800c04e:	4411      	add	r1, r2
 800c050:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800bf18 <__kernel_rem_pio2f+0x318>
 800c054:	399c      	subs	r1, #156	; 0x9c
 800c056:	2b00      	cmp	r3, #0
 800c058:	da0e      	bge.n	800c078 <__kernel_rem_pio2f+0x478>
 800c05a:	f1b8 0f00 	cmp.w	r8, #0
 800c05e:	d001      	beq.n	800c064 <__kernel_rem_pio2f+0x464>
 800c060:	eef1 7a67 	vneg.f32	s15, s15
 800c064:	edc6 7a00 	vstr	s15, [r6]
 800c068:	9b01      	ldr	r3, [sp, #4]
 800c06a:	f003 0007 	and.w	r0, r3, #7
 800c06e:	b057      	add	sp, #348	; 0x15c
 800c070:	ecbd 8b04 	vpop	{d8-d9}
 800c074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c078:	ed31 7a01 	vldmdb	r1!, {s14}
 800c07c:	3b01      	subs	r3, #1
 800c07e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c082:	e7e8      	b.n	800c056 <__kernel_rem_pio2f+0x456>
 800c084:	ed71 7a01 	vldmdb	r1!, {s15}
 800c088:	3801      	subs	r0, #1
 800c08a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c08e:	e7c4      	b.n	800c01a <__kernel_rem_pio2f+0x41a>
 800c090:	eef0 7a47 	vmov.f32	s15, s14
 800c094:	e7c8      	b.n	800c028 <__kernel_rem_pio2f+0x428>
 800c096:	ecb0 7a01 	vldmia	r0!, {s14}
 800c09a:	3101      	adds	r1, #1
 800c09c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0a0:	e7ca      	b.n	800c038 <__kernel_rem_pio2f+0x438>
 800c0a2:	ed50 7a02 	vldr	s15, [r0, #-8]
 800c0a6:	ed70 6a01 	vldmdb	r0!, {s13}
 800c0aa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c0ae:	3c01      	subs	r4, #1
 800c0b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c0b4:	ed00 7a01 	vstr	s14, [r0, #-4]
 800c0b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0bc:	edc0 7a00 	vstr	s15, [r0]
 800c0c0:	e78d      	b.n	800bfde <__kernel_rem_pio2f+0x3de>
 800c0c2:	ed50 7a02 	vldr	s15, [r0, #-8]
 800c0c6:	ed70 6a01 	vldmdb	r0!, {s13}
 800c0ca:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c0ce:	3c01      	subs	r4, #1
 800c0d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c0d4:	ed00 7a01 	vstr	s14, [r0, #-4]
 800c0d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0dc:	edc0 7a00 	vstr	s15, [r0]
 800c0e0:	e781      	b.n	800bfe6 <__kernel_rem_pio2f+0x3e6>
 800c0e2:	ed31 7a01 	vldmdb	r1!, {s14}
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0ec:	e77f      	b.n	800bfee <__kernel_rem_pio2f+0x3ee>
 800c0ee:	eef1 6a66 	vneg.f32	s13, s13
 800c0f2:	eeb1 7a47 	vneg.f32	s14, s14
 800c0f6:	edc6 6a00 	vstr	s13, [r6]
 800c0fa:	ed86 7a01 	vstr	s14, [r6, #4]
 800c0fe:	eef1 7a67 	vneg.f32	s15, s15
 800c102:	e781      	b.n	800c008 <__kernel_rem_pio2f+0x408>

0800c104 <__kernel_sinf>:
 800c104:	ee10 3a10 	vmov	r3, s0
 800c108:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c10c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c110:	da04      	bge.n	800c11c <__kernel_sinf+0x18>
 800c112:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c116:	ee17 3a90 	vmov	r3, s15
 800c11a:	b35b      	cbz	r3, 800c174 <__kernel_sinf+0x70>
 800c11c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c120:	eddf 7a15 	vldr	s15, [pc, #84]	; 800c178 <__kernel_sinf+0x74>
 800c124:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800c17c <__kernel_sinf+0x78>
 800c128:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c12c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800c180 <__kernel_sinf+0x7c>
 800c130:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c134:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800c184 <__kernel_sinf+0x80>
 800c138:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c13c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800c188 <__kernel_sinf+0x84>
 800c140:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c144:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c148:	b930      	cbnz	r0, 800c158 <__kernel_sinf+0x54>
 800c14a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800c18c <__kernel_sinf+0x88>
 800c14e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c152:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c156:	4770      	bx	lr
 800c158:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c15c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800c160:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c164:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c168:	eddf 7a09 	vldr	s15, [pc, #36]	; 800c190 <__kernel_sinf+0x8c>
 800c16c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c170:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c174:	4770      	bx	lr
 800c176:	bf00      	nop
 800c178:	2f2ec9d3 	.word	0x2f2ec9d3
 800c17c:	b2d72f34 	.word	0xb2d72f34
 800c180:	3638ef1b 	.word	0x3638ef1b
 800c184:	b9500d01 	.word	0xb9500d01
 800c188:	3c088889 	.word	0x3c088889
 800c18c:	be2aaaab 	.word	0xbe2aaaab
 800c190:	3e2aaaab 	.word	0x3e2aaaab

0800c194 <fabs>:
 800c194:	ec51 0b10 	vmov	r0, r1, d0
 800c198:	ee10 2a10 	vmov	r2, s0
 800c19c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1a0:	ec43 2b10 	vmov	d0, r2, r3
 800c1a4:	4770      	bx	lr
	...

0800c1a8 <floor>:
 800c1a8:	ec51 0b10 	vmov	r0, r1, d0
 800c1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c1b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c1b8:	2e13      	cmp	r6, #19
 800c1ba:	460c      	mov	r4, r1
 800c1bc:	ee10 5a10 	vmov	r5, s0
 800c1c0:	4680      	mov	r8, r0
 800c1c2:	dc34      	bgt.n	800c22e <floor+0x86>
 800c1c4:	2e00      	cmp	r6, #0
 800c1c6:	da16      	bge.n	800c1f6 <floor+0x4e>
 800c1c8:	a335      	add	r3, pc, #212	; (adr r3, 800c2a0 <floor+0xf8>)
 800c1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ce:	f7f4 f85d 	bl	800028c <__adddf3>
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	f7f4 fc9f 	bl	8000b18 <__aeabi_dcmpgt>
 800c1da:	b148      	cbz	r0, 800c1f0 <floor+0x48>
 800c1dc:	2c00      	cmp	r4, #0
 800c1de:	da59      	bge.n	800c294 <floor+0xec>
 800c1e0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c1e4:	4a30      	ldr	r2, [pc, #192]	; (800c2a8 <floor+0x100>)
 800c1e6:	432b      	orrs	r3, r5
 800c1e8:	2500      	movs	r5, #0
 800c1ea:	42ab      	cmp	r3, r5
 800c1ec:	bf18      	it	ne
 800c1ee:	4614      	movne	r4, r2
 800c1f0:	4621      	mov	r1, r4
 800c1f2:	4628      	mov	r0, r5
 800c1f4:	e025      	b.n	800c242 <floor+0x9a>
 800c1f6:	4f2d      	ldr	r7, [pc, #180]	; (800c2ac <floor+0x104>)
 800c1f8:	4137      	asrs	r7, r6
 800c1fa:	ea01 0307 	and.w	r3, r1, r7
 800c1fe:	4303      	orrs	r3, r0
 800c200:	d01f      	beq.n	800c242 <floor+0x9a>
 800c202:	a327      	add	r3, pc, #156	; (adr r3, 800c2a0 <floor+0xf8>)
 800c204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c208:	f7f4 f840 	bl	800028c <__adddf3>
 800c20c:	2200      	movs	r2, #0
 800c20e:	2300      	movs	r3, #0
 800c210:	f7f4 fc82 	bl	8000b18 <__aeabi_dcmpgt>
 800c214:	2800      	cmp	r0, #0
 800c216:	d0eb      	beq.n	800c1f0 <floor+0x48>
 800c218:	2c00      	cmp	r4, #0
 800c21a:	bfbe      	ittt	lt
 800c21c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c220:	fa43 f606 	asrlt.w	r6, r3, r6
 800c224:	19a4      	addlt	r4, r4, r6
 800c226:	ea24 0407 	bic.w	r4, r4, r7
 800c22a:	2500      	movs	r5, #0
 800c22c:	e7e0      	b.n	800c1f0 <floor+0x48>
 800c22e:	2e33      	cmp	r6, #51	; 0x33
 800c230:	dd0b      	ble.n	800c24a <floor+0xa2>
 800c232:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c236:	d104      	bne.n	800c242 <floor+0x9a>
 800c238:	ee10 2a10 	vmov	r2, s0
 800c23c:	460b      	mov	r3, r1
 800c23e:	f7f4 f825 	bl	800028c <__adddf3>
 800c242:	ec41 0b10 	vmov	d0, r0, r1
 800c246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c24a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c24e:	f04f 33ff 	mov.w	r3, #4294967295
 800c252:	fa23 f707 	lsr.w	r7, r3, r7
 800c256:	4207      	tst	r7, r0
 800c258:	d0f3      	beq.n	800c242 <floor+0x9a>
 800c25a:	a311      	add	r3, pc, #68	; (adr r3, 800c2a0 <floor+0xf8>)
 800c25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c260:	f7f4 f814 	bl	800028c <__adddf3>
 800c264:	2200      	movs	r2, #0
 800c266:	2300      	movs	r3, #0
 800c268:	f7f4 fc56 	bl	8000b18 <__aeabi_dcmpgt>
 800c26c:	2800      	cmp	r0, #0
 800c26e:	d0bf      	beq.n	800c1f0 <floor+0x48>
 800c270:	2c00      	cmp	r4, #0
 800c272:	da02      	bge.n	800c27a <floor+0xd2>
 800c274:	2e14      	cmp	r6, #20
 800c276:	d103      	bne.n	800c280 <floor+0xd8>
 800c278:	3401      	adds	r4, #1
 800c27a:	ea25 0507 	bic.w	r5, r5, r7
 800c27e:	e7b7      	b.n	800c1f0 <floor+0x48>
 800c280:	2301      	movs	r3, #1
 800c282:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c286:	fa03 f606 	lsl.w	r6, r3, r6
 800c28a:	4435      	add	r5, r6
 800c28c:	4545      	cmp	r5, r8
 800c28e:	bf38      	it	cc
 800c290:	18e4      	addcc	r4, r4, r3
 800c292:	e7f2      	b.n	800c27a <floor+0xd2>
 800c294:	2500      	movs	r5, #0
 800c296:	462c      	mov	r4, r5
 800c298:	e7aa      	b.n	800c1f0 <floor+0x48>
 800c29a:	bf00      	nop
 800c29c:	f3af 8000 	nop.w
 800c2a0:	8800759c 	.word	0x8800759c
 800c2a4:	7e37e43c 	.word	0x7e37e43c
 800c2a8:	bff00000 	.word	0xbff00000
 800c2ac:	000fffff 	.word	0x000fffff

0800c2b0 <scalbn>:
 800c2b0:	b570      	push	{r4, r5, r6, lr}
 800c2b2:	ec55 4b10 	vmov	r4, r5, d0
 800c2b6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c2ba:	4606      	mov	r6, r0
 800c2bc:	462b      	mov	r3, r5
 800c2be:	b9aa      	cbnz	r2, 800c2ec <scalbn+0x3c>
 800c2c0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c2c4:	4323      	orrs	r3, r4
 800c2c6:	d03b      	beq.n	800c340 <scalbn+0x90>
 800c2c8:	4b31      	ldr	r3, [pc, #196]	; (800c390 <scalbn+0xe0>)
 800c2ca:	4629      	mov	r1, r5
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	ee10 0a10 	vmov	r0, s0
 800c2d2:	f7f4 f991 	bl	80005f8 <__aeabi_dmul>
 800c2d6:	4b2f      	ldr	r3, [pc, #188]	; (800c394 <scalbn+0xe4>)
 800c2d8:	429e      	cmp	r6, r3
 800c2da:	4604      	mov	r4, r0
 800c2dc:	460d      	mov	r5, r1
 800c2de:	da12      	bge.n	800c306 <scalbn+0x56>
 800c2e0:	a327      	add	r3, pc, #156	; (adr r3, 800c380 <scalbn+0xd0>)
 800c2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e6:	f7f4 f987 	bl	80005f8 <__aeabi_dmul>
 800c2ea:	e009      	b.n	800c300 <scalbn+0x50>
 800c2ec:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c2f0:	428a      	cmp	r2, r1
 800c2f2:	d10c      	bne.n	800c30e <scalbn+0x5e>
 800c2f4:	ee10 2a10 	vmov	r2, s0
 800c2f8:	4620      	mov	r0, r4
 800c2fa:	4629      	mov	r1, r5
 800c2fc:	f7f3 ffc6 	bl	800028c <__adddf3>
 800c300:	4604      	mov	r4, r0
 800c302:	460d      	mov	r5, r1
 800c304:	e01c      	b.n	800c340 <scalbn+0x90>
 800c306:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c30a:	460b      	mov	r3, r1
 800c30c:	3a36      	subs	r2, #54	; 0x36
 800c30e:	4432      	add	r2, r6
 800c310:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c314:	428a      	cmp	r2, r1
 800c316:	dd0b      	ble.n	800c330 <scalbn+0x80>
 800c318:	ec45 4b11 	vmov	d1, r4, r5
 800c31c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800c388 <scalbn+0xd8>
 800c320:	f000 f8e6 	bl	800c4f0 <copysign>
 800c324:	a318      	add	r3, pc, #96	; (adr r3, 800c388 <scalbn+0xd8>)
 800c326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32a:	ec51 0b10 	vmov	r0, r1, d0
 800c32e:	e7da      	b.n	800c2e6 <scalbn+0x36>
 800c330:	2a00      	cmp	r2, #0
 800c332:	dd08      	ble.n	800c346 <scalbn+0x96>
 800c334:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c338:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c33c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c340:	ec45 4b10 	vmov	d0, r4, r5
 800c344:	bd70      	pop	{r4, r5, r6, pc}
 800c346:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c34a:	da0d      	bge.n	800c368 <scalbn+0xb8>
 800c34c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c350:	429e      	cmp	r6, r3
 800c352:	ec45 4b11 	vmov	d1, r4, r5
 800c356:	dce1      	bgt.n	800c31c <scalbn+0x6c>
 800c358:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800c380 <scalbn+0xd0>
 800c35c:	f000 f8c8 	bl	800c4f0 <copysign>
 800c360:	a307      	add	r3, pc, #28	; (adr r3, 800c380 <scalbn+0xd0>)
 800c362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c366:	e7e0      	b.n	800c32a <scalbn+0x7a>
 800c368:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c36c:	3236      	adds	r2, #54	; 0x36
 800c36e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c372:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c376:	4620      	mov	r0, r4
 800c378:	4629      	mov	r1, r5
 800c37a:	2200      	movs	r2, #0
 800c37c:	4b06      	ldr	r3, [pc, #24]	; (800c398 <scalbn+0xe8>)
 800c37e:	e7b2      	b.n	800c2e6 <scalbn+0x36>
 800c380:	c2f8f359 	.word	0xc2f8f359
 800c384:	01a56e1f 	.word	0x01a56e1f
 800c388:	8800759c 	.word	0x8800759c
 800c38c:	7e37e43c 	.word	0x7e37e43c
 800c390:	43500000 	.word	0x43500000
 800c394:	ffff3cb0 	.word	0xffff3cb0
 800c398:	3c900000 	.word	0x3c900000

0800c39c <fabsf>:
 800c39c:	ee10 3a10 	vmov	r3, s0
 800c3a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c3a4:	ee00 3a10 	vmov	s0, r3
 800c3a8:	4770      	bx	lr
	...

0800c3ac <floorf>:
 800c3ac:	ee10 3a10 	vmov	r3, s0
 800c3b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c3b4:	0dca      	lsrs	r2, r1, #23
 800c3b6:	3a7f      	subs	r2, #127	; 0x7f
 800c3b8:	2a16      	cmp	r2, #22
 800c3ba:	dc2a      	bgt.n	800c412 <floorf+0x66>
 800c3bc:	2a00      	cmp	r2, #0
 800c3be:	da11      	bge.n	800c3e4 <floorf+0x38>
 800c3c0:	eddf 7a18 	vldr	s15, [pc, #96]	; 800c424 <floorf+0x78>
 800c3c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c3c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3d0:	dd05      	ble.n	800c3de <floorf+0x32>
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	da23      	bge.n	800c41e <floorf+0x72>
 800c3d6:	4a14      	ldr	r2, [pc, #80]	; (800c428 <floorf+0x7c>)
 800c3d8:	2900      	cmp	r1, #0
 800c3da:	bf18      	it	ne
 800c3dc:	4613      	movne	r3, r2
 800c3de:	ee00 3a10 	vmov	s0, r3
 800c3e2:	4770      	bx	lr
 800c3e4:	4911      	ldr	r1, [pc, #68]	; (800c42c <floorf+0x80>)
 800c3e6:	4111      	asrs	r1, r2
 800c3e8:	420b      	tst	r3, r1
 800c3ea:	d0fa      	beq.n	800c3e2 <floorf+0x36>
 800c3ec:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800c424 <floorf+0x78>
 800c3f0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c3f4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3fc:	ddef      	ble.n	800c3de <floorf+0x32>
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	bfbe      	ittt	lt
 800c402:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800c406:	fa40 f202 	asrlt.w	r2, r0, r2
 800c40a:	189b      	addlt	r3, r3, r2
 800c40c:	ea23 0301 	bic.w	r3, r3, r1
 800c410:	e7e5      	b.n	800c3de <floorf+0x32>
 800c412:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c416:	d3e4      	bcc.n	800c3e2 <floorf+0x36>
 800c418:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c41c:	4770      	bx	lr
 800c41e:	2300      	movs	r3, #0
 800c420:	e7dd      	b.n	800c3de <floorf+0x32>
 800c422:	bf00      	nop
 800c424:	7149f2ca 	.word	0x7149f2ca
 800c428:	bf800000 	.word	0xbf800000
 800c42c:	007fffff 	.word	0x007fffff

0800c430 <scalbnf>:
 800c430:	b508      	push	{r3, lr}
 800c432:	ee10 2a10 	vmov	r2, s0
 800c436:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800c43a:	ed2d 8b02 	vpush	{d8}
 800c43e:	eef0 0a40 	vmov.f32	s1, s0
 800c442:	d004      	beq.n	800c44e <scalbnf+0x1e>
 800c444:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c448:	d306      	bcc.n	800c458 <scalbnf+0x28>
 800c44a:	ee70 0a00 	vadd.f32	s1, s0, s0
 800c44e:	ecbd 8b02 	vpop	{d8}
 800c452:	eeb0 0a60 	vmov.f32	s0, s1
 800c456:	bd08      	pop	{r3, pc}
 800c458:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c45c:	d21c      	bcs.n	800c498 <scalbnf+0x68>
 800c45e:	4b1f      	ldr	r3, [pc, #124]	; (800c4dc <scalbnf+0xac>)
 800c460:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800c4e0 <scalbnf+0xb0>
 800c464:	4298      	cmp	r0, r3
 800c466:	ee60 0a27 	vmul.f32	s1, s0, s15
 800c46a:	db10      	blt.n	800c48e <scalbnf+0x5e>
 800c46c:	ee10 2a90 	vmov	r2, s1
 800c470:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800c474:	3b19      	subs	r3, #25
 800c476:	4403      	add	r3, r0
 800c478:	2bfe      	cmp	r3, #254	; 0xfe
 800c47a:	dd0f      	ble.n	800c49c <scalbnf+0x6c>
 800c47c:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800c4e4 <scalbnf+0xb4>
 800c480:	eeb0 0a48 	vmov.f32	s0, s16
 800c484:	f000 f843 	bl	800c50e <copysignf>
 800c488:	ee60 0a08 	vmul.f32	s1, s0, s16
 800c48c:	e7df      	b.n	800c44e <scalbnf+0x1e>
 800c48e:	eddf 7a16 	vldr	s15, [pc, #88]	; 800c4e8 <scalbnf+0xb8>
 800c492:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800c496:	e7da      	b.n	800c44e <scalbnf+0x1e>
 800c498:	0ddb      	lsrs	r3, r3, #23
 800c49a:	e7ec      	b.n	800c476 <scalbnf+0x46>
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	dd06      	ble.n	800c4ae <scalbnf+0x7e>
 800c4a0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800c4a4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800c4a8:	ee00 3a90 	vmov	s1, r3
 800c4ac:	e7cf      	b.n	800c44e <scalbnf+0x1e>
 800c4ae:	f113 0f16 	cmn.w	r3, #22
 800c4b2:	da06      	bge.n	800c4c2 <scalbnf+0x92>
 800c4b4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c4b8:	4298      	cmp	r0, r3
 800c4ba:	dcdf      	bgt.n	800c47c <scalbnf+0x4c>
 800c4bc:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800c4e8 <scalbnf+0xb8>
 800c4c0:	e7de      	b.n	800c480 <scalbnf+0x50>
 800c4c2:	3319      	adds	r3, #25
 800c4c4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800c4c8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800c4cc:	eddf 7a07 	vldr	s15, [pc, #28]	; 800c4ec <scalbnf+0xbc>
 800c4d0:	ee07 3a10 	vmov	s14, r3
 800c4d4:	ee67 0a27 	vmul.f32	s1, s14, s15
 800c4d8:	e7b9      	b.n	800c44e <scalbnf+0x1e>
 800c4da:	bf00      	nop
 800c4dc:	ffff3cb0 	.word	0xffff3cb0
 800c4e0:	4c000000 	.word	0x4c000000
 800c4e4:	7149f2ca 	.word	0x7149f2ca
 800c4e8:	0da24260 	.word	0x0da24260
 800c4ec:	33000000 	.word	0x33000000

0800c4f0 <copysign>:
 800c4f0:	ec51 0b10 	vmov	r0, r1, d0
 800c4f4:	ee11 0a90 	vmov	r0, s3
 800c4f8:	ee10 2a10 	vmov	r2, s0
 800c4fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c500:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800c504:	ea41 0300 	orr.w	r3, r1, r0
 800c508:	ec43 2b10 	vmov	d0, r2, r3
 800c50c:	4770      	bx	lr

0800c50e <copysignf>:
 800c50e:	ee10 3a10 	vmov	r3, s0
 800c512:	ee10 2a90 	vmov	r2, s1
 800c516:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c51a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800c51e:	4313      	orrs	r3, r2
 800c520:	ee00 3a10 	vmov	s0, r3
 800c524:	4770      	bx	lr
	...

0800c528 <__errno>:
 800c528:	4b01      	ldr	r3, [pc, #4]	; (800c530 <__errno+0x8>)
 800c52a:	6818      	ldr	r0, [r3, #0]
 800c52c:	4770      	bx	lr
 800c52e:	bf00      	nop
 800c530:	20000040 	.word	0x20000040

0800c534 <__libc_init_array>:
 800c534:	b570      	push	{r4, r5, r6, lr}
 800c536:	4e0d      	ldr	r6, [pc, #52]	; (800c56c <__libc_init_array+0x38>)
 800c538:	4c0d      	ldr	r4, [pc, #52]	; (800c570 <__libc_init_array+0x3c>)
 800c53a:	1ba4      	subs	r4, r4, r6
 800c53c:	10a4      	asrs	r4, r4, #2
 800c53e:	2500      	movs	r5, #0
 800c540:	42a5      	cmp	r5, r4
 800c542:	d109      	bne.n	800c558 <__libc_init_array+0x24>
 800c544:	4e0b      	ldr	r6, [pc, #44]	; (800c574 <__libc_init_array+0x40>)
 800c546:	4c0c      	ldr	r4, [pc, #48]	; (800c578 <__libc_init_array+0x44>)
 800c548:	f004 fa60 	bl	8010a0c <_init>
 800c54c:	1ba4      	subs	r4, r4, r6
 800c54e:	10a4      	asrs	r4, r4, #2
 800c550:	2500      	movs	r5, #0
 800c552:	42a5      	cmp	r5, r4
 800c554:	d105      	bne.n	800c562 <__libc_init_array+0x2e>
 800c556:	bd70      	pop	{r4, r5, r6, pc}
 800c558:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c55c:	4798      	blx	r3
 800c55e:	3501      	adds	r5, #1
 800c560:	e7ee      	b.n	800c540 <__libc_init_array+0xc>
 800c562:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c566:	4798      	blx	r3
 800c568:	3501      	adds	r5, #1
 800c56a:	e7f2      	b.n	800c552 <__libc_init_array+0x1e>
 800c56c:	080113c0 	.word	0x080113c0
 800c570:	080113c0 	.word	0x080113c0
 800c574:	080113c0 	.word	0x080113c0
 800c578:	080113c4 	.word	0x080113c4

0800c57c <memcpy>:
 800c57c:	b510      	push	{r4, lr}
 800c57e:	1e43      	subs	r3, r0, #1
 800c580:	440a      	add	r2, r1
 800c582:	4291      	cmp	r1, r2
 800c584:	d100      	bne.n	800c588 <memcpy+0xc>
 800c586:	bd10      	pop	{r4, pc}
 800c588:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c58c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c590:	e7f7      	b.n	800c582 <memcpy+0x6>

0800c592 <memset>:
 800c592:	4402      	add	r2, r0
 800c594:	4603      	mov	r3, r0
 800c596:	4293      	cmp	r3, r2
 800c598:	d100      	bne.n	800c59c <memset+0xa>
 800c59a:	4770      	bx	lr
 800c59c:	f803 1b01 	strb.w	r1, [r3], #1
 800c5a0:	e7f9      	b.n	800c596 <memset+0x4>

0800c5a2 <__cvt>:
 800c5a2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5a6:	ec55 4b10 	vmov	r4, r5, d0
 800c5aa:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c5ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c5b0:	2d00      	cmp	r5, #0
 800c5b2:	460e      	mov	r6, r1
 800c5b4:	4691      	mov	r9, r2
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	bfb8      	it	lt
 800c5ba:	4622      	movlt	r2, r4
 800c5bc:	462b      	mov	r3, r5
 800c5be:	f027 0720 	bic.w	r7, r7, #32
 800c5c2:	bfbb      	ittet	lt
 800c5c4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c5c8:	461d      	movlt	r5, r3
 800c5ca:	2300      	movge	r3, #0
 800c5cc:	232d      	movlt	r3, #45	; 0x2d
 800c5ce:	bfb8      	it	lt
 800c5d0:	4614      	movlt	r4, r2
 800c5d2:	2f46      	cmp	r7, #70	; 0x46
 800c5d4:	700b      	strb	r3, [r1, #0]
 800c5d6:	d004      	beq.n	800c5e2 <__cvt+0x40>
 800c5d8:	2f45      	cmp	r7, #69	; 0x45
 800c5da:	d100      	bne.n	800c5de <__cvt+0x3c>
 800c5dc:	3601      	adds	r6, #1
 800c5de:	2102      	movs	r1, #2
 800c5e0:	e000      	b.n	800c5e4 <__cvt+0x42>
 800c5e2:	2103      	movs	r1, #3
 800c5e4:	ab03      	add	r3, sp, #12
 800c5e6:	9301      	str	r3, [sp, #4]
 800c5e8:	ab02      	add	r3, sp, #8
 800c5ea:	9300      	str	r3, [sp, #0]
 800c5ec:	4632      	mov	r2, r6
 800c5ee:	4653      	mov	r3, sl
 800c5f0:	ec45 4b10 	vmov	d0, r4, r5
 800c5f4:	f001 feb4 	bl	800e360 <_dtoa_r>
 800c5f8:	2f47      	cmp	r7, #71	; 0x47
 800c5fa:	4680      	mov	r8, r0
 800c5fc:	d102      	bne.n	800c604 <__cvt+0x62>
 800c5fe:	f019 0f01 	tst.w	r9, #1
 800c602:	d026      	beq.n	800c652 <__cvt+0xb0>
 800c604:	2f46      	cmp	r7, #70	; 0x46
 800c606:	eb08 0906 	add.w	r9, r8, r6
 800c60a:	d111      	bne.n	800c630 <__cvt+0x8e>
 800c60c:	f898 3000 	ldrb.w	r3, [r8]
 800c610:	2b30      	cmp	r3, #48	; 0x30
 800c612:	d10a      	bne.n	800c62a <__cvt+0x88>
 800c614:	2200      	movs	r2, #0
 800c616:	2300      	movs	r3, #0
 800c618:	4620      	mov	r0, r4
 800c61a:	4629      	mov	r1, r5
 800c61c:	f7f4 fa54 	bl	8000ac8 <__aeabi_dcmpeq>
 800c620:	b918      	cbnz	r0, 800c62a <__cvt+0x88>
 800c622:	f1c6 0601 	rsb	r6, r6, #1
 800c626:	f8ca 6000 	str.w	r6, [sl]
 800c62a:	f8da 3000 	ldr.w	r3, [sl]
 800c62e:	4499      	add	r9, r3
 800c630:	2200      	movs	r2, #0
 800c632:	2300      	movs	r3, #0
 800c634:	4620      	mov	r0, r4
 800c636:	4629      	mov	r1, r5
 800c638:	f7f4 fa46 	bl	8000ac8 <__aeabi_dcmpeq>
 800c63c:	b938      	cbnz	r0, 800c64e <__cvt+0xac>
 800c63e:	2230      	movs	r2, #48	; 0x30
 800c640:	9b03      	ldr	r3, [sp, #12]
 800c642:	454b      	cmp	r3, r9
 800c644:	d205      	bcs.n	800c652 <__cvt+0xb0>
 800c646:	1c59      	adds	r1, r3, #1
 800c648:	9103      	str	r1, [sp, #12]
 800c64a:	701a      	strb	r2, [r3, #0]
 800c64c:	e7f8      	b.n	800c640 <__cvt+0x9e>
 800c64e:	f8cd 900c 	str.w	r9, [sp, #12]
 800c652:	9b03      	ldr	r3, [sp, #12]
 800c654:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c656:	eba3 0308 	sub.w	r3, r3, r8
 800c65a:	4640      	mov	r0, r8
 800c65c:	6013      	str	r3, [r2, #0]
 800c65e:	b004      	add	sp, #16
 800c660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c664 <__exponent>:
 800c664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c666:	2900      	cmp	r1, #0
 800c668:	4604      	mov	r4, r0
 800c66a:	bfba      	itte	lt
 800c66c:	4249      	neglt	r1, r1
 800c66e:	232d      	movlt	r3, #45	; 0x2d
 800c670:	232b      	movge	r3, #43	; 0x2b
 800c672:	2909      	cmp	r1, #9
 800c674:	f804 2b02 	strb.w	r2, [r4], #2
 800c678:	7043      	strb	r3, [r0, #1]
 800c67a:	dd20      	ble.n	800c6be <__exponent+0x5a>
 800c67c:	f10d 0307 	add.w	r3, sp, #7
 800c680:	461f      	mov	r7, r3
 800c682:	260a      	movs	r6, #10
 800c684:	fb91 f5f6 	sdiv	r5, r1, r6
 800c688:	fb06 1115 	mls	r1, r6, r5, r1
 800c68c:	3130      	adds	r1, #48	; 0x30
 800c68e:	2d09      	cmp	r5, #9
 800c690:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c694:	f103 32ff 	add.w	r2, r3, #4294967295
 800c698:	4629      	mov	r1, r5
 800c69a:	dc09      	bgt.n	800c6b0 <__exponent+0x4c>
 800c69c:	3130      	adds	r1, #48	; 0x30
 800c69e:	3b02      	subs	r3, #2
 800c6a0:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c6a4:	42bb      	cmp	r3, r7
 800c6a6:	4622      	mov	r2, r4
 800c6a8:	d304      	bcc.n	800c6b4 <__exponent+0x50>
 800c6aa:	1a10      	subs	r0, r2, r0
 800c6ac:	b003      	add	sp, #12
 800c6ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6b0:	4613      	mov	r3, r2
 800c6b2:	e7e7      	b.n	800c684 <__exponent+0x20>
 800c6b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6b8:	f804 2b01 	strb.w	r2, [r4], #1
 800c6bc:	e7f2      	b.n	800c6a4 <__exponent+0x40>
 800c6be:	2330      	movs	r3, #48	; 0x30
 800c6c0:	4419      	add	r1, r3
 800c6c2:	7083      	strb	r3, [r0, #2]
 800c6c4:	1d02      	adds	r2, r0, #4
 800c6c6:	70c1      	strb	r1, [r0, #3]
 800c6c8:	e7ef      	b.n	800c6aa <__exponent+0x46>
	...

0800c6cc <_printf_float>:
 800c6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d0:	b08d      	sub	sp, #52	; 0x34
 800c6d2:	460c      	mov	r4, r1
 800c6d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c6d8:	4616      	mov	r6, r2
 800c6da:	461f      	mov	r7, r3
 800c6dc:	4605      	mov	r5, r0
 800c6de:	f003 f89d 	bl	800f81c <_localeconv_r>
 800c6e2:	6803      	ldr	r3, [r0, #0]
 800c6e4:	9304      	str	r3, [sp, #16]
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	f7f3 fd72 	bl	80001d0 <strlen>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	930a      	str	r3, [sp, #40]	; 0x28
 800c6f0:	f8d8 3000 	ldr.w	r3, [r8]
 800c6f4:	9005      	str	r0, [sp, #20]
 800c6f6:	3307      	adds	r3, #7
 800c6f8:	f023 0307 	bic.w	r3, r3, #7
 800c6fc:	f103 0208 	add.w	r2, r3, #8
 800c700:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c704:	f8d4 b000 	ldr.w	fp, [r4]
 800c708:	f8c8 2000 	str.w	r2, [r8]
 800c70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c710:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c714:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c718:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c71c:	9307      	str	r3, [sp, #28]
 800c71e:	f8cd 8018 	str.w	r8, [sp, #24]
 800c722:	f04f 32ff 	mov.w	r2, #4294967295
 800c726:	4ba7      	ldr	r3, [pc, #668]	; (800c9c4 <_printf_float+0x2f8>)
 800c728:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c72c:	f7f4 f9fe 	bl	8000b2c <__aeabi_dcmpun>
 800c730:	bb70      	cbnz	r0, 800c790 <_printf_float+0xc4>
 800c732:	f04f 32ff 	mov.w	r2, #4294967295
 800c736:	4ba3      	ldr	r3, [pc, #652]	; (800c9c4 <_printf_float+0x2f8>)
 800c738:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c73c:	f7f4 f9d8 	bl	8000af0 <__aeabi_dcmple>
 800c740:	bb30      	cbnz	r0, 800c790 <_printf_float+0xc4>
 800c742:	2200      	movs	r2, #0
 800c744:	2300      	movs	r3, #0
 800c746:	4640      	mov	r0, r8
 800c748:	4649      	mov	r1, r9
 800c74a:	f7f4 f9c7 	bl	8000adc <__aeabi_dcmplt>
 800c74e:	b110      	cbz	r0, 800c756 <_printf_float+0x8a>
 800c750:	232d      	movs	r3, #45	; 0x2d
 800c752:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c756:	4a9c      	ldr	r2, [pc, #624]	; (800c9c8 <_printf_float+0x2fc>)
 800c758:	4b9c      	ldr	r3, [pc, #624]	; (800c9cc <_printf_float+0x300>)
 800c75a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c75e:	bf8c      	ite	hi
 800c760:	4690      	movhi	r8, r2
 800c762:	4698      	movls	r8, r3
 800c764:	2303      	movs	r3, #3
 800c766:	f02b 0204 	bic.w	r2, fp, #4
 800c76a:	6123      	str	r3, [r4, #16]
 800c76c:	6022      	str	r2, [r4, #0]
 800c76e:	f04f 0900 	mov.w	r9, #0
 800c772:	9700      	str	r7, [sp, #0]
 800c774:	4633      	mov	r3, r6
 800c776:	aa0b      	add	r2, sp, #44	; 0x2c
 800c778:	4621      	mov	r1, r4
 800c77a:	4628      	mov	r0, r5
 800c77c:	f000 f9e6 	bl	800cb4c <_printf_common>
 800c780:	3001      	adds	r0, #1
 800c782:	f040 808d 	bne.w	800c8a0 <_printf_float+0x1d4>
 800c786:	f04f 30ff 	mov.w	r0, #4294967295
 800c78a:	b00d      	add	sp, #52	; 0x34
 800c78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c790:	4642      	mov	r2, r8
 800c792:	464b      	mov	r3, r9
 800c794:	4640      	mov	r0, r8
 800c796:	4649      	mov	r1, r9
 800c798:	f7f4 f9c8 	bl	8000b2c <__aeabi_dcmpun>
 800c79c:	b110      	cbz	r0, 800c7a4 <_printf_float+0xd8>
 800c79e:	4a8c      	ldr	r2, [pc, #560]	; (800c9d0 <_printf_float+0x304>)
 800c7a0:	4b8c      	ldr	r3, [pc, #560]	; (800c9d4 <_printf_float+0x308>)
 800c7a2:	e7da      	b.n	800c75a <_printf_float+0x8e>
 800c7a4:	6861      	ldr	r1, [r4, #4]
 800c7a6:	1c4b      	adds	r3, r1, #1
 800c7a8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c7ac:	a80a      	add	r0, sp, #40	; 0x28
 800c7ae:	d13e      	bne.n	800c82e <_printf_float+0x162>
 800c7b0:	2306      	movs	r3, #6
 800c7b2:	6063      	str	r3, [r4, #4]
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c7ba:	ab09      	add	r3, sp, #36	; 0x24
 800c7bc:	9300      	str	r3, [sp, #0]
 800c7be:	ec49 8b10 	vmov	d0, r8, r9
 800c7c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c7c6:	6022      	str	r2, [r4, #0]
 800c7c8:	f8cd a004 	str.w	sl, [sp, #4]
 800c7cc:	6861      	ldr	r1, [r4, #4]
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	f7ff fee7 	bl	800c5a2 <__cvt>
 800c7d4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c7d8:	2b47      	cmp	r3, #71	; 0x47
 800c7da:	4680      	mov	r8, r0
 800c7dc:	d109      	bne.n	800c7f2 <_printf_float+0x126>
 800c7de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7e0:	1cd8      	adds	r0, r3, #3
 800c7e2:	db02      	blt.n	800c7ea <_printf_float+0x11e>
 800c7e4:	6862      	ldr	r2, [r4, #4]
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	dd47      	ble.n	800c87a <_printf_float+0x1ae>
 800c7ea:	f1aa 0a02 	sub.w	sl, sl, #2
 800c7ee:	fa5f fa8a 	uxtb.w	sl, sl
 800c7f2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c7f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7f8:	d824      	bhi.n	800c844 <_printf_float+0x178>
 800c7fa:	3901      	subs	r1, #1
 800c7fc:	4652      	mov	r2, sl
 800c7fe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c802:	9109      	str	r1, [sp, #36]	; 0x24
 800c804:	f7ff ff2e 	bl	800c664 <__exponent>
 800c808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c80a:	1813      	adds	r3, r2, r0
 800c80c:	2a01      	cmp	r2, #1
 800c80e:	4681      	mov	r9, r0
 800c810:	6123      	str	r3, [r4, #16]
 800c812:	dc02      	bgt.n	800c81a <_printf_float+0x14e>
 800c814:	6822      	ldr	r2, [r4, #0]
 800c816:	07d1      	lsls	r1, r2, #31
 800c818:	d501      	bpl.n	800c81e <_printf_float+0x152>
 800c81a:	3301      	adds	r3, #1
 800c81c:	6123      	str	r3, [r4, #16]
 800c81e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c822:	2b00      	cmp	r3, #0
 800c824:	d0a5      	beq.n	800c772 <_printf_float+0xa6>
 800c826:	232d      	movs	r3, #45	; 0x2d
 800c828:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c82c:	e7a1      	b.n	800c772 <_printf_float+0xa6>
 800c82e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c832:	f000 8177 	beq.w	800cb24 <_printf_float+0x458>
 800c836:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c83a:	d1bb      	bne.n	800c7b4 <_printf_float+0xe8>
 800c83c:	2900      	cmp	r1, #0
 800c83e:	d1b9      	bne.n	800c7b4 <_printf_float+0xe8>
 800c840:	2301      	movs	r3, #1
 800c842:	e7b6      	b.n	800c7b2 <_printf_float+0xe6>
 800c844:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c848:	d119      	bne.n	800c87e <_printf_float+0x1b2>
 800c84a:	2900      	cmp	r1, #0
 800c84c:	6863      	ldr	r3, [r4, #4]
 800c84e:	dd0c      	ble.n	800c86a <_printf_float+0x19e>
 800c850:	6121      	str	r1, [r4, #16]
 800c852:	b913      	cbnz	r3, 800c85a <_printf_float+0x18e>
 800c854:	6822      	ldr	r2, [r4, #0]
 800c856:	07d2      	lsls	r2, r2, #31
 800c858:	d502      	bpl.n	800c860 <_printf_float+0x194>
 800c85a:	3301      	adds	r3, #1
 800c85c:	440b      	add	r3, r1
 800c85e:	6123      	str	r3, [r4, #16]
 800c860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c862:	65a3      	str	r3, [r4, #88]	; 0x58
 800c864:	f04f 0900 	mov.w	r9, #0
 800c868:	e7d9      	b.n	800c81e <_printf_float+0x152>
 800c86a:	b913      	cbnz	r3, 800c872 <_printf_float+0x1a6>
 800c86c:	6822      	ldr	r2, [r4, #0]
 800c86e:	07d0      	lsls	r0, r2, #31
 800c870:	d501      	bpl.n	800c876 <_printf_float+0x1aa>
 800c872:	3302      	adds	r3, #2
 800c874:	e7f3      	b.n	800c85e <_printf_float+0x192>
 800c876:	2301      	movs	r3, #1
 800c878:	e7f1      	b.n	800c85e <_printf_float+0x192>
 800c87a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c87e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c882:	4293      	cmp	r3, r2
 800c884:	db05      	blt.n	800c892 <_printf_float+0x1c6>
 800c886:	6822      	ldr	r2, [r4, #0]
 800c888:	6123      	str	r3, [r4, #16]
 800c88a:	07d1      	lsls	r1, r2, #31
 800c88c:	d5e8      	bpl.n	800c860 <_printf_float+0x194>
 800c88e:	3301      	adds	r3, #1
 800c890:	e7e5      	b.n	800c85e <_printf_float+0x192>
 800c892:	2b00      	cmp	r3, #0
 800c894:	bfd4      	ite	le
 800c896:	f1c3 0302 	rsble	r3, r3, #2
 800c89a:	2301      	movgt	r3, #1
 800c89c:	4413      	add	r3, r2
 800c89e:	e7de      	b.n	800c85e <_printf_float+0x192>
 800c8a0:	6823      	ldr	r3, [r4, #0]
 800c8a2:	055a      	lsls	r2, r3, #21
 800c8a4:	d407      	bmi.n	800c8b6 <_printf_float+0x1ea>
 800c8a6:	6923      	ldr	r3, [r4, #16]
 800c8a8:	4642      	mov	r2, r8
 800c8aa:	4631      	mov	r1, r6
 800c8ac:	4628      	mov	r0, r5
 800c8ae:	47b8      	blx	r7
 800c8b0:	3001      	adds	r0, #1
 800c8b2:	d12b      	bne.n	800c90c <_printf_float+0x240>
 800c8b4:	e767      	b.n	800c786 <_printf_float+0xba>
 800c8b6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c8ba:	f240 80dc 	bls.w	800ca76 <_printf_float+0x3aa>
 800c8be:	2200      	movs	r2, #0
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c8c6:	f7f4 f8ff 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	d033      	beq.n	800c936 <_printf_float+0x26a>
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	4a41      	ldr	r2, [pc, #260]	; (800c9d8 <_printf_float+0x30c>)
 800c8d2:	4631      	mov	r1, r6
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	47b8      	blx	r7
 800c8d8:	3001      	adds	r0, #1
 800c8da:	f43f af54 	beq.w	800c786 <_printf_float+0xba>
 800c8de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	db02      	blt.n	800c8ec <_printf_float+0x220>
 800c8e6:	6823      	ldr	r3, [r4, #0]
 800c8e8:	07d8      	lsls	r0, r3, #31
 800c8ea:	d50f      	bpl.n	800c90c <_printf_float+0x240>
 800c8ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8f0:	4631      	mov	r1, r6
 800c8f2:	4628      	mov	r0, r5
 800c8f4:	47b8      	blx	r7
 800c8f6:	3001      	adds	r0, #1
 800c8f8:	f43f af45 	beq.w	800c786 <_printf_float+0xba>
 800c8fc:	f04f 0800 	mov.w	r8, #0
 800c900:	f104 091a 	add.w	r9, r4, #26
 800c904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c906:	3b01      	subs	r3, #1
 800c908:	4543      	cmp	r3, r8
 800c90a:	dc09      	bgt.n	800c920 <_printf_float+0x254>
 800c90c:	6823      	ldr	r3, [r4, #0]
 800c90e:	079b      	lsls	r3, r3, #30
 800c910:	f100 8103 	bmi.w	800cb1a <_printf_float+0x44e>
 800c914:	68e0      	ldr	r0, [r4, #12]
 800c916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c918:	4298      	cmp	r0, r3
 800c91a:	bfb8      	it	lt
 800c91c:	4618      	movlt	r0, r3
 800c91e:	e734      	b.n	800c78a <_printf_float+0xbe>
 800c920:	2301      	movs	r3, #1
 800c922:	464a      	mov	r2, r9
 800c924:	4631      	mov	r1, r6
 800c926:	4628      	mov	r0, r5
 800c928:	47b8      	blx	r7
 800c92a:	3001      	adds	r0, #1
 800c92c:	f43f af2b 	beq.w	800c786 <_printf_float+0xba>
 800c930:	f108 0801 	add.w	r8, r8, #1
 800c934:	e7e6      	b.n	800c904 <_printf_float+0x238>
 800c936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c938:	2b00      	cmp	r3, #0
 800c93a:	dc2b      	bgt.n	800c994 <_printf_float+0x2c8>
 800c93c:	2301      	movs	r3, #1
 800c93e:	4a26      	ldr	r2, [pc, #152]	; (800c9d8 <_printf_float+0x30c>)
 800c940:	4631      	mov	r1, r6
 800c942:	4628      	mov	r0, r5
 800c944:	47b8      	blx	r7
 800c946:	3001      	adds	r0, #1
 800c948:	f43f af1d 	beq.w	800c786 <_printf_float+0xba>
 800c94c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c94e:	b923      	cbnz	r3, 800c95a <_printf_float+0x28e>
 800c950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c952:	b913      	cbnz	r3, 800c95a <_printf_float+0x28e>
 800c954:	6823      	ldr	r3, [r4, #0]
 800c956:	07d9      	lsls	r1, r3, #31
 800c958:	d5d8      	bpl.n	800c90c <_printf_float+0x240>
 800c95a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c95e:	4631      	mov	r1, r6
 800c960:	4628      	mov	r0, r5
 800c962:	47b8      	blx	r7
 800c964:	3001      	adds	r0, #1
 800c966:	f43f af0e 	beq.w	800c786 <_printf_float+0xba>
 800c96a:	f04f 0900 	mov.w	r9, #0
 800c96e:	f104 0a1a 	add.w	sl, r4, #26
 800c972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c974:	425b      	negs	r3, r3
 800c976:	454b      	cmp	r3, r9
 800c978:	dc01      	bgt.n	800c97e <_printf_float+0x2b2>
 800c97a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c97c:	e794      	b.n	800c8a8 <_printf_float+0x1dc>
 800c97e:	2301      	movs	r3, #1
 800c980:	4652      	mov	r2, sl
 800c982:	4631      	mov	r1, r6
 800c984:	4628      	mov	r0, r5
 800c986:	47b8      	blx	r7
 800c988:	3001      	adds	r0, #1
 800c98a:	f43f aefc 	beq.w	800c786 <_printf_float+0xba>
 800c98e:	f109 0901 	add.w	r9, r9, #1
 800c992:	e7ee      	b.n	800c972 <_printf_float+0x2a6>
 800c994:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c996:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c998:	429a      	cmp	r2, r3
 800c99a:	bfa8      	it	ge
 800c99c:	461a      	movge	r2, r3
 800c99e:	2a00      	cmp	r2, #0
 800c9a0:	4691      	mov	r9, r2
 800c9a2:	dd07      	ble.n	800c9b4 <_printf_float+0x2e8>
 800c9a4:	4613      	mov	r3, r2
 800c9a6:	4631      	mov	r1, r6
 800c9a8:	4642      	mov	r2, r8
 800c9aa:	4628      	mov	r0, r5
 800c9ac:	47b8      	blx	r7
 800c9ae:	3001      	adds	r0, #1
 800c9b0:	f43f aee9 	beq.w	800c786 <_printf_float+0xba>
 800c9b4:	f104 031a 	add.w	r3, r4, #26
 800c9b8:	f04f 0b00 	mov.w	fp, #0
 800c9bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9c0:	9306      	str	r3, [sp, #24]
 800c9c2:	e015      	b.n	800c9f0 <_printf_float+0x324>
 800c9c4:	7fefffff 	.word	0x7fefffff
 800c9c8:	080110a0 	.word	0x080110a0
 800c9cc:	0801109c 	.word	0x0801109c
 800c9d0:	080110a8 	.word	0x080110a8
 800c9d4:	080110a4 	.word	0x080110a4
 800c9d8:	080110ac 	.word	0x080110ac
 800c9dc:	2301      	movs	r3, #1
 800c9de:	9a06      	ldr	r2, [sp, #24]
 800c9e0:	4631      	mov	r1, r6
 800c9e2:	4628      	mov	r0, r5
 800c9e4:	47b8      	blx	r7
 800c9e6:	3001      	adds	r0, #1
 800c9e8:	f43f aecd 	beq.w	800c786 <_printf_float+0xba>
 800c9ec:	f10b 0b01 	add.w	fp, fp, #1
 800c9f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c9f4:	ebaa 0309 	sub.w	r3, sl, r9
 800c9f8:	455b      	cmp	r3, fp
 800c9fa:	dcef      	bgt.n	800c9dc <_printf_float+0x310>
 800c9fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca00:	429a      	cmp	r2, r3
 800ca02:	44d0      	add	r8, sl
 800ca04:	db15      	blt.n	800ca32 <_printf_float+0x366>
 800ca06:	6823      	ldr	r3, [r4, #0]
 800ca08:	07da      	lsls	r2, r3, #31
 800ca0a:	d412      	bmi.n	800ca32 <_printf_float+0x366>
 800ca0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca10:	eba3 020a 	sub.w	r2, r3, sl
 800ca14:	eba3 0a01 	sub.w	sl, r3, r1
 800ca18:	4592      	cmp	sl, r2
 800ca1a:	bfa8      	it	ge
 800ca1c:	4692      	movge	sl, r2
 800ca1e:	f1ba 0f00 	cmp.w	sl, #0
 800ca22:	dc0e      	bgt.n	800ca42 <_printf_float+0x376>
 800ca24:	f04f 0800 	mov.w	r8, #0
 800ca28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca2c:	f104 091a 	add.w	r9, r4, #26
 800ca30:	e019      	b.n	800ca66 <_printf_float+0x39a>
 800ca32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca36:	4631      	mov	r1, r6
 800ca38:	4628      	mov	r0, r5
 800ca3a:	47b8      	blx	r7
 800ca3c:	3001      	adds	r0, #1
 800ca3e:	d1e5      	bne.n	800ca0c <_printf_float+0x340>
 800ca40:	e6a1      	b.n	800c786 <_printf_float+0xba>
 800ca42:	4653      	mov	r3, sl
 800ca44:	4642      	mov	r2, r8
 800ca46:	4631      	mov	r1, r6
 800ca48:	4628      	mov	r0, r5
 800ca4a:	47b8      	blx	r7
 800ca4c:	3001      	adds	r0, #1
 800ca4e:	d1e9      	bne.n	800ca24 <_printf_float+0x358>
 800ca50:	e699      	b.n	800c786 <_printf_float+0xba>
 800ca52:	2301      	movs	r3, #1
 800ca54:	464a      	mov	r2, r9
 800ca56:	4631      	mov	r1, r6
 800ca58:	4628      	mov	r0, r5
 800ca5a:	47b8      	blx	r7
 800ca5c:	3001      	adds	r0, #1
 800ca5e:	f43f ae92 	beq.w	800c786 <_printf_float+0xba>
 800ca62:	f108 0801 	add.w	r8, r8, #1
 800ca66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca6a:	1a9b      	subs	r3, r3, r2
 800ca6c:	eba3 030a 	sub.w	r3, r3, sl
 800ca70:	4543      	cmp	r3, r8
 800ca72:	dcee      	bgt.n	800ca52 <_printf_float+0x386>
 800ca74:	e74a      	b.n	800c90c <_printf_float+0x240>
 800ca76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca78:	2a01      	cmp	r2, #1
 800ca7a:	dc01      	bgt.n	800ca80 <_printf_float+0x3b4>
 800ca7c:	07db      	lsls	r3, r3, #31
 800ca7e:	d53a      	bpl.n	800caf6 <_printf_float+0x42a>
 800ca80:	2301      	movs	r3, #1
 800ca82:	4642      	mov	r2, r8
 800ca84:	4631      	mov	r1, r6
 800ca86:	4628      	mov	r0, r5
 800ca88:	47b8      	blx	r7
 800ca8a:	3001      	adds	r0, #1
 800ca8c:	f43f ae7b 	beq.w	800c786 <_printf_float+0xba>
 800ca90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca94:	4631      	mov	r1, r6
 800ca96:	4628      	mov	r0, r5
 800ca98:	47b8      	blx	r7
 800ca9a:	3001      	adds	r0, #1
 800ca9c:	f108 0801 	add.w	r8, r8, #1
 800caa0:	f43f ae71 	beq.w	800c786 <_printf_float+0xba>
 800caa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caa6:	2200      	movs	r2, #0
 800caa8:	f103 3aff 	add.w	sl, r3, #4294967295
 800caac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cab0:	2300      	movs	r3, #0
 800cab2:	f7f4 f809 	bl	8000ac8 <__aeabi_dcmpeq>
 800cab6:	b9c8      	cbnz	r0, 800caec <_printf_float+0x420>
 800cab8:	4653      	mov	r3, sl
 800caba:	4642      	mov	r2, r8
 800cabc:	4631      	mov	r1, r6
 800cabe:	4628      	mov	r0, r5
 800cac0:	47b8      	blx	r7
 800cac2:	3001      	adds	r0, #1
 800cac4:	d10e      	bne.n	800cae4 <_printf_float+0x418>
 800cac6:	e65e      	b.n	800c786 <_printf_float+0xba>
 800cac8:	2301      	movs	r3, #1
 800caca:	4652      	mov	r2, sl
 800cacc:	4631      	mov	r1, r6
 800cace:	4628      	mov	r0, r5
 800cad0:	47b8      	blx	r7
 800cad2:	3001      	adds	r0, #1
 800cad4:	f43f ae57 	beq.w	800c786 <_printf_float+0xba>
 800cad8:	f108 0801 	add.w	r8, r8, #1
 800cadc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cade:	3b01      	subs	r3, #1
 800cae0:	4543      	cmp	r3, r8
 800cae2:	dcf1      	bgt.n	800cac8 <_printf_float+0x3fc>
 800cae4:	464b      	mov	r3, r9
 800cae6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800caea:	e6de      	b.n	800c8aa <_printf_float+0x1de>
 800caec:	f04f 0800 	mov.w	r8, #0
 800caf0:	f104 0a1a 	add.w	sl, r4, #26
 800caf4:	e7f2      	b.n	800cadc <_printf_float+0x410>
 800caf6:	2301      	movs	r3, #1
 800caf8:	e7df      	b.n	800caba <_printf_float+0x3ee>
 800cafa:	2301      	movs	r3, #1
 800cafc:	464a      	mov	r2, r9
 800cafe:	4631      	mov	r1, r6
 800cb00:	4628      	mov	r0, r5
 800cb02:	47b8      	blx	r7
 800cb04:	3001      	adds	r0, #1
 800cb06:	f43f ae3e 	beq.w	800c786 <_printf_float+0xba>
 800cb0a:	f108 0801 	add.w	r8, r8, #1
 800cb0e:	68e3      	ldr	r3, [r4, #12]
 800cb10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb12:	1a9b      	subs	r3, r3, r2
 800cb14:	4543      	cmp	r3, r8
 800cb16:	dcf0      	bgt.n	800cafa <_printf_float+0x42e>
 800cb18:	e6fc      	b.n	800c914 <_printf_float+0x248>
 800cb1a:	f04f 0800 	mov.w	r8, #0
 800cb1e:	f104 0919 	add.w	r9, r4, #25
 800cb22:	e7f4      	b.n	800cb0e <_printf_float+0x442>
 800cb24:	2900      	cmp	r1, #0
 800cb26:	f43f ae8b 	beq.w	800c840 <_printf_float+0x174>
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800cb30:	ab09      	add	r3, sp, #36	; 0x24
 800cb32:	9300      	str	r3, [sp, #0]
 800cb34:	ec49 8b10 	vmov	d0, r8, r9
 800cb38:	6022      	str	r2, [r4, #0]
 800cb3a:	f8cd a004 	str.w	sl, [sp, #4]
 800cb3e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cb42:	4628      	mov	r0, r5
 800cb44:	f7ff fd2d 	bl	800c5a2 <__cvt>
 800cb48:	4680      	mov	r8, r0
 800cb4a:	e648      	b.n	800c7de <_printf_float+0x112>

0800cb4c <_printf_common>:
 800cb4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb50:	4691      	mov	r9, r2
 800cb52:	461f      	mov	r7, r3
 800cb54:	688a      	ldr	r2, [r1, #8]
 800cb56:	690b      	ldr	r3, [r1, #16]
 800cb58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	bfb8      	it	lt
 800cb60:	4613      	movlt	r3, r2
 800cb62:	f8c9 3000 	str.w	r3, [r9]
 800cb66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb6a:	4606      	mov	r6, r0
 800cb6c:	460c      	mov	r4, r1
 800cb6e:	b112      	cbz	r2, 800cb76 <_printf_common+0x2a>
 800cb70:	3301      	adds	r3, #1
 800cb72:	f8c9 3000 	str.w	r3, [r9]
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	0699      	lsls	r1, r3, #26
 800cb7a:	bf42      	ittt	mi
 800cb7c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cb80:	3302      	addmi	r3, #2
 800cb82:	f8c9 3000 	strmi.w	r3, [r9]
 800cb86:	6825      	ldr	r5, [r4, #0]
 800cb88:	f015 0506 	ands.w	r5, r5, #6
 800cb8c:	d107      	bne.n	800cb9e <_printf_common+0x52>
 800cb8e:	f104 0a19 	add.w	sl, r4, #25
 800cb92:	68e3      	ldr	r3, [r4, #12]
 800cb94:	f8d9 2000 	ldr.w	r2, [r9]
 800cb98:	1a9b      	subs	r3, r3, r2
 800cb9a:	42ab      	cmp	r3, r5
 800cb9c:	dc28      	bgt.n	800cbf0 <_printf_common+0xa4>
 800cb9e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cba2:	6822      	ldr	r2, [r4, #0]
 800cba4:	3300      	adds	r3, #0
 800cba6:	bf18      	it	ne
 800cba8:	2301      	movne	r3, #1
 800cbaa:	0692      	lsls	r2, r2, #26
 800cbac:	d42d      	bmi.n	800cc0a <_printf_common+0xbe>
 800cbae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cbb2:	4639      	mov	r1, r7
 800cbb4:	4630      	mov	r0, r6
 800cbb6:	47c0      	blx	r8
 800cbb8:	3001      	adds	r0, #1
 800cbba:	d020      	beq.n	800cbfe <_printf_common+0xb2>
 800cbbc:	6823      	ldr	r3, [r4, #0]
 800cbbe:	68e5      	ldr	r5, [r4, #12]
 800cbc0:	f8d9 2000 	ldr.w	r2, [r9]
 800cbc4:	f003 0306 	and.w	r3, r3, #6
 800cbc8:	2b04      	cmp	r3, #4
 800cbca:	bf08      	it	eq
 800cbcc:	1aad      	subeq	r5, r5, r2
 800cbce:	68a3      	ldr	r3, [r4, #8]
 800cbd0:	6922      	ldr	r2, [r4, #16]
 800cbd2:	bf0c      	ite	eq
 800cbd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cbd8:	2500      	movne	r5, #0
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	bfc4      	itt	gt
 800cbde:	1a9b      	subgt	r3, r3, r2
 800cbe0:	18ed      	addgt	r5, r5, r3
 800cbe2:	f04f 0900 	mov.w	r9, #0
 800cbe6:	341a      	adds	r4, #26
 800cbe8:	454d      	cmp	r5, r9
 800cbea:	d11a      	bne.n	800cc22 <_printf_common+0xd6>
 800cbec:	2000      	movs	r0, #0
 800cbee:	e008      	b.n	800cc02 <_printf_common+0xb6>
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	4652      	mov	r2, sl
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	4630      	mov	r0, r6
 800cbf8:	47c0      	blx	r8
 800cbfa:	3001      	adds	r0, #1
 800cbfc:	d103      	bne.n	800cc06 <_printf_common+0xba>
 800cbfe:	f04f 30ff 	mov.w	r0, #4294967295
 800cc02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc06:	3501      	adds	r5, #1
 800cc08:	e7c3      	b.n	800cb92 <_printf_common+0x46>
 800cc0a:	18e1      	adds	r1, r4, r3
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	2030      	movs	r0, #48	; 0x30
 800cc10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cc14:	4422      	add	r2, r4
 800cc16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cc1a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cc1e:	3302      	adds	r3, #2
 800cc20:	e7c5      	b.n	800cbae <_printf_common+0x62>
 800cc22:	2301      	movs	r3, #1
 800cc24:	4622      	mov	r2, r4
 800cc26:	4639      	mov	r1, r7
 800cc28:	4630      	mov	r0, r6
 800cc2a:	47c0      	blx	r8
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	d0e6      	beq.n	800cbfe <_printf_common+0xb2>
 800cc30:	f109 0901 	add.w	r9, r9, #1
 800cc34:	e7d8      	b.n	800cbe8 <_printf_common+0x9c>
	...

0800cc38 <_printf_i>:
 800cc38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc3c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cc40:	460c      	mov	r4, r1
 800cc42:	7e09      	ldrb	r1, [r1, #24]
 800cc44:	b085      	sub	sp, #20
 800cc46:	296e      	cmp	r1, #110	; 0x6e
 800cc48:	4617      	mov	r7, r2
 800cc4a:	4606      	mov	r6, r0
 800cc4c:	4698      	mov	r8, r3
 800cc4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc50:	f000 80b3 	beq.w	800cdba <_printf_i+0x182>
 800cc54:	d822      	bhi.n	800cc9c <_printf_i+0x64>
 800cc56:	2963      	cmp	r1, #99	; 0x63
 800cc58:	d036      	beq.n	800ccc8 <_printf_i+0x90>
 800cc5a:	d80a      	bhi.n	800cc72 <_printf_i+0x3a>
 800cc5c:	2900      	cmp	r1, #0
 800cc5e:	f000 80b9 	beq.w	800cdd4 <_printf_i+0x19c>
 800cc62:	2958      	cmp	r1, #88	; 0x58
 800cc64:	f000 8083 	beq.w	800cd6e <_printf_i+0x136>
 800cc68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc6c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cc70:	e032      	b.n	800ccd8 <_printf_i+0xa0>
 800cc72:	2964      	cmp	r1, #100	; 0x64
 800cc74:	d001      	beq.n	800cc7a <_printf_i+0x42>
 800cc76:	2969      	cmp	r1, #105	; 0x69
 800cc78:	d1f6      	bne.n	800cc68 <_printf_i+0x30>
 800cc7a:	6820      	ldr	r0, [r4, #0]
 800cc7c:	6813      	ldr	r3, [r2, #0]
 800cc7e:	0605      	lsls	r5, r0, #24
 800cc80:	f103 0104 	add.w	r1, r3, #4
 800cc84:	d52a      	bpl.n	800ccdc <_printf_i+0xa4>
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6011      	str	r1, [r2, #0]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	da03      	bge.n	800cc96 <_printf_i+0x5e>
 800cc8e:	222d      	movs	r2, #45	; 0x2d
 800cc90:	425b      	negs	r3, r3
 800cc92:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cc96:	486f      	ldr	r0, [pc, #444]	; (800ce54 <_printf_i+0x21c>)
 800cc98:	220a      	movs	r2, #10
 800cc9a:	e039      	b.n	800cd10 <_printf_i+0xd8>
 800cc9c:	2973      	cmp	r1, #115	; 0x73
 800cc9e:	f000 809d 	beq.w	800cddc <_printf_i+0x1a4>
 800cca2:	d808      	bhi.n	800ccb6 <_printf_i+0x7e>
 800cca4:	296f      	cmp	r1, #111	; 0x6f
 800cca6:	d020      	beq.n	800ccea <_printf_i+0xb2>
 800cca8:	2970      	cmp	r1, #112	; 0x70
 800ccaa:	d1dd      	bne.n	800cc68 <_printf_i+0x30>
 800ccac:	6823      	ldr	r3, [r4, #0]
 800ccae:	f043 0320 	orr.w	r3, r3, #32
 800ccb2:	6023      	str	r3, [r4, #0]
 800ccb4:	e003      	b.n	800ccbe <_printf_i+0x86>
 800ccb6:	2975      	cmp	r1, #117	; 0x75
 800ccb8:	d017      	beq.n	800ccea <_printf_i+0xb2>
 800ccba:	2978      	cmp	r1, #120	; 0x78
 800ccbc:	d1d4      	bne.n	800cc68 <_printf_i+0x30>
 800ccbe:	2378      	movs	r3, #120	; 0x78
 800ccc0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ccc4:	4864      	ldr	r0, [pc, #400]	; (800ce58 <_printf_i+0x220>)
 800ccc6:	e055      	b.n	800cd74 <_printf_i+0x13c>
 800ccc8:	6813      	ldr	r3, [r2, #0]
 800ccca:	1d19      	adds	r1, r3, #4
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	6011      	str	r1, [r2, #0]
 800ccd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ccd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ccd8:	2301      	movs	r3, #1
 800ccda:	e08c      	b.n	800cdf6 <_printf_i+0x1be>
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	6011      	str	r1, [r2, #0]
 800cce0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cce4:	bf18      	it	ne
 800cce6:	b21b      	sxthne	r3, r3
 800cce8:	e7cf      	b.n	800cc8a <_printf_i+0x52>
 800ccea:	6813      	ldr	r3, [r2, #0]
 800ccec:	6825      	ldr	r5, [r4, #0]
 800ccee:	1d18      	adds	r0, r3, #4
 800ccf0:	6010      	str	r0, [r2, #0]
 800ccf2:	0628      	lsls	r0, r5, #24
 800ccf4:	d501      	bpl.n	800ccfa <_printf_i+0xc2>
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	e002      	b.n	800cd00 <_printf_i+0xc8>
 800ccfa:	0668      	lsls	r0, r5, #25
 800ccfc:	d5fb      	bpl.n	800ccf6 <_printf_i+0xbe>
 800ccfe:	881b      	ldrh	r3, [r3, #0]
 800cd00:	4854      	ldr	r0, [pc, #336]	; (800ce54 <_printf_i+0x21c>)
 800cd02:	296f      	cmp	r1, #111	; 0x6f
 800cd04:	bf14      	ite	ne
 800cd06:	220a      	movne	r2, #10
 800cd08:	2208      	moveq	r2, #8
 800cd0a:	2100      	movs	r1, #0
 800cd0c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cd10:	6865      	ldr	r5, [r4, #4]
 800cd12:	60a5      	str	r5, [r4, #8]
 800cd14:	2d00      	cmp	r5, #0
 800cd16:	f2c0 8095 	blt.w	800ce44 <_printf_i+0x20c>
 800cd1a:	6821      	ldr	r1, [r4, #0]
 800cd1c:	f021 0104 	bic.w	r1, r1, #4
 800cd20:	6021      	str	r1, [r4, #0]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d13d      	bne.n	800cda2 <_printf_i+0x16a>
 800cd26:	2d00      	cmp	r5, #0
 800cd28:	f040 808e 	bne.w	800ce48 <_printf_i+0x210>
 800cd2c:	4665      	mov	r5, ip
 800cd2e:	2a08      	cmp	r2, #8
 800cd30:	d10b      	bne.n	800cd4a <_printf_i+0x112>
 800cd32:	6823      	ldr	r3, [r4, #0]
 800cd34:	07db      	lsls	r3, r3, #31
 800cd36:	d508      	bpl.n	800cd4a <_printf_i+0x112>
 800cd38:	6923      	ldr	r3, [r4, #16]
 800cd3a:	6862      	ldr	r2, [r4, #4]
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	bfde      	ittt	le
 800cd40:	2330      	movle	r3, #48	; 0x30
 800cd42:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cd46:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cd4a:	ebac 0305 	sub.w	r3, ip, r5
 800cd4e:	6123      	str	r3, [r4, #16]
 800cd50:	f8cd 8000 	str.w	r8, [sp]
 800cd54:	463b      	mov	r3, r7
 800cd56:	aa03      	add	r2, sp, #12
 800cd58:	4621      	mov	r1, r4
 800cd5a:	4630      	mov	r0, r6
 800cd5c:	f7ff fef6 	bl	800cb4c <_printf_common>
 800cd60:	3001      	adds	r0, #1
 800cd62:	d14d      	bne.n	800ce00 <_printf_i+0x1c8>
 800cd64:	f04f 30ff 	mov.w	r0, #4294967295
 800cd68:	b005      	add	sp, #20
 800cd6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd6e:	4839      	ldr	r0, [pc, #228]	; (800ce54 <_printf_i+0x21c>)
 800cd70:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cd74:	6813      	ldr	r3, [r2, #0]
 800cd76:	6821      	ldr	r1, [r4, #0]
 800cd78:	1d1d      	adds	r5, r3, #4
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	6015      	str	r5, [r2, #0]
 800cd7e:	060a      	lsls	r2, r1, #24
 800cd80:	d50b      	bpl.n	800cd9a <_printf_i+0x162>
 800cd82:	07ca      	lsls	r2, r1, #31
 800cd84:	bf44      	itt	mi
 800cd86:	f041 0120 	orrmi.w	r1, r1, #32
 800cd8a:	6021      	strmi	r1, [r4, #0]
 800cd8c:	b91b      	cbnz	r3, 800cd96 <_printf_i+0x15e>
 800cd8e:	6822      	ldr	r2, [r4, #0]
 800cd90:	f022 0220 	bic.w	r2, r2, #32
 800cd94:	6022      	str	r2, [r4, #0]
 800cd96:	2210      	movs	r2, #16
 800cd98:	e7b7      	b.n	800cd0a <_printf_i+0xd2>
 800cd9a:	064d      	lsls	r5, r1, #25
 800cd9c:	bf48      	it	mi
 800cd9e:	b29b      	uxthmi	r3, r3
 800cda0:	e7ef      	b.n	800cd82 <_printf_i+0x14a>
 800cda2:	4665      	mov	r5, ip
 800cda4:	fbb3 f1f2 	udiv	r1, r3, r2
 800cda8:	fb02 3311 	mls	r3, r2, r1, r3
 800cdac:	5cc3      	ldrb	r3, [r0, r3]
 800cdae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	2900      	cmp	r1, #0
 800cdb6:	d1f5      	bne.n	800cda4 <_printf_i+0x16c>
 800cdb8:	e7b9      	b.n	800cd2e <_printf_i+0xf6>
 800cdba:	6813      	ldr	r3, [r2, #0]
 800cdbc:	6825      	ldr	r5, [r4, #0]
 800cdbe:	6961      	ldr	r1, [r4, #20]
 800cdc0:	1d18      	adds	r0, r3, #4
 800cdc2:	6010      	str	r0, [r2, #0]
 800cdc4:	0628      	lsls	r0, r5, #24
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	d501      	bpl.n	800cdce <_printf_i+0x196>
 800cdca:	6019      	str	r1, [r3, #0]
 800cdcc:	e002      	b.n	800cdd4 <_printf_i+0x19c>
 800cdce:	066a      	lsls	r2, r5, #25
 800cdd0:	d5fb      	bpl.n	800cdca <_printf_i+0x192>
 800cdd2:	8019      	strh	r1, [r3, #0]
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	6123      	str	r3, [r4, #16]
 800cdd8:	4665      	mov	r5, ip
 800cdda:	e7b9      	b.n	800cd50 <_printf_i+0x118>
 800cddc:	6813      	ldr	r3, [r2, #0]
 800cdde:	1d19      	adds	r1, r3, #4
 800cde0:	6011      	str	r1, [r2, #0]
 800cde2:	681d      	ldr	r5, [r3, #0]
 800cde4:	6862      	ldr	r2, [r4, #4]
 800cde6:	2100      	movs	r1, #0
 800cde8:	4628      	mov	r0, r5
 800cdea:	f7f3 f9f9 	bl	80001e0 <memchr>
 800cdee:	b108      	cbz	r0, 800cdf4 <_printf_i+0x1bc>
 800cdf0:	1b40      	subs	r0, r0, r5
 800cdf2:	6060      	str	r0, [r4, #4]
 800cdf4:	6863      	ldr	r3, [r4, #4]
 800cdf6:	6123      	str	r3, [r4, #16]
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdfe:	e7a7      	b.n	800cd50 <_printf_i+0x118>
 800ce00:	6923      	ldr	r3, [r4, #16]
 800ce02:	462a      	mov	r2, r5
 800ce04:	4639      	mov	r1, r7
 800ce06:	4630      	mov	r0, r6
 800ce08:	47c0      	blx	r8
 800ce0a:	3001      	adds	r0, #1
 800ce0c:	d0aa      	beq.n	800cd64 <_printf_i+0x12c>
 800ce0e:	6823      	ldr	r3, [r4, #0]
 800ce10:	079b      	lsls	r3, r3, #30
 800ce12:	d413      	bmi.n	800ce3c <_printf_i+0x204>
 800ce14:	68e0      	ldr	r0, [r4, #12]
 800ce16:	9b03      	ldr	r3, [sp, #12]
 800ce18:	4298      	cmp	r0, r3
 800ce1a:	bfb8      	it	lt
 800ce1c:	4618      	movlt	r0, r3
 800ce1e:	e7a3      	b.n	800cd68 <_printf_i+0x130>
 800ce20:	2301      	movs	r3, #1
 800ce22:	464a      	mov	r2, r9
 800ce24:	4639      	mov	r1, r7
 800ce26:	4630      	mov	r0, r6
 800ce28:	47c0      	blx	r8
 800ce2a:	3001      	adds	r0, #1
 800ce2c:	d09a      	beq.n	800cd64 <_printf_i+0x12c>
 800ce2e:	3501      	adds	r5, #1
 800ce30:	68e3      	ldr	r3, [r4, #12]
 800ce32:	9a03      	ldr	r2, [sp, #12]
 800ce34:	1a9b      	subs	r3, r3, r2
 800ce36:	42ab      	cmp	r3, r5
 800ce38:	dcf2      	bgt.n	800ce20 <_printf_i+0x1e8>
 800ce3a:	e7eb      	b.n	800ce14 <_printf_i+0x1dc>
 800ce3c:	2500      	movs	r5, #0
 800ce3e:	f104 0919 	add.w	r9, r4, #25
 800ce42:	e7f5      	b.n	800ce30 <_printf_i+0x1f8>
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d1ac      	bne.n	800cda2 <_printf_i+0x16a>
 800ce48:	7803      	ldrb	r3, [r0, #0]
 800ce4a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce4e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce52:	e76c      	b.n	800cd2e <_printf_i+0xf6>
 800ce54:	080110ae 	.word	0x080110ae
 800ce58:	080110bf 	.word	0x080110bf

0800ce5c <_scanf_float>:
 800ce5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce60:	469a      	mov	sl, r3
 800ce62:	688b      	ldr	r3, [r1, #8]
 800ce64:	4616      	mov	r6, r2
 800ce66:	1e5a      	subs	r2, r3, #1
 800ce68:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ce6c:	b087      	sub	sp, #28
 800ce6e:	bf83      	ittte	hi
 800ce70:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800ce74:	189b      	addhi	r3, r3, r2
 800ce76:	9301      	strhi	r3, [sp, #4]
 800ce78:	2300      	movls	r3, #0
 800ce7a:	bf86      	itte	hi
 800ce7c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ce80:	608b      	strhi	r3, [r1, #8]
 800ce82:	9301      	strls	r3, [sp, #4]
 800ce84:	680b      	ldr	r3, [r1, #0]
 800ce86:	4688      	mov	r8, r1
 800ce88:	f04f 0b00 	mov.w	fp, #0
 800ce8c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ce90:	f848 3b1c 	str.w	r3, [r8], #28
 800ce94:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800ce98:	4607      	mov	r7, r0
 800ce9a:	460c      	mov	r4, r1
 800ce9c:	4645      	mov	r5, r8
 800ce9e:	465a      	mov	r2, fp
 800cea0:	46d9      	mov	r9, fp
 800cea2:	f8cd b008 	str.w	fp, [sp, #8]
 800cea6:	68a1      	ldr	r1, [r4, #8]
 800cea8:	b181      	cbz	r1, 800cecc <_scanf_float+0x70>
 800ceaa:	6833      	ldr	r3, [r6, #0]
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	2b49      	cmp	r3, #73	; 0x49
 800ceb0:	d071      	beq.n	800cf96 <_scanf_float+0x13a>
 800ceb2:	d84d      	bhi.n	800cf50 <_scanf_float+0xf4>
 800ceb4:	2b39      	cmp	r3, #57	; 0x39
 800ceb6:	d840      	bhi.n	800cf3a <_scanf_float+0xde>
 800ceb8:	2b31      	cmp	r3, #49	; 0x31
 800ceba:	f080 8088 	bcs.w	800cfce <_scanf_float+0x172>
 800cebe:	2b2d      	cmp	r3, #45	; 0x2d
 800cec0:	f000 8090 	beq.w	800cfe4 <_scanf_float+0x188>
 800cec4:	d815      	bhi.n	800cef2 <_scanf_float+0x96>
 800cec6:	2b2b      	cmp	r3, #43	; 0x2b
 800cec8:	f000 808c 	beq.w	800cfe4 <_scanf_float+0x188>
 800cecc:	f1b9 0f00 	cmp.w	r9, #0
 800ced0:	d003      	beq.n	800ceda <_scanf_float+0x7e>
 800ced2:	6823      	ldr	r3, [r4, #0]
 800ced4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ced8:	6023      	str	r3, [r4, #0]
 800ceda:	3a01      	subs	r2, #1
 800cedc:	2a01      	cmp	r2, #1
 800cede:	f200 80ea 	bhi.w	800d0b6 <_scanf_float+0x25a>
 800cee2:	4545      	cmp	r5, r8
 800cee4:	f200 80dc 	bhi.w	800d0a0 <_scanf_float+0x244>
 800cee8:	2601      	movs	r6, #1
 800ceea:	4630      	mov	r0, r6
 800ceec:	b007      	add	sp, #28
 800ceee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cef2:	2b2e      	cmp	r3, #46	; 0x2e
 800cef4:	f000 809f 	beq.w	800d036 <_scanf_float+0x1da>
 800cef8:	2b30      	cmp	r3, #48	; 0x30
 800cefa:	d1e7      	bne.n	800cecc <_scanf_float+0x70>
 800cefc:	6820      	ldr	r0, [r4, #0]
 800cefe:	f410 7f80 	tst.w	r0, #256	; 0x100
 800cf02:	d064      	beq.n	800cfce <_scanf_float+0x172>
 800cf04:	9b01      	ldr	r3, [sp, #4]
 800cf06:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800cf0a:	6020      	str	r0, [r4, #0]
 800cf0c:	f109 0901 	add.w	r9, r9, #1
 800cf10:	b11b      	cbz	r3, 800cf1a <_scanf_float+0xbe>
 800cf12:	3b01      	subs	r3, #1
 800cf14:	3101      	adds	r1, #1
 800cf16:	9301      	str	r3, [sp, #4]
 800cf18:	60a1      	str	r1, [r4, #8]
 800cf1a:	68a3      	ldr	r3, [r4, #8]
 800cf1c:	3b01      	subs	r3, #1
 800cf1e:	60a3      	str	r3, [r4, #8]
 800cf20:	6923      	ldr	r3, [r4, #16]
 800cf22:	3301      	adds	r3, #1
 800cf24:	6123      	str	r3, [r4, #16]
 800cf26:	6873      	ldr	r3, [r6, #4]
 800cf28:	3b01      	subs	r3, #1
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	6073      	str	r3, [r6, #4]
 800cf2e:	f340 80ac 	ble.w	800d08a <_scanf_float+0x22e>
 800cf32:	6833      	ldr	r3, [r6, #0]
 800cf34:	3301      	adds	r3, #1
 800cf36:	6033      	str	r3, [r6, #0]
 800cf38:	e7b5      	b.n	800cea6 <_scanf_float+0x4a>
 800cf3a:	2b45      	cmp	r3, #69	; 0x45
 800cf3c:	f000 8085 	beq.w	800d04a <_scanf_float+0x1ee>
 800cf40:	2b46      	cmp	r3, #70	; 0x46
 800cf42:	d06a      	beq.n	800d01a <_scanf_float+0x1be>
 800cf44:	2b41      	cmp	r3, #65	; 0x41
 800cf46:	d1c1      	bne.n	800cecc <_scanf_float+0x70>
 800cf48:	2a01      	cmp	r2, #1
 800cf4a:	d1bf      	bne.n	800cecc <_scanf_float+0x70>
 800cf4c:	2202      	movs	r2, #2
 800cf4e:	e046      	b.n	800cfde <_scanf_float+0x182>
 800cf50:	2b65      	cmp	r3, #101	; 0x65
 800cf52:	d07a      	beq.n	800d04a <_scanf_float+0x1ee>
 800cf54:	d818      	bhi.n	800cf88 <_scanf_float+0x12c>
 800cf56:	2b54      	cmp	r3, #84	; 0x54
 800cf58:	d066      	beq.n	800d028 <_scanf_float+0x1cc>
 800cf5a:	d811      	bhi.n	800cf80 <_scanf_float+0x124>
 800cf5c:	2b4e      	cmp	r3, #78	; 0x4e
 800cf5e:	d1b5      	bne.n	800cecc <_scanf_float+0x70>
 800cf60:	2a00      	cmp	r2, #0
 800cf62:	d146      	bne.n	800cff2 <_scanf_float+0x196>
 800cf64:	f1b9 0f00 	cmp.w	r9, #0
 800cf68:	d145      	bne.n	800cff6 <_scanf_float+0x19a>
 800cf6a:	6821      	ldr	r1, [r4, #0]
 800cf6c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cf70:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cf74:	d13f      	bne.n	800cff6 <_scanf_float+0x19a>
 800cf76:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cf7a:	6021      	str	r1, [r4, #0]
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	e02e      	b.n	800cfde <_scanf_float+0x182>
 800cf80:	2b59      	cmp	r3, #89	; 0x59
 800cf82:	d01e      	beq.n	800cfc2 <_scanf_float+0x166>
 800cf84:	2b61      	cmp	r3, #97	; 0x61
 800cf86:	e7de      	b.n	800cf46 <_scanf_float+0xea>
 800cf88:	2b6e      	cmp	r3, #110	; 0x6e
 800cf8a:	d0e9      	beq.n	800cf60 <_scanf_float+0x104>
 800cf8c:	d815      	bhi.n	800cfba <_scanf_float+0x15e>
 800cf8e:	2b66      	cmp	r3, #102	; 0x66
 800cf90:	d043      	beq.n	800d01a <_scanf_float+0x1be>
 800cf92:	2b69      	cmp	r3, #105	; 0x69
 800cf94:	d19a      	bne.n	800cecc <_scanf_float+0x70>
 800cf96:	f1bb 0f00 	cmp.w	fp, #0
 800cf9a:	d138      	bne.n	800d00e <_scanf_float+0x1b2>
 800cf9c:	f1b9 0f00 	cmp.w	r9, #0
 800cfa0:	d197      	bne.n	800ced2 <_scanf_float+0x76>
 800cfa2:	6821      	ldr	r1, [r4, #0]
 800cfa4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cfa8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cfac:	d195      	bne.n	800ceda <_scanf_float+0x7e>
 800cfae:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cfb2:	6021      	str	r1, [r4, #0]
 800cfb4:	f04f 0b01 	mov.w	fp, #1
 800cfb8:	e011      	b.n	800cfde <_scanf_float+0x182>
 800cfba:	2b74      	cmp	r3, #116	; 0x74
 800cfbc:	d034      	beq.n	800d028 <_scanf_float+0x1cc>
 800cfbe:	2b79      	cmp	r3, #121	; 0x79
 800cfc0:	d184      	bne.n	800cecc <_scanf_float+0x70>
 800cfc2:	f1bb 0f07 	cmp.w	fp, #7
 800cfc6:	d181      	bne.n	800cecc <_scanf_float+0x70>
 800cfc8:	f04f 0b08 	mov.w	fp, #8
 800cfcc:	e007      	b.n	800cfde <_scanf_float+0x182>
 800cfce:	eb12 0f0b 	cmn.w	r2, fp
 800cfd2:	f47f af7b 	bne.w	800cecc <_scanf_float+0x70>
 800cfd6:	6821      	ldr	r1, [r4, #0]
 800cfd8:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800cfdc:	6021      	str	r1, [r4, #0]
 800cfde:	702b      	strb	r3, [r5, #0]
 800cfe0:	3501      	adds	r5, #1
 800cfe2:	e79a      	b.n	800cf1a <_scanf_float+0xbe>
 800cfe4:	6821      	ldr	r1, [r4, #0]
 800cfe6:	0608      	lsls	r0, r1, #24
 800cfe8:	f57f af70 	bpl.w	800cecc <_scanf_float+0x70>
 800cfec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800cff0:	e7f4      	b.n	800cfdc <_scanf_float+0x180>
 800cff2:	2a02      	cmp	r2, #2
 800cff4:	d047      	beq.n	800d086 <_scanf_float+0x22a>
 800cff6:	f1bb 0f01 	cmp.w	fp, #1
 800cffa:	d003      	beq.n	800d004 <_scanf_float+0x1a8>
 800cffc:	f1bb 0f04 	cmp.w	fp, #4
 800d000:	f47f af64 	bne.w	800cecc <_scanf_float+0x70>
 800d004:	f10b 0b01 	add.w	fp, fp, #1
 800d008:	fa5f fb8b 	uxtb.w	fp, fp
 800d00c:	e7e7      	b.n	800cfde <_scanf_float+0x182>
 800d00e:	f1bb 0f03 	cmp.w	fp, #3
 800d012:	d0f7      	beq.n	800d004 <_scanf_float+0x1a8>
 800d014:	f1bb 0f05 	cmp.w	fp, #5
 800d018:	e7f2      	b.n	800d000 <_scanf_float+0x1a4>
 800d01a:	f1bb 0f02 	cmp.w	fp, #2
 800d01e:	f47f af55 	bne.w	800cecc <_scanf_float+0x70>
 800d022:	f04f 0b03 	mov.w	fp, #3
 800d026:	e7da      	b.n	800cfde <_scanf_float+0x182>
 800d028:	f1bb 0f06 	cmp.w	fp, #6
 800d02c:	f47f af4e 	bne.w	800cecc <_scanf_float+0x70>
 800d030:	f04f 0b07 	mov.w	fp, #7
 800d034:	e7d3      	b.n	800cfde <_scanf_float+0x182>
 800d036:	6821      	ldr	r1, [r4, #0]
 800d038:	0588      	lsls	r0, r1, #22
 800d03a:	f57f af47 	bpl.w	800cecc <_scanf_float+0x70>
 800d03e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800d042:	6021      	str	r1, [r4, #0]
 800d044:	f8cd 9008 	str.w	r9, [sp, #8]
 800d048:	e7c9      	b.n	800cfde <_scanf_float+0x182>
 800d04a:	6821      	ldr	r1, [r4, #0]
 800d04c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800d050:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d054:	d006      	beq.n	800d064 <_scanf_float+0x208>
 800d056:	0548      	lsls	r0, r1, #21
 800d058:	f57f af38 	bpl.w	800cecc <_scanf_float+0x70>
 800d05c:	f1b9 0f00 	cmp.w	r9, #0
 800d060:	f43f af3b 	beq.w	800ceda <_scanf_float+0x7e>
 800d064:	0588      	lsls	r0, r1, #22
 800d066:	bf58      	it	pl
 800d068:	9802      	ldrpl	r0, [sp, #8]
 800d06a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800d06e:	bf58      	it	pl
 800d070:	eba9 0000 	subpl.w	r0, r9, r0
 800d074:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800d078:	bf58      	it	pl
 800d07a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800d07e:	6021      	str	r1, [r4, #0]
 800d080:	f04f 0900 	mov.w	r9, #0
 800d084:	e7ab      	b.n	800cfde <_scanf_float+0x182>
 800d086:	2203      	movs	r2, #3
 800d088:	e7a9      	b.n	800cfde <_scanf_float+0x182>
 800d08a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d08e:	9205      	str	r2, [sp, #20]
 800d090:	4631      	mov	r1, r6
 800d092:	4638      	mov	r0, r7
 800d094:	4798      	blx	r3
 800d096:	9a05      	ldr	r2, [sp, #20]
 800d098:	2800      	cmp	r0, #0
 800d09a:	f43f af04 	beq.w	800cea6 <_scanf_float+0x4a>
 800d09e:	e715      	b.n	800cecc <_scanf_float+0x70>
 800d0a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d0a4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d0a8:	4632      	mov	r2, r6
 800d0aa:	4638      	mov	r0, r7
 800d0ac:	4798      	blx	r3
 800d0ae:	6923      	ldr	r3, [r4, #16]
 800d0b0:	3b01      	subs	r3, #1
 800d0b2:	6123      	str	r3, [r4, #16]
 800d0b4:	e715      	b.n	800cee2 <_scanf_float+0x86>
 800d0b6:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d0ba:	2b06      	cmp	r3, #6
 800d0bc:	d80a      	bhi.n	800d0d4 <_scanf_float+0x278>
 800d0be:	f1bb 0f02 	cmp.w	fp, #2
 800d0c2:	d968      	bls.n	800d196 <_scanf_float+0x33a>
 800d0c4:	f1ab 0b03 	sub.w	fp, fp, #3
 800d0c8:	fa5f fb8b 	uxtb.w	fp, fp
 800d0cc:	eba5 0b0b 	sub.w	fp, r5, fp
 800d0d0:	455d      	cmp	r5, fp
 800d0d2:	d14b      	bne.n	800d16c <_scanf_float+0x310>
 800d0d4:	6823      	ldr	r3, [r4, #0]
 800d0d6:	05da      	lsls	r2, r3, #23
 800d0d8:	d51f      	bpl.n	800d11a <_scanf_float+0x2be>
 800d0da:	055b      	lsls	r3, r3, #21
 800d0dc:	d468      	bmi.n	800d1b0 <_scanf_float+0x354>
 800d0de:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d0e2:	6923      	ldr	r3, [r4, #16]
 800d0e4:	2965      	cmp	r1, #101	; 0x65
 800d0e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800d0ea:	f105 3bff 	add.w	fp, r5, #4294967295
 800d0ee:	6123      	str	r3, [r4, #16]
 800d0f0:	d00d      	beq.n	800d10e <_scanf_float+0x2b2>
 800d0f2:	2945      	cmp	r1, #69	; 0x45
 800d0f4:	d00b      	beq.n	800d10e <_scanf_float+0x2b2>
 800d0f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d0fa:	4632      	mov	r2, r6
 800d0fc:	4638      	mov	r0, r7
 800d0fe:	4798      	blx	r3
 800d100:	6923      	ldr	r3, [r4, #16]
 800d102:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800d106:	3b01      	subs	r3, #1
 800d108:	f1a5 0b02 	sub.w	fp, r5, #2
 800d10c:	6123      	str	r3, [r4, #16]
 800d10e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d112:	4632      	mov	r2, r6
 800d114:	4638      	mov	r0, r7
 800d116:	4798      	blx	r3
 800d118:	465d      	mov	r5, fp
 800d11a:	6826      	ldr	r6, [r4, #0]
 800d11c:	f016 0610 	ands.w	r6, r6, #16
 800d120:	d17a      	bne.n	800d218 <_scanf_float+0x3bc>
 800d122:	702e      	strb	r6, [r5, #0]
 800d124:	6823      	ldr	r3, [r4, #0]
 800d126:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d12a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d12e:	d142      	bne.n	800d1b6 <_scanf_float+0x35a>
 800d130:	9b02      	ldr	r3, [sp, #8]
 800d132:	eba9 0303 	sub.w	r3, r9, r3
 800d136:	425a      	negs	r2, r3
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d149      	bne.n	800d1d0 <_scanf_float+0x374>
 800d13c:	2200      	movs	r2, #0
 800d13e:	4641      	mov	r1, r8
 800d140:	4638      	mov	r0, r7
 800d142:	f000 ff21 	bl	800df88 <_strtod_r>
 800d146:	6825      	ldr	r5, [r4, #0]
 800d148:	f8da 3000 	ldr.w	r3, [sl]
 800d14c:	f015 0f02 	tst.w	r5, #2
 800d150:	f103 0204 	add.w	r2, r3, #4
 800d154:	ec59 8b10 	vmov	r8, r9, d0
 800d158:	f8ca 2000 	str.w	r2, [sl]
 800d15c:	d043      	beq.n	800d1e6 <_scanf_float+0x38a>
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	e9c3 8900 	strd	r8, r9, [r3]
 800d164:	68e3      	ldr	r3, [r4, #12]
 800d166:	3301      	adds	r3, #1
 800d168:	60e3      	str	r3, [r4, #12]
 800d16a:	e6be      	b.n	800ceea <_scanf_float+0x8e>
 800d16c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d170:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d174:	4632      	mov	r2, r6
 800d176:	4638      	mov	r0, r7
 800d178:	4798      	blx	r3
 800d17a:	6923      	ldr	r3, [r4, #16]
 800d17c:	3b01      	subs	r3, #1
 800d17e:	6123      	str	r3, [r4, #16]
 800d180:	e7a6      	b.n	800d0d0 <_scanf_float+0x274>
 800d182:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d186:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d18a:	4632      	mov	r2, r6
 800d18c:	4638      	mov	r0, r7
 800d18e:	4798      	blx	r3
 800d190:	6923      	ldr	r3, [r4, #16]
 800d192:	3b01      	subs	r3, #1
 800d194:	6123      	str	r3, [r4, #16]
 800d196:	4545      	cmp	r5, r8
 800d198:	d8f3      	bhi.n	800d182 <_scanf_float+0x326>
 800d19a:	e6a5      	b.n	800cee8 <_scanf_float+0x8c>
 800d19c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d1a0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d1a4:	4632      	mov	r2, r6
 800d1a6:	4638      	mov	r0, r7
 800d1a8:	4798      	blx	r3
 800d1aa:	6923      	ldr	r3, [r4, #16]
 800d1ac:	3b01      	subs	r3, #1
 800d1ae:	6123      	str	r3, [r4, #16]
 800d1b0:	4545      	cmp	r5, r8
 800d1b2:	d8f3      	bhi.n	800d19c <_scanf_float+0x340>
 800d1b4:	e698      	b.n	800cee8 <_scanf_float+0x8c>
 800d1b6:	9b03      	ldr	r3, [sp, #12]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d0bf      	beq.n	800d13c <_scanf_float+0x2e0>
 800d1bc:	9904      	ldr	r1, [sp, #16]
 800d1be:	230a      	movs	r3, #10
 800d1c0:	4632      	mov	r2, r6
 800d1c2:	3101      	adds	r1, #1
 800d1c4:	4638      	mov	r0, r7
 800d1c6:	f000 ff6b 	bl	800e0a0 <_strtol_r>
 800d1ca:	9b03      	ldr	r3, [sp, #12]
 800d1cc:	9d04      	ldr	r5, [sp, #16]
 800d1ce:	1ac2      	subs	r2, r0, r3
 800d1d0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d1d4:	429d      	cmp	r5, r3
 800d1d6:	bf28      	it	cs
 800d1d8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800d1dc:	490f      	ldr	r1, [pc, #60]	; (800d21c <_scanf_float+0x3c0>)
 800d1de:	4628      	mov	r0, r5
 800d1e0:	f000 f8a0 	bl	800d324 <siprintf>
 800d1e4:	e7aa      	b.n	800d13c <_scanf_float+0x2e0>
 800d1e6:	f015 0504 	ands.w	r5, r5, #4
 800d1ea:	d1b8      	bne.n	800d15e <_scanf_float+0x302>
 800d1ec:	681f      	ldr	r7, [r3, #0]
 800d1ee:	ee10 2a10 	vmov	r2, s0
 800d1f2:	464b      	mov	r3, r9
 800d1f4:	ee10 0a10 	vmov	r0, s0
 800d1f8:	4649      	mov	r1, r9
 800d1fa:	f7f3 fc97 	bl	8000b2c <__aeabi_dcmpun>
 800d1fe:	b128      	cbz	r0, 800d20c <_scanf_float+0x3b0>
 800d200:	4628      	mov	r0, r5
 800d202:	f000 f889 	bl	800d318 <nanf>
 800d206:	ed87 0a00 	vstr	s0, [r7]
 800d20a:	e7ab      	b.n	800d164 <_scanf_float+0x308>
 800d20c:	4640      	mov	r0, r8
 800d20e:	4649      	mov	r1, r9
 800d210:	f7f3 fcea 	bl	8000be8 <__aeabi_d2f>
 800d214:	6038      	str	r0, [r7, #0]
 800d216:	e7a5      	b.n	800d164 <_scanf_float+0x308>
 800d218:	2600      	movs	r6, #0
 800d21a:	e666      	b.n	800ceea <_scanf_float+0x8e>
 800d21c:	080110d0 	.word	0x080110d0

0800d220 <iprintf>:
 800d220:	b40f      	push	{r0, r1, r2, r3}
 800d222:	4b0a      	ldr	r3, [pc, #40]	; (800d24c <iprintf+0x2c>)
 800d224:	b513      	push	{r0, r1, r4, lr}
 800d226:	681c      	ldr	r4, [r3, #0]
 800d228:	b124      	cbz	r4, 800d234 <iprintf+0x14>
 800d22a:	69a3      	ldr	r3, [r4, #24]
 800d22c:	b913      	cbnz	r3, 800d234 <iprintf+0x14>
 800d22e:	4620      	mov	r0, r4
 800d230:	f001 ff3e 	bl	800f0b0 <__sinit>
 800d234:	ab05      	add	r3, sp, #20
 800d236:	9a04      	ldr	r2, [sp, #16]
 800d238:	68a1      	ldr	r1, [r4, #8]
 800d23a:	9301      	str	r3, [sp, #4]
 800d23c:	4620      	mov	r0, r4
 800d23e:	f003 f9ab 	bl	8010598 <_vfiprintf_r>
 800d242:	b002      	add	sp, #8
 800d244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d248:	b004      	add	sp, #16
 800d24a:	4770      	bx	lr
 800d24c:	20000040 	.word	0x20000040

0800d250 <_puts_r>:
 800d250:	b570      	push	{r4, r5, r6, lr}
 800d252:	460e      	mov	r6, r1
 800d254:	4605      	mov	r5, r0
 800d256:	b118      	cbz	r0, 800d260 <_puts_r+0x10>
 800d258:	6983      	ldr	r3, [r0, #24]
 800d25a:	b90b      	cbnz	r3, 800d260 <_puts_r+0x10>
 800d25c:	f001 ff28 	bl	800f0b0 <__sinit>
 800d260:	69ab      	ldr	r3, [r5, #24]
 800d262:	68ac      	ldr	r4, [r5, #8]
 800d264:	b913      	cbnz	r3, 800d26c <_puts_r+0x1c>
 800d266:	4628      	mov	r0, r5
 800d268:	f001 ff22 	bl	800f0b0 <__sinit>
 800d26c:	4b23      	ldr	r3, [pc, #140]	; (800d2fc <_puts_r+0xac>)
 800d26e:	429c      	cmp	r4, r3
 800d270:	d117      	bne.n	800d2a2 <_puts_r+0x52>
 800d272:	686c      	ldr	r4, [r5, #4]
 800d274:	89a3      	ldrh	r3, [r4, #12]
 800d276:	071b      	lsls	r3, r3, #28
 800d278:	d51d      	bpl.n	800d2b6 <_puts_r+0x66>
 800d27a:	6923      	ldr	r3, [r4, #16]
 800d27c:	b1db      	cbz	r3, 800d2b6 <_puts_r+0x66>
 800d27e:	3e01      	subs	r6, #1
 800d280:	68a3      	ldr	r3, [r4, #8]
 800d282:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d286:	3b01      	subs	r3, #1
 800d288:	60a3      	str	r3, [r4, #8]
 800d28a:	b9e9      	cbnz	r1, 800d2c8 <_puts_r+0x78>
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	da2e      	bge.n	800d2ee <_puts_r+0x9e>
 800d290:	4622      	mov	r2, r4
 800d292:	210a      	movs	r1, #10
 800d294:	4628      	mov	r0, r5
 800d296:	f000 ff15 	bl	800e0c4 <__swbuf_r>
 800d29a:	3001      	adds	r0, #1
 800d29c:	d011      	beq.n	800d2c2 <_puts_r+0x72>
 800d29e:	200a      	movs	r0, #10
 800d2a0:	e011      	b.n	800d2c6 <_puts_r+0x76>
 800d2a2:	4b17      	ldr	r3, [pc, #92]	; (800d300 <_puts_r+0xb0>)
 800d2a4:	429c      	cmp	r4, r3
 800d2a6:	d101      	bne.n	800d2ac <_puts_r+0x5c>
 800d2a8:	68ac      	ldr	r4, [r5, #8]
 800d2aa:	e7e3      	b.n	800d274 <_puts_r+0x24>
 800d2ac:	4b15      	ldr	r3, [pc, #84]	; (800d304 <_puts_r+0xb4>)
 800d2ae:	429c      	cmp	r4, r3
 800d2b0:	bf08      	it	eq
 800d2b2:	68ec      	ldreq	r4, [r5, #12]
 800d2b4:	e7de      	b.n	800d274 <_puts_r+0x24>
 800d2b6:	4621      	mov	r1, r4
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	f000 ff55 	bl	800e168 <__swsetup_r>
 800d2be:	2800      	cmp	r0, #0
 800d2c0:	d0dd      	beq.n	800d27e <_puts_r+0x2e>
 800d2c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c6:	bd70      	pop	{r4, r5, r6, pc}
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	da04      	bge.n	800d2d6 <_puts_r+0x86>
 800d2cc:	69a2      	ldr	r2, [r4, #24]
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	dc06      	bgt.n	800d2e0 <_puts_r+0x90>
 800d2d2:	290a      	cmp	r1, #10
 800d2d4:	d004      	beq.n	800d2e0 <_puts_r+0x90>
 800d2d6:	6823      	ldr	r3, [r4, #0]
 800d2d8:	1c5a      	adds	r2, r3, #1
 800d2da:	6022      	str	r2, [r4, #0]
 800d2dc:	7019      	strb	r1, [r3, #0]
 800d2de:	e7cf      	b.n	800d280 <_puts_r+0x30>
 800d2e0:	4622      	mov	r2, r4
 800d2e2:	4628      	mov	r0, r5
 800d2e4:	f000 feee 	bl	800e0c4 <__swbuf_r>
 800d2e8:	3001      	adds	r0, #1
 800d2ea:	d1c9      	bne.n	800d280 <_puts_r+0x30>
 800d2ec:	e7e9      	b.n	800d2c2 <_puts_r+0x72>
 800d2ee:	6823      	ldr	r3, [r4, #0]
 800d2f0:	200a      	movs	r0, #10
 800d2f2:	1c5a      	adds	r2, r3, #1
 800d2f4:	6022      	str	r2, [r4, #0]
 800d2f6:	7018      	strb	r0, [r3, #0]
 800d2f8:	e7e5      	b.n	800d2c6 <_puts_r+0x76>
 800d2fa:	bf00      	nop
 800d2fc:	08011158 	.word	0x08011158
 800d300:	08011178 	.word	0x08011178
 800d304:	08011138 	.word	0x08011138

0800d308 <puts>:
 800d308:	4b02      	ldr	r3, [pc, #8]	; (800d314 <puts+0xc>)
 800d30a:	4601      	mov	r1, r0
 800d30c:	6818      	ldr	r0, [r3, #0]
 800d30e:	f7ff bf9f 	b.w	800d250 <_puts_r>
 800d312:	bf00      	nop
 800d314:	20000040 	.word	0x20000040

0800d318 <nanf>:
 800d318:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d320 <nanf+0x8>
 800d31c:	4770      	bx	lr
 800d31e:	bf00      	nop
 800d320:	7fc00000 	.word	0x7fc00000

0800d324 <siprintf>:
 800d324:	b40e      	push	{r1, r2, r3}
 800d326:	b500      	push	{lr}
 800d328:	b09c      	sub	sp, #112	; 0x70
 800d32a:	ab1d      	add	r3, sp, #116	; 0x74
 800d32c:	9002      	str	r0, [sp, #8]
 800d32e:	9006      	str	r0, [sp, #24]
 800d330:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d334:	4809      	ldr	r0, [pc, #36]	; (800d35c <siprintf+0x38>)
 800d336:	9107      	str	r1, [sp, #28]
 800d338:	9104      	str	r1, [sp, #16]
 800d33a:	4909      	ldr	r1, [pc, #36]	; (800d360 <siprintf+0x3c>)
 800d33c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d340:	9105      	str	r1, [sp, #20]
 800d342:	6800      	ldr	r0, [r0, #0]
 800d344:	9301      	str	r3, [sp, #4]
 800d346:	a902      	add	r1, sp, #8
 800d348:	f003 f804 	bl	8010354 <_svfiprintf_r>
 800d34c:	9b02      	ldr	r3, [sp, #8]
 800d34e:	2200      	movs	r2, #0
 800d350:	701a      	strb	r2, [r3, #0]
 800d352:	b01c      	add	sp, #112	; 0x70
 800d354:	f85d eb04 	ldr.w	lr, [sp], #4
 800d358:	b003      	add	sp, #12
 800d35a:	4770      	bx	lr
 800d35c:	20000040 	.word	0x20000040
 800d360:	ffff0208 	.word	0xffff0208

0800d364 <sulp>:
 800d364:	b570      	push	{r4, r5, r6, lr}
 800d366:	4604      	mov	r4, r0
 800d368:	460d      	mov	r5, r1
 800d36a:	ec45 4b10 	vmov	d0, r4, r5
 800d36e:	4616      	mov	r6, r2
 800d370:	f002 fdac 	bl	800fecc <__ulp>
 800d374:	ec51 0b10 	vmov	r0, r1, d0
 800d378:	b17e      	cbz	r6, 800d39a <sulp+0x36>
 800d37a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d37e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d382:	2b00      	cmp	r3, #0
 800d384:	dd09      	ble.n	800d39a <sulp+0x36>
 800d386:	051b      	lsls	r3, r3, #20
 800d388:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d38c:	2400      	movs	r4, #0
 800d38e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d392:	4622      	mov	r2, r4
 800d394:	462b      	mov	r3, r5
 800d396:	f7f3 f92f 	bl	80005f8 <__aeabi_dmul>
 800d39a:	bd70      	pop	{r4, r5, r6, pc}
 800d39c:	0000      	movs	r0, r0
	...

0800d3a0 <_strtod_l>:
 800d3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a4:	461f      	mov	r7, r3
 800d3a6:	b0a1      	sub	sp, #132	; 0x84
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	4681      	mov	r9, r0
 800d3ac:	4638      	mov	r0, r7
 800d3ae:	460e      	mov	r6, r1
 800d3b0:	9217      	str	r2, [sp, #92]	; 0x5c
 800d3b2:	931c      	str	r3, [sp, #112]	; 0x70
 800d3b4:	f002 fa2f 	bl	800f816 <__localeconv_l>
 800d3b8:	4680      	mov	r8, r0
 800d3ba:	6800      	ldr	r0, [r0, #0]
 800d3bc:	f7f2 ff08 	bl	80001d0 <strlen>
 800d3c0:	f04f 0a00 	mov.w	sl, #0
 800d3c4:	4604      	mov	r4, r0
 800d3c6:	f04f 0b00 	mov.w	fp, #0
 800d3ca:	961b      	str	r6, [sp, #108]	; 0x6c
 800d3cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3ce:	781a      	ldrb	r2, [r3, #0]
 800d3d0:	2a0d      	cmp	r2, #13
 800d3d2:	d832      	bhi.n	800d43a <_strtod_l+0x9a>
 800d3d4:	2a09      	cmp	r2, #9
 800d3d6:	d236      	bcs.n	800d446 <_strtod_l+0xa6>
 800d3d8:	2a00      	cmp	r2, #0
 800d3da:	d03e      	beq.n	800d45a <_strtod_l+0xba>
 800d3dc:	2300      	movs	r3, #0
 800d3de:	930d      	str	r3, [sp, #52]	; 0x34
 800d3e0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d3e2:	782b      	ldrb	r3, [r5, #0]
 800d3e4:	2b30      	cmp	r3, #48	; 0x30
 800d3e6:	f040 80ac 	bne.w	800d542 <_strtod_l+0x1a2>
 800d3ea:	786b      	ldrb	r3, [r5, #1]
 800d3ec:	2b58      	cmp	r3, #88	; 0x58
 800d3ee:	d001      	beq.n	800d3f4 <_strtod_l+0x54>
 800d3f0:	2b78      	cmp	r3, #120	; 0x78
 800d3f2:	d167      	bne.n	800d4c4 <_strtod_l+0x124>
 800d3f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3f6:	9301      	str	r3, [sp, #4]
 800d3f8:	ab1c      	add	r3, sp, #112	; 0x70
 800d3fa:	9300      	str	r3, [sp, #0]
 800d3fc:	9702      	str	r7, [sp, #8]
 800d3fe:	ab1d      	add	r3, sp, #116	; 0x74
 800d400:	4a88      	ldr	r2, [pc, #544]	; (800d624 <_strtod_l+0x284>)
 800d402:	a91b      	add	r1, sp, #108	; 0x6c
 800d404:	4648      	mov	r0, r9
 800d406:	f001 ff2c 	bl	800f262 <__gethex>
 800d40a:	f010 0407 	ands.w	r4, r0, #7
 800d40e:	4606      	mov	r6, r0
 800d410:	d005      	beq.n	800d41e <_strtod_l+0x7e>
 800d412:	2c06      	cmp	r4, #6
 800d414:	d12b      	bne.n	800d46e <_strtod_l+0xce>
 800d416:	3501      	adds	r5, #1
 800d418:	2300      	movs	r3, #0
 800d41a:	951b      	str	r5, [sp, #108]	; 0x6c
 800d41c:	930d      	str	r3, [sp, #52]	; 0x34
 800d41e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d420:	2b00      	cmp	r3, #0
 800d422:	f040 859a 	bne.w	800df5a <_strtod_l+0xbba>
 800d426:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d428:	b1e3      	cbz	r3, 800d464 <_strtod_l+0xc4>
 800d42a:	4652      	mov	r2, sl
 800d42c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d430:	ec43 2b10 	vmov	d0, r2, r3
 800d434:	b021      	add	sp, #132	; 0x84
 800d436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d43a:	2a2b      	cmp	r2, #43	; 0x2b
 800d43c:	d015      	beq.n	800d46a <_strtod_l+0xca>
 800d43e:	2a2d      	cmp	r2, #45	; 0x2d
 800d440:	d004      	beq.n	800d44c <_strtod_l+0xac>
 800d442:	2a20      	cmp	r2, #32
 800d444:	d1ca      	bne.n	800d3dc <_strtod_l+0x3c>
 800d446:	3301      	adds	r3, #1
 800d448:	931b      	str	r3, [sp, #108]	; 0x6c
 800d44a:	e7bf      	b.n	800d3cc <_strtod_l+0x2c>
 800d44c:	2201      	movs	r2, #1
 800d44e:	920d      	str	r2, [sp, #52]	; 0x34
 800d450:	1c5a      	adds	r2, r3, #1
 800d452:	921b      	str	r2, [sp, #108]	; 0x6c
 800d454:	785b      	ldrb	r3, [r3, #1]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d1c2      	bne.n	800d3e0 <_strtod_l+0x40>
 800d45a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d45c:	961b      	str	r6, [sp, #108]	; 0x6c
 800d45e:	2b00      	cmp	r3, #0
 800d460:	f040 8579 	bne.w	800df56 <_strtod_l+0xbb6>
 800d464:	4652      	mov	r2, sl
 800d466:	465b      	mov	r3, fp
 800d468:	e7e2      	b.n	800d430 <_strtod_l+0x90>
 800d46a:	2200      	movs	r2, #0
 800d46c:	e7ef      	b.n	800d44e <_strtod_l+0xae>
 800d46e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d470:	b13a      	cbz	r2, 800d482 <_strtod_l+0xe2>
 800d472:	2135      	movs	r1, #53	; 0x35
 800d474:	a81e      	add	r0, sp, #120	; 0x78
 800d476:	f002 fe21 	bl	80100bc <__copybits>
 800d47a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d47c:	4648      	mov	r0, r9
 800d47e:	f002 fa8d 	bl	800f99c <_Bfree>
 800d482:	3c01      	subs	r4, #1
 800d484:	2c04      	cmp	r4, #4
 800d486:	d806      	bhi.n	800d496 <_strtod_l+0xf6>
 800d488:	e8df f004 	tbb	[pc, r4]
 800d48c:	1714030a 	.word	0x1714030a
 800d490:	0a          	.byte	0x0a
 800d491:	00          	.byte	0x00
 800d492:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800d496:	0730      	lsls	r0, r6, #28
 800d498:	d5c1      	bpl.n	800d41e <_strtod_l+0x7e>
 800d49a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d49e:	e7be      	b.n	800d41e <_strtod_l+0x7e>
 800d4a0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800d4a4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d4a6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d4aa:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d4ae:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d4b2:	e7f0      	b.n	800d496 <_strtod_l+0xf6>
 800d4b4:	f8df b170 	ldr.w	fp, [pc, #368]	; 800d628 <_strtod_l+0x288>
 800d4b8:	e7ed      	b.n	800d496 <_strtod_l+0xf6>
 800d4ba:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d4be:	f04f 3aff 	mov.w	sl, #4294967295
 800d4c2:	e7e8      	b.n	800d496 <_strtod_l+0xf6>
 800d4c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4c6:	1c5a      	adds	r2, r3, #1
 800d4c8:	921b      	str	r2, [sp, #108]	; 0x6c
 800d4ca:	785b      	ldrb	r3, [r3, #1]
 800d4cc:	2b30      	cmp	r3, #48	; 0x30
 800d4ce:	d0f9      	beq.n	800d4c4 <_strtod_l+0x124>
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d0a4      	beq.n	800d41e <_strtod_l+0x7e>
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	2500      	movs	r5, #0
 800d4d8:	9306      	str	r3, [sp, #24]
 800d4da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4dc:	9308      	str	r3, [sp, #32]
 800d4de:	9507      	str	r5, [sp, #28]
 800d4e0:	9505      	str	r5, [sp, #20]
 800d4e2:	220a      	movs	r2, #10
 800d4e4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800d4e6:	7807      	ldrb	r7, [r0, #0]
 800d4e8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800d4ec:	b2d9      	uxtb	r1, r3
 800d4ee:	2909      	cmp	r1, #9
 800d4f0:	d929      	bls.n	800d546 <_strtod_l+0x1a6>
 800d4f2:	4622      	mov	r2, r4
 800d4f4:	f8d8 1000 	ldr.w	r1, [r8]
 800d4f8:	f003 f9b7 	bl	801086a <strncmp>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	d031      	beq.n	800d564 <_strtod_l+0x1c4>
 800d500:	2000      	movs	r0, #0
 800d502:	9c05      	ldr	r4, [sp, #20]
 800d504:	9004      	str	r0, [sp, #16]
 800d506:	463b      	mov	r3, r7
 800d508:	4602      	mov	r2, r0
 800d50a:	2b65      	cmp	r3, #101	; 0x65
 800d50c:	d001      	beq.n	800d512 <_strtod_l+0x172>
 800d50e:	2b45      	cmp	r3, #69	; 0x45
 800d510:	d114      	bne.n	800d53c <_strtod_l+0x19c>
 800d512:	b924      	cbnz	r4, 800d51e <_strtod_l+0x17e>
 800d514:	b910      	cbnz	r0, 800d51c <_strtod_l+0x17c>
 800d516:	9b06      	ldr	r3, [sp, #24]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d09e      	beq.n	800d45a <_strtod_l+0xba>
 800d51c:	2400      	movs	r4, #0
 800d51e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800d520:	1c73      	adds	r3, r6, #1
 800d522:	931b      	str	r3, [sp, #108]	; 0x6c
 800d524:	7873      	ldrb	r3, [r6, #1]
 800d526:	2b2b      	cmp	r3, #43	; 0x2b
 800d528:	d078      	beq.n	800d61c <_strtod_l+0x27c>
 800d52a:	2b2d      	cmp	r3, #45	; 0x2d
 800d52c:	d070      	beq.n	800d610 <_strtod_l+0x270>
 800d52e:	f04f 0c00 	mov.w	ip, #0
 800d532:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800d536:	2f09      	cmp	r7, #9
 800d538:	d97c      	bls.n	800d634 <_strtod_l+0x294>
 800d53a:	961b      	str	r6, [sp, #108]	; 0x6c
 800d53c:	f04f 0e00 	mov.w	lr, #0
 800d540:	e09a      	b.n	800d678 <_strtod_l+0x2d8>
 800d542:	2300      	movs	r3, #0
 800d544:	e7c7      	b.n	800d4d6 <_strtod_l+0x136>
 800d546:	9905      	ldr	r1, [sp, #20]
 800d548:	2908      	cmp	r1, #8
 800d54a:	bfdd      	ittte	le
 800d54c:	9907      	ldrle	r1, [sp, #28]
 800d54e:	fb02 3301 	mlale	r3, r2, r1, r3
 800d552:	9307      	strle	r3, [sp, #28]
 800d554:	fb02 3505 	mlagt	r5, r2, r5, r3
 800d558:	9b05      	ldr	r3, [sp, #20]
 800d55a:	3001      	adds	r0, #1
 800d55c:	3301      	adds	r3, #1
 800d55e:	9305      	str	r3, [sp, #20]
 800d560:	901b      	str	r0, [sp, #108]	; 0x6c
 800d562:	e7bf      	b.n	800d4e4 <_strtod_l+0x144>
 800d564:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d566:	191a      	adds	r2, r3, r4
 800d568:	921b      	str	r2, [sp, #108]	; 0x6c
 800d56a:	9a05      	ldr	r2, [sp, #20]
 800d56c:	5d1b      	ldrb	r3, [r3, r4]
 800d56e:	2a00      	cmp	r2, #0
 800d570:	d037      	beq.n	800d5e2 <_strtod_l+0x242>
 800d572:	9c05      	ldr	r4, [sp, #20]
 800d574:	4602      	mov	r2, r0
 800d576:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d57a:	2909      	cmp	r1, #9
 800d57c:	d913      	bls.n	800d5a6 <_strtod_l+0x206>
 800d57e:	2101      	movs	r1, #1
 800d580:	9104      	str	r1, [sp, #16]
 800d582:	e7c2      	b.n	800d50a <_strtod_l+0x16a>
 800d584:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d586:	1c5a      	adds	r2, r3, #1
 800d588:	921b      	str	r2, [sp, #108]	; 0x6c
 800d58a:	785b      	ldrb	r3, [r3, #1]
 800d58c:	3001      	adds	r0, #1
 800d58e:	2b30      	cmp	r3, #48	; 0x30
 800d590:	d0f8      	beq.n	800d584 <_strtod_l+0x1e4>
 800d592:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800d596:	2a08      	cmp	r2, #8
 800d598:	f200 84e4 	bhi.w	800df64 <_strtod_l+0xbc4>
 800d59c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d59e:	9208      	str	r2, [sp, #32]
 800d5a0:	4602      	mov	r2, r0
 800d5a2:	2000      	movs	r0, #0
 800d5a4:	4604      	mov	r4, r0
 800d5a6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800d5aa:	f100 0101 	add.w	r1, r0, #1
 800d5ae:	d012      	beq.n	800d5d6 <_strtod_l+0x236>
 800d5b0:	440a      	add	r2, r1
 800d5b2:	eb00 0c04 	add.w	ip, r0, r4
 800d5b6:	4621      	mov	r1, r4
 800d5b8:	270a      	movs	r7, #10
 800d5ba:	458c      	cmp	ip, r1
 800d5bc:	d113      	bne.n	800d5e6 <_strtod_l+0x246>
 800d5be:	1821      	adds	r1, r4, r0
 800d5c0:	2908      	cmp	r1, #8
 800d5c2:	f104 0401 	add.w	r4, r4, #1
 800d5c6:	4404      	add	r4, r0
 800d5c8:	dc19      	bgt.n	800d5fe <_strtod_l+0x25e>
 800d5ca:	9b07      	ldr	r3, [sp, #28]
 800d5cc:	210a      	movs	r1, #10
 800d5ce:	fb01 e303 	mla	r3, r1, r3, lr
 800d5d2:	9307      	str	r3, [sp, #28]
 800d5d4:	2100      	movs	r1, #0
 800d5d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d5d8:	1c58      	adds	r0, r3, #1
 800d5da:	901b      	str	r0, [sp, #108]	; 0x6c
 800d5dc:	785b      	ldrb	r3, [r3, #1]
 800d5de:	4608      	mov	r0, r1
 800d5e0:	e7c9      	b.n	800d576 <_strtod_l+0x1d6>
 800d5e2:	9805      	ldr	r0, [sp, #20]
 800d5e4:	e7d3      	b.n	800d58e <_strtod_l+0x1ee>
 800d5e6:	2908      	cmp	r1, #8
 800d5e8:	f101 0101 	add.w	r1, r1, #1
 800d5ec:	dc03      	bgt.n	800d5f6 <_strtod_l+0x256>
 800d5ee:	9b07      	ldr	r3, [sp, #28]
 800d5f0:	437b      	muls	r3, r7
 800d5f2:	9307      	str	r3, [sp, #28]
 800d5f4:	e7e1      	b.n	800d5ba <_strtod_l+0x21a>
 800d5f6:	2910      	cmp	r1, #16
 800d5f8:	bfd8      	it	le
 800d5fa:	437d      	mulle	r5, r7
 800d5fc:	e7dd      	b.n	800d5ba <_strtod_l+0x21a>
 800d5fe:	2c10      	cmp	r4, #16
 800d600:	bfdc      	itt	le
 800d602:	210a      	movle	r1, #10
 800d604:	fb01 e505 	mlale	r5, r1, r5, lr
 800d608:	e7e4      	b.n	800d5d4 <_strtod_l+0x234>
 800d60a:	2301      	movs	r3, #1
 800d60c:	9304      	str	r3, [sp, #16]
 800d60e:	e781      	b.n	800d514 <_strtod_l+0x174>
 800d610:	f04f 0c01 	mov.w	ip, #1
 800d614:	1cb3      	adds	r3, r6, #2
 800d616:	931b      	str	r3, [sp, #108]	; 0x6c
 800d618:	78b3      	ldrb	r3, [r6, #2]
 800d61a:	e78a      	b.n	800d532 <_strtod_l+0x192>
 800d61c:	f04f 0c00 	mov.w	ip, #0
 800d620:	e7f8      	b.n	800d614 <_strtod_l+0x274>
 800d622:	bf00      	nop
 800d624:	080110d8 	.word	0x080110d8
 800d628:	7ff00000 	.word	0x7ff00000
 800d62c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d62e:	1c5f      	adds	r7, r3, #1
 800d630:	971b      	str	r7, [sp, #108]	; 0x6c
 800d632:	785b      	ldrb	r3, [r3, #1]
 800d634:	2b30      	cmp	r3, #48	; 0x30
 800d636:	d0f9      	beq.n	800d62c <_strtod_l+0x28c>
 800d638:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800d63c:	2f08      	cmp	r7, #8
 800d63e:	f63f af7d 	bhi.w	800d53c <_strtod_l+0x19c>
 800d642:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d646:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d648:	930a      	str	r3, [sp, #40]	; 0x28
 800d64a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d64c:	1c5f      	adds	r7, r3, #1
 800d64e:	971b      	str	r7, [sp, #108]	; 0x6c
 800d650:	785b      	ldrb	r3, [r3, #1]
 800d652:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800d656:	f1b8 0f09 	cmp.w	r8, #9
 800d65a:	d937      	bls.n	800d6cc <_strtod_l+0x32c>
 800d65c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d65e:	1a7f      	subs	r7, r7, r1
 800d660:	2f08      	cmp	r7, #8
 800d662:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d666:	dc37      	bgt.n	800d6d8 <_strtod_l+0x338>
 800d668:	45be      	cmp	lr, r7
 800d66a:	bfa8      	it	ge
 800d66c:	46be      	movge	lr, r7
 800d66e:	f1bc 0f00 	cmp.w	ip, #0
 800d672:	d001      	beq.n	800d678 <_strtod_l+0x2d8>
 800d674:	f1ce 0e00 	rsb	lr, lr, #0
 800d678:	2c00      	cmp	r4, #0
 800d67a:	d151      	bne.n	800d720 <_strtod_l+0x380>
 800d67c:	2800      	cmp	r0, #0
 800d67e:	f47f aece 	bne.w	800d41e <_strtod_l+0x7e>
 800d682:	9a06      	ldr	r2, [sp, #24]
 800d684:	2a00      	cmp	r2, #0
 800d686:	f47f aeca 	bne.w	800d41e <_strtod_l+0x7e>
 800d68a:	9a04      	ldr	r2, [sp, #16]
 800d68c:	2a00      	cmp	r2, #0
 800d68e:	f47f aee4 	bne.w	800d45a <_strtod_l+0xba>
 800d692:	2b4e      	cmp	r3, #78	; 0x4e
 800d694:	d027      	beq.n	800d6e6 <_strtod_l+0x346>
 800d696:	dc21      	bgt.n	800d6dc <_strtod_l+0x33c>
 800d698:	2b49      	cmp	r3, #73	; 0x49
 800d69a:	f47f aede 	bne.w	800d45a <_strtod_l+0xba>
 800d69e:	49a0      	ldr	r1, [pc, #640]	; (800d920 <_strtod_l+0x580>)
 800d6a0:	a81b      	add	r0, sp, #108	; 0x6c
 800d6a2:	f002 f811 	bl	800f6c8 <__match>
 800d6a6:	2800      	cmp	r0, #0
 800d6a8:	f43f aed7 	beq.w	800d45a <_strtod_l+0xba>
 800d6ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d6ae:	499d      	ldr	r1, [pc, #628]	; (800d924 <_strtod_l+0x584>)
 800d6b0:	3b01      	subs	r3, #1
 800d6b2:	a81b      	add	r0, sp, #108	; 0x6c
 800d6b4:	931b      	str	r3, [sp, #108]	; 0x6c
 800d6b6:	f002 f807 	bl	800f6c8 <__match>
 800d6ba:	b910      	cbnz	r0, 800d6c2 <_strtod_l+0x322>
 800d6bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d6be:	3301      	adds	r3, #1
 800d6c0:	931b      	str	r3, [sp, #108]	; 0x6c
 800d6c2:	f8df b274 	ldr.w	fp, [pc, #628]	; 800d938 <_strtod_l+0x598>
 800d6c6:	f04f 0a00 	mov.w	sl, #0
 800d6ca:	e6a8      	b.n	800d41e <_strtod_l+0x7e>
 800d6cc:	210a      	movs	r1, #10
 800d6ce:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d6d2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d6d6:	e7b8      	b.n	800d64a <_strtod_l+0x2aa>
 800d6d8:	46be      	mov	lr, r7
 800d6da:	e7c8      	b.n	800d66e <_strtod_l+0x2ce>
 800d6dc:	2b69      	cmp	r3, #105	; 0x69
 800d6de:	d0de      	beq.n	800d69e <_strtod_l+0x2fe>
 800d6e0:	2b6e      	cmp	r3, #110	; 0x6e
 800d6e2:	f47f aeba 	bne.w	800d45a <_strtod_l+0xba>
 800d6e6:	4990      	ldr	r1, [pc, #576]	; (800d928 <_strtod_l+0x588>)
 800d6e8:	a81b      	add	r0, sp, #108	; 0x6c
 800d6ea:	f001 ffed 	bl	800f6c8 <__match>
 800d6ee:	2800      	cmp	r0, #0
 800d6f0:	f43f aeb3 	beq.w	800d45a <_strtod_l+0xba>
 800d6f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d6f6:	781b      	ldrb	r3, [r3, #0]
 800d6f8:	2b28      	cmp	r3, #40	; 0x28
 800d6fa:	d10e      	bne.n	800d71a <_strtod_l+0x37a>
 800d6fc:	aa1e      	add	r2, sp, #120	; 0x78
 800d6fe:	498b      	ldr	r1, [pc, #556]	; (800d92c <_strtod_l+0x58c>)
 800d700:	a81b      	add	r0, sp, #108	; 0x6c
 800d702:	f001 fff5 	bl	800f6f0 <__hexnan>
 800d706:	2805      	cmp	r0, #5
 800d708:	d107      	bne.n	800d71a <_strtod_l+0x37a>
 800d70a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d70c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800d710:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d714:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d718:	e681      	b.n	800d41e <_strtod_l+0x7e>
 800d71a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800d940 <_strtod_l+0x5a0>
 800d71e:	e7d2      	b.n	800d6c6 <_strtod_l+0x326>
 800d720:	ebae 0302 	sub.w	r3, lr, r2
 800d724:	9306      	str	r3, [sp, #24]
 800d726:	9b05      	ldr	r3, [sp, #20]
 800d728:	9807      	ldr	r0, [sp, #28]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	bf08      	it	eq
 800d72e:	4623      	moveq	r3, r4
 800d730:	2c10      	cmp	r4, #16
 800d732:	9305      	str	r3, [sp, #20]
 800d734:	46a0      	mov	r8, r4
 800d736:	bfa8      	it	ge
 800d738:	f04f 0810 	movge.w	r8, #16
 800d73c:	f7f2 fee2 	bl	8000504 <__aeabi_ui2d>
 800d740:	2c09      	cmp	r4, #9
 800d742:	4682      	mov	sl, r0
 800d744:	468b      	mov	fp, r1
 800d746:	dc13      	bgt.n	800d770 <_strtod_l+0x3d0>
 800d748:	9b06      	ldr	r3, [sp, #24]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	f43f ae67 	beq.w	800d41e <_strtod_l+0x7e>
 800d750:	9b06      	ldr	r3, [sp, #24]
 800d752:	dd7a      	ble.n	800d84a <_strtod_l+0x4aa>
 800d754:	2b16      	cmp	r3, #22
 800d756:	dc61      	bgt.n	800d81c <_strtod_l+0x47c>
 800d758:	4a75      	ldr	r2, [pc, #468]	; (800d930 <_strtod_l+0x590>)
 800d75a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800d75e:	e9de 0100 	ldrd	r0, r1, [lr]
 800d762:	4652      	mov	r2, sl
 800d764:	465b      	mov	r3, fp
 800d766:	f7f2 ff47 	bl	80005f8 <__aeabi_dmul>
 800d76a:	4682      	mov	sl, r0
 800d76c:	468b      	mov	fp, r1
 800d76e:	e656      	b.n	800d41e <_strtod_l+0x7e>
 800d770:	4b6f      	ldr	r3, [pc, #444]	; (800d930 <_strtod_l+0x590>)
 800d772:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d776:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d77a:	f7f2 ff3d 	bl	80005f8 <__aeabi_dmul>
 800d77e:	4606      	mov	r6, r0
 800d780:	4628      	mov	r0, r5
 800d782:	460f      	mov	r7, r1
 800d784:	f7f2 febe 	bl	8000504 <__aeabi_ui2d>
 800d788:	4602      	mov	r2, r0
 800d78a:	460b      	mov	r3, r1
 800d78c:	4630      	mov	r0, r6
 800d78e:	4639      	mov	r1, r7
 800d790:	f7f2 fd7c 	bl	800028c <__adddf3>
 800d794:	2c0f      	cmp	r4, #15
 800d796:	4682      	mov	sl, r0
 800d798:	468b      	mov	fp, r1
 800d79a:	ddd5      	ble.n	800d748 <_strtod_l+0x3a8>
 800d79c:	9b06      	ldr	r3, [sp, #24]
 800d79e:	eba4 0808 	sub.w	r8, r4, r8
 800d7a2:	4498      	add	r8, r3
 800d7a4:	f1b8 0f00 	cmp.w	r8, #0
 800d7a8:	f340 8096 	ble.w	800d8d8 <_strtod_l+0x538>
 800d7ac:	f018 030f 	ands.w	r3, r8, #15
 800d7b0:	d00a      	beq.n	800d7c8 <_strtod_l+0x428>
 800d7b2:	495f      	ldr	r1, [pc, #380]	; (800d930 <_strtod_l+0x590>)
 800d7b4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d7b8:	4652      	mov	r2, sl
 800d7ba:	465b      	mov	r3, fp
 800d7bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d7c0:	f7f2 ff1a 	bl	80005f8 <__aeabi_dmul>
 800d7c4:	4682      	mov	sl, r0
 800d7c6:	468b      	mov	fp, r1
 800d7c8:	f038 080f 	bics.w	r8, r8, #15
 800d7cc:	d073      	beq.n	800d8b6 <_strtod_l+0x516>
 800d7ce:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d7d2:	dd47      	ble.n	800d864 <_strtod_l+0x4c4>
 800d7d4:	2400      	movs	r4, #0
 800d7d6:	46a0      	mov	r8, r4
 800d7d8:	9407      	str	r4, [sp, #28]
 800d7da:	9405      	str	r4, [sp, #20]
 800d7dc:	2322      	movs	r3, #34	; 0x22
 800d7de:	f8df b158 	ldr.w	fp, [pc, #344]	; 800d938 <_strtod_l+0x598>
 800d7e2:	f8c9 3000 	str.w	r3, [r9]
 800d7e6:	f04f 0a00 	mov.w	sl, #0
 800d7ea:	9b07      	ldr	r3, [sp, #28]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	f43f ae16 	beq.w	800d41e <_strtod_l+0x7e>
 800d7f2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d7f4:	4648      	mov	r0, r9
 800d7f6:	f002 f8d1 	bl	800f99c <_Bfree>
 800d7fa:	9905      	ldr	r1, [sp, #20]
 800d7fc:	4648      	mov	r0, r9
 800d7fe:	f002 f8cd 	bl	800f99c <_Bfree>
 800d802:	4641      	mov	r1, r8
 800d804:	4648      	mov	r0, r9
 800d806:	f002 f8c9 	bl	800f99c <_Bfree>
 800d80a:	9907      	ldr	r1, [sp, #28]
 800d80c:	4648      	mov	r0, r9
 800d80e:	f002 f8c5 	bl	800f99c <_Bfree>
 800d812:	4621      	mov	r1, r4
 800d814:	4648      	mov	r0, r9
 800d816:	f002 f8c1 	bl	800f99c <_Bfree>
 800d81a:	e600      	b.n	800d41e <_strtod_l+0x7e>
 800d81c:	9a06      	ldr	r2, [sp, #24]
 800d81e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800d822:	4293      	cmp	r3, r2
 800d824:	dbba      	blt.n	800d79c <_strtod_l+0x3fc>
 800d826:	4d42      	ldr	r5, [pc, #264]	; (800d930 <_strtod_l+0x590>)
 800d828:	f1c4 040f 	rsb	r4, r4, #15
 800d82c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800d830:	4652      	mov	r2, sl
 800d832:	465b      	mov	r3, fp
 800d834:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d838:	f7f2 fede 	bl	80005f8 <__aeabi_dmul>
 800d83c:	9b06      	ldr	r3, [sp, #24]
 800d83e:	1b1c      	subs	r4, r3, r4
 800d840:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800d844:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d848:	e78d      	b.n	800d766 <_strtod_l+0x3c6>
 800d84a:	f113 0f16 	cmn.w	r3, #22
 800d84e:	dba5      	blt.n	800d79c <_strtod_l+0x3fc>
 800d850:	4a37      	ldr	r2, [pc, #220]	; (800d930 <_strtod_l+0x590>)
 800d852:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800d856:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d85a:	4650      	mov	r0, sl
 800d85c:	4659      	mov	r1, fp
 800d85e:	f7f2 fff5 	bl	800084c <__aeabi_ddiv>
 800d862:	e782      	b.n	800d76a <_strtod_l+0x3ca>
 800d864:	2300      	movs	r3, #0
 800d866:	4e33      	ldr	r6, [pc, #204]	; (800d934 <_strtod_l+0x594>)
 800d868:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d86c:	4650      	mov	r0, sl
 800d86e:	4659      	mov	r1, fp
 800d870:	461d      	mov	r5, r3
 800d872:	f1b8 0f01 	cmp.w	r8, #1
 800d876:	dc21      	bgt.n	800d8bc <_strtod_l+0x51c>
 800d878:	b10b      	cbz	r3, 800d87e <_strtod_l+0x4de>
 800d87a:	4682      	mov	sl, r0
 800d87c:	468b      	mov	fp, r1
 800d87e:	4b2d      	ldr	r3, [pc, #180]	; (800d934 <_strtod_l+0x594>)
 800d880:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d884:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d888:	4652      	mov	r2, sl
 800d88a:	465b      	mov	r3, fp
 800d88c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d890:	f7f2 feb2 	bl	80005f8 <__aeabi_dmul>
 800d894:	4b28      	ldr	r3, [pc, #160]	; (800d938 <_strtod_l+0x598>)
 800d896:	460a      	mov	r2, r1
 800d898:	400b      	ands	r3, r1
 800d89a:	4928      	ldr	r1, [pc, #160]	; (800d93c <_strtod_l+0x59c>)
 800d89c:	428b      	cmp	r3, r1
 800d89e:	4682      	mov	sl, r0
 800d8a0:	d898      	bhi.n	800d7d4 <_strtod_l+0x434>
 800d8a2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d8a6:	428b      	cmp	r3, r1
 800d8a8:	bf86      	itte	hi
 800d8aa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d944 <_strtod_l+0x5a4>
 800d8ae:	f04f 3aff 	movhi.w	sl, #4294967295
 800d8b2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	9304      	str	r3, [sp, #16]
 800d8ba:	e077      	b.n	800d9ac <_strtod_l+0x60c>
 800d8bc:	f018 0f01 	tst.w	r8, #1
 800d8c0:	d006      	beq.n	800d8d0 <_strtod_l+0x530>
 800d8c2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800d8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ca:	f7f2 fe95 	bl	80005f8 <__aeabi_dmul>
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	3501      	adds	r5, #1
 800d8d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d8d6:	e7cc      	b.n	800d872 <_strtod_l+0x4d2>
 800d8d8:	d0ed      	beq.n	800d8b6 <_strtod_l+0x516>
 800d8da:	f1c8 0800 	rsb	r8, r8, #0
 800d8de:	f018 020f 	ands.w	r2, r8, #15
 800d8e2:	d00a      	beq.n	800d8fa <_strtod_l+0x55a>
 800d8e4:	4b12      	ldr	r3, [pc, #72]	; (800d930 <_strtod_l+0x590>)
 800d8e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8ea:	4650      	mov	r0, sl
 800d8ec:	4659      	mov	r1, fp
 800d8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f2:	f7f2 ffab 	bl	800084c <__aeabi_ddiv>
 800d8f6:	4682      	mov	sl, r0
 800d8f8:	468b      	mov	fp, r1
 800d8fa:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d8fe:	d0da      	beq.n	800d8b6 <_strtod_l+0x516>
 800d900:	f1b8 0f1f 	cmp.w	r8, #31
 800d904:	dd20      	ble.n	800d948 <_strtod_l+0x5a8>
 800d906:	2400      	movs	r4, #0
 800d908:	46a0      	mov	r8, r4
 800d90a:	9407      	str	r4, [sp, #28]
 800d90c:	9405      	str	r4, [sp, #20]
 800d90e:	2322      	movs	r3, #34	; 0x22
 800d910:	f04f 0a00 	mov.w	sl, #0
 800d914:	f04f 0b00 	mov.w	fp, #0
 800d918:	f8c9 3000 	str.w	r3, [r9]
 800d91c:	e765      	b.n	800d7ea <_strtod_l+0x44a>
 800d91e:	bf00      	nop
 800d920:	080110a1 	.word	0x080110a1
 800d924:	0801112b 	.word	0x0801112b
 800d928:	080110a9 	.word	0x080110a9
 800d92c:	080110ec 	.word	0x080110ec
 800d930:	080111d0 	.word	0x080111d0
 800d934:	080111a8 	.word	0x080111a8
 800d938:	7ff00000 	.word	0x7ff00000
 800d93c:	7ca00000 	.word	0x7ca00000
 800d940:	fff80000 	.word	0xfff80000
 800d944:	7fefffff 	.word	0x7fefffff
 800d948:	f018 0310 	ands.w	r3, r8, #16
 800d94c:	bf18      	it	ne
 800d94e:	236a      	movne	r3, #106	; 0x6a
 800d950:	4da0      	ldr	r5, [pc, #640]	; (800dbd4 <_strtod_l+0x834>)
 800d952:	9304      	str	r3, [sp, #16]
 800d954:	4650      	mov	r0, sl
 800d956:	4659      	mov	r1, fp
 800d958:	2300      	movs	r3, #0
 800d95a:	f1b8 0f00 	cmp.w	r8, #0
 800d95e:	f300 810a 	bgt.w	800db76 <_strtod_l+0x7d6>
 800d962:	b10b      	cbz	r3, 800d968 <_strtod_l+0x5c8>
 800d964:	4682      	mov	sl, r0
 800d966:	468b      	mov	fp, r1
 800d968:	9b04      	ldr	r3, [sp, #16]
 800d96a:	b1bb      	cbz	r3, 800d99c <_strtod_l+0x5fc>
 800d96c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d970:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d974:	2b00      	cmp	r3, #0
 800d976:	4659      	mov	r1, fp
 800d978:	dd10      	ble.n	800d99c <_strtod_l+0x5fc>
 800d97a:	2b1f      	cmp	r3, #31
 800d97c:	f340 8107 	ble.w	800db8e <_strtod_l+0x7ee>
 800d980:	2b34      	cmp	r3, #52	; 0x34
 800d982:	bfde      	ittt	le
 800d984:	3b20      	suble	r3, #32
 800d986:	f04f 32ff 	movle.w	r2, #4294967295
 800d98a:	fa02 f303 	lslle.w	r3, r2, r3
 800d98e:	f04f 0a00 	mov.w	sl, #0
 800d992:	bfcc      	ite	gt
 800d994:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d998:	ea03 0b01 	andle.w	fp, r3, r1
 800d99c:	2200      	movs	r2, #0
 800d99e:	2300      	movs	r3, #0
 800d9a0:	4650      	mov	r0, sl
 800d9a2:	4659      	mov	r1, fp
 800d9a4:	f7f3 f890 	bl	8000ac8 <__aeabi_dcmpeq>
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	d1ac      	bne.n	800d906 <_strtod_l+0x566>
 800d9ac:	9b07      	ldr	r3, [sp, #28]
 800d9ae:	9300      	str	r3, [sp, #0]
 800d9b0:	9a05      	ldr	r2, [sp, #20]
 800d9b2:	9908      	ldr	r1, [sp, #32]
 800d9b4:	4623      	mov	r3, r4
 800d9b6:	4648      	mov	r0, r9
 800d9b8:	f002 f842 	bl	800fa40 <__s2b>
 800d9bc:	9007      	str	r0, [sp, #28]
 800d9be:	2800      	cmp	r0, #0
 800d9c0:	f43f af08 	beq.w	800d7d4 <_strtod_l+0x434>
 800d9c4:	9a06      	ldr	r2, [sp, #24]
 800d9c6:	9b06      	ldr	r3, [sp, #24]
 800d9c8:	2a00      	cmp	r2, #0
 800d9ca:	f1c3 0300 	rsb	r3, r3, #0
 800d9ce:	bfa8      	it	ge
 800d9d0:	2300      	movge	r3, #0
 800d9d2:	930e      	str	r3, [sp, #56]	; 0x38
 800d9d4:	2400      	movs	r4, #0
 800d9d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d9da:	9316      	str	r3, [sp, #88]	; 0x58
 800d9dc:	46a0      	mov	r8, r4
 800d9de:	9b07      	ldr	r3, [sp, #28]
 800d9e0:	4648      	mov	r0, r9
 800d9e2:	6859      	ldr	r1, [r3, #4]
 800d9e4:	f001 ffa6 	bl	800f934 <_Balloc>
 800d9e8:	9005      	str	r0, [sp, #20]
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	f43f aef6 	beq.w	800d7dc <_strtod_l+0x43c>
 800d9f0:	9b07      	ldr	r3, [sp, #28]
 800d9f2:	691a      	ldr	r2, [r3, #16]
 800d9f4:	3202      	adds	r2, #2
 800d9f6:	f103 010c 	add.w	r1, r3, #12
 800d9fa:	0092      	lsls	r2, r2, #2
 800d9fc:	300c      	adds	r0, #12
 800d9fe:	f7fe fdbd 	bl	800c57c <memcpy>
 800da02:	aa1e      	add	r2, sp, #120	; 0x78
 800da04:	a91d      	add	r1, sp, #116	; 0x74
 800da06:	ec4b ab10 	vmov	d0, sl, fp
 800da0a:	4648      	mov	r0, r9
 800da0c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800da10:	f002 fad2 	bl	800ffb8 <__d2b>
 800da14:	901c      	str	r0, [sp, #112]	; 0x70
 800da16:	2800      	cmp	r0, #0
 800da18:	f43f aee0 	beq.w	800d7dc <_strtod_l+0x43c>
 800da1c:	2101      	movs	r1, #1
 800da1e:	4648      	mov	r0, r9
 800da20:	f002 f89a 	bl	800fb58 <__i2b>
 800da24:	4680      	mov	r8, r0
 800da26:	2800      	cmp	r0, #0
 800da28:	f43f aed8 	beq.w	800d7dc <_strtod_l+0x43c>
 800da2c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800da2e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800da30:	2e00      	cmp	r6, #0
 800da32:	bfab      	itete	ge
 800da34:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800da36:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800da38:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800da3a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800da3c:	bfac      	ite	ge
 800da3e:	18f7      	addge	r7, r6, r3
 800da40:	1b9d      	sublt	r5, r3, r6
 800da42:	9b04      	ldr	r3, [sp, #16]
 800da44:	1af6      	subs	r6, r6, r3
 800da46:	4416      	add	r6, r2
 800da48:	4b63      	ldr	r3, [pc, #396]	; (800dbd8 <_strtod_l+0x838>)
 800da4a:	3e01      	subs	r6, #1
 800da4c:	429e      	cmp	r6, r3
 800da4e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800da52:	f280 80af 	bge.w	800dbb4 <_strtod_l+0x814>
 800da56:	1b9b      	subs	r3, r3, r6
 800da58:	2b1f      	cmp	r3, #31
 800da5a:	eba2 0203 	sub.w	r2, r2, r3
 800da5e:	f04f 0101 	mov.w	r1, #1
 800da62:	f300 809b 	bgt.w	800db9c <_strtod_l+0x7fc>
 800da66:	fa01 f303 	lsl.w	r3, r1, r3
 800da6a:	930f      	str	r3, [sp, #60]	; 0x3c
 800da6c:	2300      	movs	r3, #0
 800da6e:	930a      	str	r3, [sp, #40]	; 0x28
 800da70:	18be      	adds	r6, r7, r2
 800da72:	9b04      	ldr	r3, [sp, #16]
 800da74:	42b7      	cmp	r7, r6
 800da76:	4415      	add	r5, r2
 800da78:	441d      	add	r5, r3
 800da7a:	463b      	mov	r3, r7
 800da7c:	bfa8      	it	ge
 800da7e:	4633      	movge	r3, r6
 800da80:	42ab      	cmp	r3, r5
 800da82:	bfa8      	it	ge
 800da84:	462b      	movge	r3, r5
 800da86:	2b00      	cmp	r3, #0
 800da88:	bfc2      	ittt	gt
 800da8a:	1af6      	subgt	r6, r6, r3
 800da8c:	1aed      	subgt	r5, r5, r3
 800da8e:	1aff      	subgt	r7, r7, r3
 800da90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da92:	b1bb      	cbz	r3, 800dac4 <_strtod_l+0x724>
 800da94:	4641      	mov	r1, r8
 800da96:	461a      	mov	r2, r3
 800da98:	4648      	mov	r0, r9
 800da9a:	f002 f8fd 	bl	800fc98 <__pow5mult>
 800da9e:	4680      	mov	r8, r0
 800daa0:	2800      	cmp	r0, #0
 800daa2:	f43f ae9b 	beq.w	800d7dc <_strtod_l+0x43c>
 800daa6:	4601      	mov	r1, r0
 800daa8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800daaa:	4648      	mov	r0, r9
 800daac:	f002 f85d 	bl	800fb6a <__multiply>
 800dab0:	900c      	str	r0, [sp, #48]	; 0x30
 800dab2:	2800      	cmp	r0, #0
 800dab4:	f43f ae92 	beq.w	800d7dc <_strtod_l+0x43c>
 800dab8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800daba:	4648      	mov	r0, r9
 800dabc:	f001 ff6e 	bl	800f99c <_Bfree>
 800dac0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dac2:	931c      	str	r3, [sp, #112]	; 0x70
 800dac4:	2e00      	cmp	r6, #0
 800dac6:	dc7a      	bgt.n	800dbbe <_strtod_l+0x81e>
 800dac8:	9b06      	ldr	r3, [sp, #24]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	dd08      	ble.n	800dae0 <_strtod_l+0x740>
 800dace:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dad0:	9905      	ldr	r1, [sp, #20]
 800dad2:	4648      	mov	r0, r9
 800dad4:	f002 f8e0 	bl	800fc98 <__pow5mult>
 800dad8:	9005      	str	r0, [sp, #20]
 800dada:	2800      	cmp	r0, #0
 800dadc:	f43f ae7e 	beq.w	800d7dc <_strtod_l+0x43c>
 800dae0:	2d00      	cmp	r5, #0
 800dae2:	dd08      	ble.n	800daf6 <_strtod_l+0x756>
 800dae4:	462a      	mov	r2, r5
 800dae6:	9905      	ldr	r1, [sp, #20]
 800dae8:	4648      	mov	r0, r9
 800daea:	f002 f923 	bl	800fd34 <__lshift>
 800daee:	9005      	str	r0, [sp, #20]
 800daf0:	2800      	cmp	r0, #0
 800daf2:	f43f ae73 	beq.w	800d7dc <_strtod_l+0x43c>
 800daf6:	2f00      	cmp	r7, #0
 800daf8:	dd08      	ble.n	800db0c <_strtod_l+0x76c>
 800dafa:	4641      	mov	r1, r8
 800dafc:	463a      	mov	r2, r7
 800dafe:	4648      	mov	r0, r9
 800db00:	f002 f918 	bl	800fd34 <__lshift>
 800db04:	4680      	mov	r8, r0
 800db06:	2800      	cmp	r0, #0
 800db08:	f43f ae68 	beq.w	800d7dc <_strtod_l+0x43c>
 800db0c:	9a05      	ldr	r2, [sp, #20]
 800db0e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800db10:	4648      	mov	r0, r9
 800db12:	f002 f97d 	bl	800fe10 <__mdiff>
 800db16:	4604      	mov	r4, r0
 800db18:	2800      	cmp	r0, #0
 800db1a:	f43f ae5f 	beq.w	800d7dc <_strtod_l+0x43c>
 800db1e:	68c3      	ldr	r3, [r0, #12]
 800db20:	930c      	str	r3, [sp, #48]	; 0x30
 800db22:	2300      	movs	r3, #0
 800db24:	60c3      	str	r3, [r0, #12]
 800db26:	4641      	mov	r1, r8
 800db28:	f002 f958 	bl	800fddc <__mcmp>
 800db2c:	2800      	cmp	r0, #0
 800db2e:	da55      	bge.n	800dbdc <_strtod_l+0x83c>
 800db30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db32:	b9e3      	cbnz	r3, 800db6e <_strtod_l+0x7ce>
 800db34:	f1ba 0f00 	cmp.w	sl, #0
 800db38:	d119      	bne.n	800db6e <_strtod_l+0x7ce>
 800db3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db3e:	b9b3      	cbnz	r3, 800db6e <_strtod_l+0x7ce>
 800db40:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800db44:	0d1b      	lsrs	r3, r3, #20
 800db46:	051b      	lsls	r3, r3, #20
 800db48:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800db4c:	d90f      	bls.n	800db6e <_strtod_l+0x7ce>
 800db4e:	6963      	ldr	r3, [r4, #20]
 800db50:	b913      	cbnz	r3, 800db58 <_strtod_l+0x7b8>
 800db52:	6923      	ldr	r3, [r4, #16]
 800db54:	2b01      	cmp	r3, #1
 800db56:	dd0a      	ble.n	800db6e <_strtod_l+0x7ce>
 800db58:	4621      	mov	r1, r4
 800db5a:	2201      	movs	r2, #1
 800db5c:	4648      	mov	r0, r9
 800db5e:	f002 f8e9 	bl	800fd34 <__lshift>
 800db62:	4641      	mov	r1, r8
 800db64:	4604      	mov	r4, r0
 800db66:	f002 f939 	bl	800fddc <__mcmp>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	dc67      	bgt.n	800dc3e <_strtod_l+0x89e>
 800db6e:	9b04      	ldr	r3, [sp, #16]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d171      	bne.n	800dc58 <_strtod_l+0x8b8>
 800db74:	e63d      	b.n	800d7f2 <_strtod_l+0x452>
 800db76:	f018 0f01 	tst.w	r8, #1
 800db7a:	d004      	beq.n	800db86 <_strtod_l+0x7e6>
 800db7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db80:	f7f2 fd3a 	bl	80005f8 <__aeabi_dmul>
 800db84:	2301      	movs	r3, #1
 800db86:	ea4f 0868 	mov.w	r8, r8, asr #1
 800db8a:	3508      	adds	r5, #8
 800db8c:	e6e5      	b.n	800d95a <_strtod_l+0x5ba>
 800db8e:	f04f 32ff 	mov.w	r2, #4294967295
 800db92:	fa02 f303 	lsl.w	r3, r2, r3
 800db96:	ea03 0a0a 	and.w	sl, r3, sl
 800db9a:	e6ff      	b.n	800d99c <_strtod_l+0x5fc>
 800db9c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800dba0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800dba4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800dba8:	36e2      	adds	r6, #226	; 0xe2
 800dbaa:	fa01 f306 	lsl.w	r3, r1, r6
 800dbae:	930a      	str	r3, [sp, #40]	; 0x28
 800dbb0:	910f      	str	r1, [sp, #60]	; 0x3c
 800dbb2:	e75d      	b.n	800da70 <_strtod_l+0x6d0>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	930a      	str	r3, [sp, #40]	; 0x28
 800dbb8:	2301      	movs	r3, #1
 800dbba:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbbc:	e758      	b.n	800da70 <_strtod_l+0x6d0>
 800dbbe:	4632      	mov	r2, r6
 800dbc0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dbc2:	4648      	mov	r0, r9
 800dbc4:	f002 f8b6 	bl	800fd34 <__lshift>
 800dbc8:	901c      	str	r0, [sp, #112]	; 0x70
 800dbca:	2800      	cmp	r0, #0
 800dbcc:	f47f af7c 	bne.w	800dac8 <_strtod_l+0x728>
 800dbd0:	e604      	b.n	800d7dc <_strtod_l+0x43c>
 800dbd2:	bf00      	nop
 800dbd4:	08011100 	.word	0x08011100
 800dbd8:	fffffc02 	.word	0xfffffc02
 800dbdc:	465d      	mov	r5, fp
 800dbde:	f040 8086 	bne.w	800dcee <_strtod_l+0x94e>
 800dbe2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dbe4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dbe8:	b32a      	cbz	r2, 800dc36 <_strtod_l+0x896>
 800dbea:	4aaf      	ldr	r2, [pc, #700]	; (800dea8 <_strtod_l+0xb08>)
 800dbec:	4293      	cmp	r3, r2
 800dbee:	d153      	bne.n	800dc98 <_strtod_l+0x8f8>
 800dbf0:	9b04      	ldr	r3, [sp, #16]
 800dbf2:	4650      	mov	r0, sl
 800dbf4:	b1d3      	cbz	r3, 800dc2c <_strtod_l+0x88c>
 800dbf6:	4aad      	ldr	r2, [pc, #692]	; (800deac <_strtod_l+0xb0c>)
 800dbf8:	402a      	ands	r2, r5
 800dbfa:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800dbfe:	f04f 31ff 	mov.w	r1, #4294967295
 800dc02:	d816      	bhi.n	800dc32 <_strtod_l+0x892>
 800dc04:	0d12      	lsrs	r2, r2, #20
 800dc06:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800dc0a:	fa01 f303 	lsl.w	r3, r1, r3
 800dc0e:	4298      	cmp	r0, r3
 800dc10:	d142      	bne.n	800dc98 <_strtod_l+0x8f8>
 800dc12:	4ba7      	ldr	r3, [pc, #668]	; (800deb0 <_strtod_l+0xb10>)
 800dc14:	429d      	cmp	r5, r3
 800dc16:	d102      	bne.n	800dc1e <_strtod_l+0x87e>
 800dc18:	3001      	adds	r0, #1
 800dc1a:	f43f addf 	beq.w	800d7dc <_strtod_l+0x43c>
 800dc1e:	4ba3      	ldr	r3, [pc, #652]	; (800deac <_strtod_l+0xb0c>)
 800dc20:	402b      	ands	r3, r5
 800dc22:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800dc26:	f04f 0a00 	mov.w	sl, #0
 800dc2a:	e7a0      	b.n	800db6e <_strtod_l+0x7ce>
 800dc2c:	f04f 33ff 	mov.w	r3, #4294967295
 800dc30:	e7ed      	b.n	800dc0e <_strtod_l+0x86e>
 800dc32:	460b      	mov	r3, r1
 800dc34:	e7eb      	b.n	800dc0e <_strtod_l+0x86e>
 800dc36:	bb7b      	cbnz	r3, 800dc98 <_strtod_l+0x8f8>
 800dc38:	f1ba 0f00 	cmp.w	sl, #0
 800dc3c:	d12c      	bne.n	800dc98 <_strtod_l+0x8f8>
 800dc3e:	9904      	ldr	r1, [sp, #16]
 800dc40:	4a9a      	ldr	r2, [pc, #616]	; (800deac <_strtod_l+0xb0c>)
 800dc42:	465b      	mov	r3, fp
 800dc44:	b1f1      	cbz	r1, 800dc84 <_strtod_l+0x8e4>
 800dc46:	ea02 010b 	and.w	r1, r2, fp
 800dc4a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800dc4e:	dc19      	bgt.n	800dc84 <_strtod_l+0x8e4>
 800dc50:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800dc54:	f77f ae5b 	ble.w	800d90e <_strtod_l+0x56e>
 800dc58:	4a96      	ldr	r2, [pc, #600]	; (800deb4 <_strtod_l+0xb14>)
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800dc60:	4650      	mov	r0, sl
 800dc62:	4659      	mov	r1, fp
 800dc64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800dc68:	f7f2 fcc6 	bl	80005f8 <__aeabi_dmul>
 800dc6c:	4682      	mov	sl, r0
 800dc6e:	468b      	mov	fp, r1
 800dc70:	2900      	cmp	r1, #0
 800dc72:	f47f adbe 	bne.w	800d7f2 <_strtod_l+0x452>
 800dc76:	2800      	cmp	r0, #0
 800dc78:	f47f adbb 	bne.w	800d7f2 <_strtod_l+0x452>
 800dc7c:	2322      	movs	r3, #34	; 0x22
 800dc7e:	f8c9 3000 	str.w	r3, [r9]
 800dc82:	e5b6      	b.n	800d7f2 <_strtod_l+0x452>
 800dc84:	4013      	ands	r3, r2
 800dc86:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800dc8a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dc8e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dc92:	f04f 3aff 	mov.w	sl, #4294967295
 800dc96:	e76a      	b.n	800db6e <_strtod_l+0x7ce>
 800dc98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc9a:	b193      	cbz	r3, 800dcc2 <_strtod_l+0x922>
 800dc9c:	422b      	tst	r3, r5
 800dc9e:	f43f af66 	beq.w	800db6e <_strtod_l+0x7ce>
 800dca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dca4:	9a04      	ldr	r2, [sp, #16]
 800dca6:	4650      	mov	r0, sl
 800dca8:	4659      	mov	r1, fp
 800dcaa:	b173      	cbz	r3, 800dcca <_strtod_l+0x92a>
 800dcac:	f7ff fb5a 	bl	800d364 <sulp>
 800dcb0:	4602      	mov	r2, r0
 800dcb2:	460b      	mov	r3, r1
 800dcb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dcb8:	f7f2 fae8 	bl	800028c <__adddf3>
 800dcbc:	4682      	mov	sl, r0
 800dcbe:	468b      	mov	fp, r1
 800dcc0:	e755      	b.n	800db6e <_strtod_l+0x7ce>
 800dcc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dcc4:	ea13 0f0a 	tst.w	r3, sl
 800dcc8:	e7e9      	b.n	800dc9e <_strtod_l+0x8fe>
 800dcca:	f7ff fb4b 	bl	800d364 <sulp>
 800dcce:	4602      	mov	r2, r0
 800dcd0:	460b      	mov	r3, r1
 800dcd2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dcd6:	f7f2 fad7 	bl	8000288 <__aeabi_dsub>
 800dcda:	2200      	movs	r2, #0
 800dcdc:	2300      	movs	r3, #0
 800dcde:	4682      	mov	sl, r0
 800dce0:	468b      	mov	fp, r1
 800dce2:	f7f2 fef1 	bl	8000ac8 <__aeabi_dcmpeq>
 800dce6:	2800      	cmp	r0, #0
 800dce8:	f47f ae11 	bne.w	800d90e <_strtod_l+0x56e>
 800dcec:	e73f      	b.n	800db6e <_strtod_l+0x7ce>
 800dcee:	4641      	mov	r1, r8
 800dcf0:	4620      	mov	r0, r4
 800dcf2:	f002 f9b0 	bl	8010056 <__ratio>
 800dcf6:	ec57 6b10 	vmov	r6, r7, d0
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd00:	ee10 0a10 	vmov	r0, s0
 800dd04:	4639      	mov	r1, r7
 800dd06:	f7f2 fef3 	bl	8000af0 <__aeabi_dcmple>
 800dd0a:	2800      	cmp	r0, #0
 800dd0c:	d077      	beq.n	800ddfe <_strtod_l+0xa5e>
 800dd0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d04a      	beq.n	800ddaa <_strtod_l+0xa0a>
 800dd14:	4b68      	ldr	r3, [pc, #416]	; (800deb8 <_strtod_l+0xb18>)
 800dd16:	2200      	movs	r2, #0
 800dd18:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dd1c:	4f66      	ldr	r7, [pc, #408]	; (800deb8 <_strtod_l+0xb18>)
 800dd1e:	2600      	movs	r6, #0
 800dd20:	4b62      	ldr	r3, [pc, #392]	; (800deac <_strtod_l+0xb0c>)
 800dd22:	402b      	ands	r3, r5
 800dd24:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dd28:	4b64      	ldr	r3, [pc, #400]	; (800debc <_strtod_l+0xb1c>)
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	f040 80ce 	bne.w	800decc <_strtod_l+0xb2c>
 800dd30:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dd34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dd38:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800dd3c:	ec4b ab10 	vmov	d0, sl, fp
 800dd40:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800dd44:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800dd48:	f002 f8c0 	bl	800fecc <__ulp>
 800dd4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dd50:	ec53 2b10 	vmov	r2, r3, d0
 800dd54:	f7f2 fc50 	bl	80005f8 <__aeabi_dmul>
 800dd58:	4652      	mov	r2, sl
 800dd5a:	465b      	mov	r3, fp
 800dd5c:	f7f2 fa96 	bl	800028c <__adddf3>
 800dd60:	460b      	mov	r3, r1
 800dd62:	4952      	ldr	r1, [pc, #328]	; (800deac <_strtod_l+0xb0c>)
 800dd64:	4a56      	ldr	r2, [pc, #344]	; (800dec0 <_strtod_l+0xb20>)
 800dd66:	4019      	ands	r1, r3
 800dd68:	4291      	cmp	r1, r2
 800dd6a:	4682      	mov	sl, r0
 800dd6c:	d95b      	bls.n	800de26 <_strtod_l+0xa86>
 800dd6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd70:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800dd74:	4293      	cmp	r3, r2
 800dd76:	d103      	bne.n	800dd80 <_strtod_l+0x9e0>
 800dd78:	9b08      	ldr	r3, [sp, #32]
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	f43f ad2e 	beq.w	800d7dc <_strtod_l+0x43c>
 800dd80:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800deb0 <_strtod_l+0xb10>
 800dd84:	f04f 3aff 	mov.w	sl, #4294967295
 800dd88:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dd8a:	4648      	mov	r0, r9
 800dd8c:	f001 fe06 	bl	800f99c <_Bfree>
 800dd90:	9905      	ldr	r1, [sp, #20]
 800dd92:	4648      	mov	r0, r9
 800dd94:	f001 fe02 	bl	800f99c <_Bfree>
 800dd98:	4641      	mov	r1, r8
 800dd9a:	4648      	mov	r0, r9
 800dd9c:	f001 fdfe 	bl	800f99c <_Bfree>
 800dda0:	4621      	mov	r1, r4
 800dda2:	4648      	mov	r0, r9
 800dda4:	f001 fdfa 	bl	800f99c <_Bfree>
 800dda8:	e619      	b.n	800d9de <_strtod_l+0x63e>
 800ddaa:	f1ba 0f00 	cmp.w	sl, #0
 800ddae:	d11a      	bne.n	800dde6 <_strtod_l+0xa46>
 800ddb0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddb4:	b9eb      	cbnz	r3, 800ddf2 <_strtod_l+0xa52>
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	4b3f      	ldr	r3, [pc, #252]	; (800deb8 <_strtod_l+0xb18>)
 800ddba:	4630      	mov	r0, r6
 800ddbc:	4639      	mov	r1, r7
 800ddbe:	f7f2 fe8d 	bl	8000adc <__aeabi_dcmplt>
 800ddc2:	b9c8      	cbnz	r0, 800ddf8 <_strtod_l+0xa58>
 800ddc4:	4630      	mov	r0, r6
 800ddc6:	4639      	mov	r1, r7
 800ddc8:	2200      	movs	r2, #0
 800ddca:	4b3e      	ldr	r3, [pc, #248]	; (800dec4 <_strtod_l+0xb24>)
 800ddcc:	f7f2 fc14 	bl	80005f8 <__aeabi_dmul>
 800ddd0:	4606      	mov	r6, r0
 800ddd2:	460f      	mov	r7, r1
 800ddd4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800ddd8:	9618      	str	r6, [sp, #96]	; 0x60
 800ddda:	9319      	str	r3, [sp, #100]	; 0x64
 800dddc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800dde0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dde4:	e79c      	b.n	800dd20 <_strtod_l+0x980>
 800dde6:	f1ba 0f01 	cmp.w	sl, #1
 800ddea:	d102      	bne.n	800ddf2 <_strtod_l+0xa52>
 800ddec:	2d00      	cmp	r5, #0
 800ddee:	f43f ad8e 	beq.w	800d90e <_strtod_l+0x56e>
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	4b34      	ldr	r3, [pc, #208]	; (800dec8 <_strtod_l+0xb28>)
 800ddf6:	e78f      	b.n	800dd18 <_strtod_l+0x978>
 800ddf8:	2600      	movs	r6, #0
 800ddfa:	4f32      	ldr	r7, [pc, #200]	; (800dec4 <_strtod_l+0xb24>)
 800ddfc:	e7ea      	b.n	800ddd4 <_strtod_l+0xa34>
 800ddfe:	4b31      	ldr	r3, [pc, #196]	; (800dec4 <_strtod_l+0xb24>)
 800de00:	4630      	mov	r0, r6
 800de02:	4639      	mov	r1, r7
 800de04:	2200      	movs	r2, #0
 800de06:	f7f2 fbf7 	bl	80005f8 <__aeabi_dmul>
 800de0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de0c:	4606      	mov	r6, r0
 800de0e:	460f      	mov	r7, r1
 800de10:	b933      	cbnz	r3, 800de20 <_strtod_l+0xa80>
 800de12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de16:	9010      	str	r0, [sp, #64]	; 0x40
 800de18:	9311      	str	r3, [sp, #68]	; 0x44
 800de1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800de1e:	e7df      	b.n	800dde0 <_strtod_l+0xa40>
 800de20:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800de24:	e7f9      	b.n	800de1a <_strtod_l+0xa7a>
 800de26:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800de2a:	9b04      	ldr	r3, [sp, #16]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d1ab      	bne.n	800dd88 <_strtod_l+0x9e8>
 800de30:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de34:	0d1b      	lsrs	r3, r3, #20
 800de36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800de38:	051b      	lsls	r3, r3, #20
 800de3a:	429a      	cmp	r2, r3
 800de3c:	465d      	mov	r5, fp
 800de3e:	d1a3      	bne.n	800dd88 <_strtod_l+0x9e8>
 800de40:	4639      	mov	r1, r7
 800de42:	4630      	mov	r0, r6
 800de44:	f7f2 fe88 	bl	8000b58 <__aeabi_d2iz>
 800de48:	f7f2 fb6c 	bl	8000524 <__aeabi_i2d>
 800de4c:	460b      	mov	r3, r1
 800de4e:	4602      	mov	r2, r0
 800de50:	4639      	mov	r1, r7
 800de52:	4630      	mov	r0, r6
 800de54:	f7f2 fa18 	bl	8000288 <__aeabi_dsub>
 800de58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de5a:	4606      	mov	r6, r0
 800de5c:	460f      	mov	r7, r1
 800de5e:	b933      	cbnz	r3, 800de6e <_strtod_l+0xace>
 800de60:	f1ba 0f00 	cmp.w	sl, #0
 800de64:	d103      	bne.n	800de6e <_strtod_l+0xace>
 800de66:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800de6a:	2d00      	cmp	r5, #0
 800de6c:	d06d      	beq.n	800df4a <_strtod_l+0xbaa>
 800de6e:	a30a      	add	r3, pc, #40	; (adr r3, 800de98 <_strtod_l+0xaf8>)
 800de70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de74:	4630      	mov	r0, r6
 800de76:	4639      	mov	r1, r7
 800de78:	f7f2 fe30 	bl	8000adc <__aeabi_dcmplt>
 800de7c:	2800      	cmp	r0, #0
 800de7e:	f47f acb8 	bne.w	800d7f2 <_strtod_l+0x452>
 800de82:	a307      	add	r3, pc, #28	; (adr r3, 800dea0 <_strtod_l+0xb00>)
 800de84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de88:	4630      	mov	r0, r6
 800de8a:	4639      	mov	r1, r7
 800de8c:	f7f2 fe44 	bl	8000b18 <__aeabi_dcmpgt>
 800de90:	2800      	cmp	r0, #0
 800de92:	f43f af79 	beq.w	800dd88 <_strtod_l+0x9e8>
 800de96:	e4ac      	b.n	800d7f2 <_strtod_l+0x452>
 800de98:	94a03595 	.word	0x94a03595
 800de9c:	3fdfffff 	.word	0x3fdfffff
 800dea0:	35afe535 	.word	0x35afe535
 800dea4:	3fe00000 	.word	0x3fe00000
 800dea8:	000fffff 	.word	0x000fffff
 800deac:	7ff00000 	.word	0x7ff00000
 800deb0:	7fefffff 	.word	0x7fefffff
 800deb4:	39500000 	.word	0x39500000
 800deb8:	3ff00000 	.word	0x3ff00000
 800debc:	7fe00000 	.word	0x7fe00000
 800dec0:	7c9fffff 	.word	0x7c9fffff
 800dec4:	3fe00000 	.word	0x3fe00000
 800dec8:	bff00000 	.word	0xbff00000
 800decc:	9b04      	ldr	r3, [sp, #16]
 800dece:	b333      	cbz	r3, 800df1e <_strtod_l+0xb7e>
 800ded0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ded2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ded6:	d822      	bhi.n	800df1e <_strtod_l+0xb7e>
 800ded8:	a327      	add	r3, pc, #156	; (adr r3, 800df78 <_strtod_l+0xbd8>)
 800deda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dede:	4630      	mov	r0, r6
 800dee0:	4639      	mov	r1, r7
 800dee2:	f7f2 fe05 	bl	8000af0 <__aeabi_dcmple>
 800dee6:	b1a0      	cbz	r0, 800df12 <_strtod_l+0xb72>
 800dee8:	4639      	mov	r1, r7
 800deea:	4630      	mov	r0, r6
 800deec:	f7f2 fe5c 	bl	8000ba8 <__aeabi_d2uiz>
 800def0:	2800      	cmp	r0, #0
 800def2:	bf08      	it	eq
 800def4:	2001      	moveq	r0, #1
 800def6:	f7f2 fb05 	bl	8000504 <__aeabi_ui2d>
 800defa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800defc:	4606      	mov	r6, r0
 800defe:	460f      	mov	r7, r1
 800df00:	bb03      	cbnz	r3, 800df44 <_strtod_l+0xba4>
 800df02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800df06:	9012      	str	r0, [sp, #72]	; 0x48
 800df08:	9313      	str	r3, [sp, #76]	; 0x4c
 800df0a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800df0e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800df12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800df16:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800df1a:	1a9b      	subs	r3, r3, r2
 800df1c:	930b      	str	r3, [sp, #44]	; 0x2c
 800df1e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800df22:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800df26:	f001 ffd1 	bl	800fecc <__ulp>
 800df2a:	4650      	mov	r0, sl
 800df2c:	ec53 2b10 	vmov	r2, r3, d0
 800df30:	4659      	mov	r1, fp
 800df32:	f7f2 fb61 	bl	80005f8 <__aeabi_dmul>
 800df36:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800df3a:	f7f2 f9a7 	bl	800028c <__adddf3>
 800df3e:	4682      	mov	sl, r0
 800df40:	468b      	mov	fp, r1
 800df42:	e772      	b.n	800de2a <_strtod_l+0xa8a>
 800df44:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800df48:	e7df      	b.n	800df0a <_strtod_l+0xb6a>
 800df4a:	a30d      	add	r3, pc, #52	; (adr r3, 800df80 <_strtod_l+0xbe0>)
 800df4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df50:	f7f2 fdc4 	bl	8000adc <__aeabi_dcmplt>
 800df54:	e79c      	b.n	800de90 <_strtod_l+0xaf0>
 800df56:	2300      	movs	r3, #0
 800df58:	930d      	str	r3, [sp, #52]	; 0x34
 800df5a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800df5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800df5e:	6013      	str	r3, [r2, #0]
 800df60:	f7ff ba61 	b.w	800d426 <_strtod_l+0x86>
 800df64:	2b65      	cmp	r3, #101	; 0x65
 800df66:	f04f 0200 	mov.w	r2, #0
 800df6a:	f43f ab4e 	beq.w	800d60a <_strtod_l+0x26a>
 800df6e:	2101      	movs	r1, #1
 800df70:	4614      	mov	r4, r2
 800df72:	9104      	str	r1, [sp, #16]
 800df74:	f7ff bacb 	b.w	800d50e <_strtod_l+0x16e>
 800df78:	ffc00000 	.word	0xffc00000
 800df7c:	41dfffff 	.word	0x41dfffff
 800df80:	94a03595 	.word	0x94a03595
 800df84:	3fcfffff 	.word	0x3fcfffff

0800df88 <_strtod_r>:
 800df88:	4b05      	ldr	r3, [pc, #20]	; (800dfa0 <_strtod_r+0x18>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	b410      	push	{r4}
 800df8e:	6a1b      	ldr	r3, [r3, #32]
 800df90:	4c04      	ldr	r4, [pc, #16]	; (800dfa4 <_strtod_r+0x1c>)
 800df92:	2b00      	cmp	r3, #0
 800df94:	bf08      	it	eq
 800df96:	4623      	moveq	r3, r4
 800df98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df9c:	f7ff ba00 	b.w	800d3a0 <_strtod_l>
 800dfa0:	20000040 	.word	0x20000040
 800dfa4:	200000a4 	.word	0x200000a4

0800dfa8 <_strtol_l.isra.0>:
 800dfa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfac:	4680      	mov	r8, r0
 800dfae:	4689      	mov	r9, r1
 800dfb0:	4692      	mov	sl, r2
 800dfb2:	461e      	mov	r6, r3
 800dfb4:	460f      	mov	r7, r1
 800dfb6:	463d      	mov	r5, r7
 800dfb8:	9808      	ldr	r0, [sp, #32]
 800dfba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dfbe:	f001 fc27 	bl	800f810 <__locale_ctype_ptr_l>
 800dfc2:	4420      	add	r0, r4
 800dfc4:	7843      	ldrb	r3, [r0, #1]
 800dfc6:	f013 0308 	ands.w	r3, r3, #8
 800dfca:	d132      	bne.n	800e032 <_strtol_l.isra.0+0x8a>
 800dfcc:	2c2d      	cmp	r4, #45	; 0x2d
 800dfce:	d132      	bne.n	800e036 <_strtol_l.isra.0+0x8e>
 800dfd0:	787c      	ldrb	r4, [r7, #1]
 800dfd2:	1cbd      	adds	r5, r7, #2
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	2e00      	cmp	r6, #0
 800dfd8:	d05d      	beq.n	800e096 <_strtol_l.isra.0+0xee>
 800dfda:	2e10      	cmp	r6, #16
 800dfdc:	d109      	bne.n	800dff2 <_strtol_l.isra.0+0x4a>
 800dfde:	2c30      	cmp	r4, #48	; 0x30
 800dfe0:	d107      	bne.n	800dff2 <_strtol_l.isra.0+0x4a>
 800dfe2:	782b      	ldrb	r3, [r5, #0]
 800dfe4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dfe8:	2b58      	cmp	r3, #88	; 0x58
 800dfea:	d14f      	bne.n	800e08c <_strtol_l.isra.0+0xe4>
 800dfec:	786c      	ldrb	r4, [r5, #1]
 800dfee:	2610      	movs	r6, #16
 800dff0:	3502      	adds	r5, #2
 800dff2:	2a00      	cmp	r2, #0
 800dff4:	bf14      	ite	ne
 800dff6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800dffa:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800dffe:	2700      	movs	r7, #0
 800e000:	fbb1 fcf6 	udiv	ip, r1, r6
 800e004:	4638      	mov	r0, r7
 800e006:	fb06 1e1c 	mls	lr, r6, ip, r1
 800e00a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800e00e:	2b09      	cmp	r3, #9
 800e010:	d817      	bhi.n	800e042 <_strtol_l.isra.0+0x9a>
 800e012:	461c      	mov	r4, r3
 800e014:	42a6      	cmp	r6, r4
 800e016:	dd23      	ble.n	800e060 <_strtol_l.isra.0+0xb8>
 800e018:	1c7b      	adds	r3, r7, #1
 800e01a:	d007      	beq.n	800e02c <_strtol_l.isra.0+0x84>
 800e01c:	4584      	cmp	ip, r0
 800e01e:	d31c      	bcc.n	800e05a <_strtol_l.isra.0+0xb2>
 800e020:	d101      	bne.n	800e026 <_strtol_l.isra.0+0x7e>
 800e022:	45a6      	cmp	lr, r4
 800e024:	db19      	blt.n	800e05a <_strtol_l.isra.0+0xb2>
 800e026:	fb00 4006 	mla	r0, r0, r6, r4
 800e02a:	2701      	movs	r7, #1
 800e02c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e030:	e7eb      	b.n	800e00a <_strtol_l.isra.0+0x62>
 800e032:	462f      	mov	r7, r5
 800e034:	e7bf      	b.n	800dfb6 <_strtol_l.isra.0+0xe>
 800e036:	2c2b      	cmp	r4, #43	; 0x2b
 800e038:	bf04      	itt	eq
 800e03a:	1cbd      	addeq	r5, r7, #2
 800e03c:	787c      	ldrbeq	r4, [r7, #1]
 800e03e:	461a      	mov	r2, r3
 800e040:	e7c9      	b.n	800dfd6 <_strtol_l.isra.0+0x2e>
 800e042:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800e046:	2b19      	cmp	r3, #25
 800e048:	d801      	bhi.n	800e04e <_strtol_l.isra.0+0xa6>
 800e04a:	3c37      	subs	r4, #55	; 0x37
 800e04c:	e7e2      	b.n	800e014 <_strtol_l.isra.0+0x6c>
 800e04e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800e052:	2b19      	cmp	r3, #25
 800e054:	d804      	bhi.n	800e060 <_strtol_l.isra.0+0xb8>
 800e056:	3c57      	subs	r4, #87	; 0x57
 800e058:	e7dc      	b.n	800e014 <_strtol_l.isra.0+0x6c>
 800e05a:	f04f 37ff 	mov.w	r7, #4294967295
 800e05e:	e7e5      	b.n	800e02c <_strtol_l.isra.0+0x84>
 800e060:	1c7b      	adds	r3, r7, #1
 800e062:	d108      	bne.n	800e076 <_strtol_l.isra.0+0xce>
 800e064:	2322      	movs	r3, #34	; 0x22
 800e066:	f8c8 3000 	str.w	r3, [r8]
 800e06a:	4608      	mov	r0, r1
 800e06c:	f1ba 0f00 	cmp.w	sl, #0
 800e070:	d107      	bne.n	800e082 <_strtol_l.isra.0+0xda>
 800e072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e076:	b102      	cbz	r2, 800e07a <_strtol_l.isra.0+0xd2>
 800e078:	4240      	negs	r0, r0
 800e07a:	f1ba 0f00 	cmp.w	sl, #0
 800e07e:	d0f8      	beq.n	800e072 <_strtol_l.isra.0+0xca>
 800e080:	b10f      	cbz	r7, 800e086 <_strtol_l.isra.0+0xde>
 800e082:	f105 39ff 	add.w	r9, r5, #4294967295
 800e086:	f8ca 9000 	str.w	r9, [sl]
 800e08a:	e7f2      	b.n	800e072 <_strtol_l.isra.0+0xca>
 800e08c:	2430      	movs	r4, #48	; 0x30
 800e08e:	2e00      	cmp	r6, #0
 800e090:	d1af      	bne.n	800dff2 <_strtol_l.isra.0+0x4a>
 800e092:	2608      	movs	r6, #8
 800e094:	e7ad      	b.n	800dff2 <_strtol_l.isra.0+0x4a>
 800e096:	2c30      	cmp	r4, #48	; 0x30
 800e098:	d0a3      	beq.n	800dfe2 <_strtol_l.isra.0+0x3a>
 800e09a:	260a      	movs	r6, #10
 800e09c:	e7a9      	b.n	800dff2 <_strtol_l.isra.0+0x4a>
	...

0800e0a0 <_strtol_r>:
 800e0a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e0a2:	4c06      	ldr	r4, [pc, #24]	; (800e0bc <_strtol_r+0x1c>)
 800e0a4:	4d06      	ldr	r5, [pc, #24]	; (800e0c0 <_strtol_r+0x20>)
 800e0a6:	6824      	ldr	r4, [r4, #0]
 800e0a8:	6a24      	ldr	r4, [r4, #32]
 800e0aa:	2c00      	cmp	r4, #0
 800e0ac:	bf08      	it	eq
 800e0ae:	462c      	moveq	r4, r5
 800e0b0:	9400      	str	r4, [sp, #0]
 800e0b2:	f7ff ff79 	bl	800dfa8 <_strtol_l.isra.0>
 800e0b6:	b003      	add	sp, #12
 800e0b8:	bd30      	pop	{r4, r5, pc}
 800e0ba:	bf00      	nop
 800e0bc:	20000040 	.word	0x20000040
 800e0c0:	200000a4 	.word	0x200000a4

0800e0c4 <__swbuf_r>:
 800e0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0c6:	460e      	mov	r6, r1
 800e0c8:	4614      	mov	r4, r2
 800e0ca:	4605      	mov	r5, r0
 800e0cc:	b118      	cbz	r0, 800e0d6 <__swbuf_r+0x12>
 800e0ce:	6983      	ldr	r3, [r0, #24]
 800e0d0:	b90b      	cbnz	r3, 800e0d6 <__swbuf_r+0x12>
 800e0d2:	f000 ffed 	bl	800f0b0 <__sinit>
 800e0d6:	4b21      	ldr	r3, [pc, #132]	; (800e15c <__swbuf_r+0x98>)
 800e0d8:	429c      	cmp	r4, r3
 800e0da:	d12a      	bne.n	800e132 <__swbuf_r+0x6e>
 800e0dc:	686c      	ldr	r4, [r5, #4]
 800e0de:	69a3      	ldr	r3, [r4, #24]
 800e0e0:	60a3      	str	r3, [r4, #8]
 800e0e2:	89a3      	ldrh	r3, [r4, #12]
 800e0e4:	071a      	lsls	r2, r3, #28
 800e0e6:	d52e      	bpl.n	800e146 <__swbuf_r+0x82>
 800e0e8:	6923      	ldr	r3, [r4, #16]
 800e0ea:	b363      	cbz	r3, 800e146 <__swbuf_r+0x82>
 800e0ec:	6923      	ldr	r3, [r4, #16]
 800e0ee:	6820      	ldr	r0, [r4, #0]
 800e0f0:	1ac0      	subs	r0, r0, r3
 800e0f2:	6963      	ldr	r3, [r4, #20]
 800e0f4:	b2f6      	uxtb	r6, r6
 800e0f6:	4283      	cmp	r3, r0
 800e0f8:	4637      	mov	r7, r6
 800e0fa:	dc04      	bgt.n	800e106 <__swbuf_r+0x42>
 800e0fc:	4621      	mov	r1, r4
 800e0fe:	4628      	mov	r0, r5
 800e100:	f000 ff6c 	bl	800efdc <_fflush_r>
 800e104:	bb28      	cbnz	r0, 800e152 <__swbuf_r+0x8e>
 800e106:	68a3      	ldr	r3, [r4, #8]
 800e108:	3b01      	subs	r3, #1
 800e10a:	60a3      	str	r3, [r4, #8]
 800e10c:	6823      	ldr	r3, [r4, #0]
 800e10e:	1c5a      	adds	r2, r3, #1
 800e110:	6022      	str	r2, [r4, #0]
 800e112:	701e      	strb	r6, [r3, #0]
 800e114:	6963      	ldr	r3, [r4, #20]
 800e116:	3001      	adds	r0, #1
 800e118:	4283      	cmp	r3, r0
 800e11a:	d004      	beq.n	800e126 <__swbuf_r+0x62>
 800e11c:	89a3      	ldrh	r3, [r4, #12]
 800e11e:	07db      	lsls	r3, r3, #31
 800e120:	d519      	bpl.n	800e156 <__swbuf_r+0x92>
 800e122:	2e0a      	cmp	r6, #10
 800e124:	d117      	bne.n	800e156 <__swbuf_r+0x92>
 800e126:	4621      	mov	r1, r4
 800e128:	4628      	mov	r0, r5
 800e12a:	f000 ff57 	bl	800efdc <_fflush_r>
 800e12e:	b190      	cbz	r0, 800e156 <__swbuf_r+0x92>
 800e130:	e00f      	b.n	800e152 <__swbuf_r+0x8e>
 800e132:	4b0b      	ldr	r3, [pc, #44]	; (800e160 <__swbuf_r+0x9c>)
 800e134:	429c      	cmp	r4, r3
 800e136:	d101      	bne.n	800e13c <__swbuf_r+0x78>
 800e138:	68ac      	ldr	r4, [r5, #8]
 800e13a:	e7d0      	b.n	800e0de <__swbuf_r+0x1a>
 800e13c:	4b09      	ldr	r3, [pc, #36]	; (800e164 <__swbuf_r+0xa0>)
 800e13e:	429c      	cmp	r4, r3
 800e140:	bf08      	it	eq
 800e142:	68ec      	ldreq	r4, [r5, #12]
 800e144:	e7cb      	b.n	800e0de <__swbuf_r+0x1a>
 800e146:	4621      	mov	r1, r4
 800e148:	4628      	mov	r0, r5
 800e14a:	f000 f80d 	bl	800e168 <__swsetup_r>
 800e14e:	2800      	cmp	r0, #0
 800e150:	d0cc      	beq.n	800e0ec <__swbuf_r+0x28>
 800e152:	f04f 37ff 	mov.w	r7, #4294967295
 800e156:	4638      	mov	r0, r7
 800e158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e15a:	bf00      	nop
 800e15c:	08011158 	.word	0x08011158
 800e160:	08011178 	.word	0x08011178
 800e164:	08011138 	.word	0x08011138

0800e168 <__swsetup_r>:
 800e168:	4b32      	ldr	r3, [pc, #200]	; (800e234 <__swsetup_r+0xcc>)
 800e16a:	b570      	push	{r4, r5, r6, lr}
 800e16c:	681d      	ldr	r5, [r3, #0]
 800e16e:	4606      	mov	r6, r0
 800e170:	460c      	mov	r4, r1
 800e172:	b125      	cbz	r5, 800e17e <__swsetup_r+0x16>
 800e174:	69ab      	ldr	r3, [r5, #24]
 800e176:	b913      	cbnz	r3, 800e17e <__swsetup_r+0x16>
 800e178:	4628      	mov	r0, r5
 800e17a:	f000 ff99 	bl	800f0b0 <__sinit>
 800e17e:	4b2e      	ldr	r3, [pc, #184]	; (800e238 <__swsetup_r+0xd0>)
 800e180:	429c      	cmp	r4, r3
 800e182:	d10f      	bne.n	800e1a4 <__swsetup_r+0x3c>
 800e184:	686c      	ldr	r4, [r5, #4]
 800e186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e18a:	b29a      	uxth	r2, r3
 800e18c:	0715      	lsls	r5, r2, #28
 800e18e:	d42c      	bmi.n	800e1ea <__swsetup_r+0x82>
 800e190:	06d0      	lsls	r0, r2, #27
 800e192:	d411      	bmi.n	800e1b8 <__swsetup_r+0x50>
 800e194:	2209      	movs	r2, #9
 800e196:	6032      	str	r2, [r6, #0]
 800e198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e19c:	81a3      	strh	r3, [r4, #12]
 800e19e:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a2:	e03e      	b.n	800e222 <__swsetup_r+0xba>
 800e1a4:	4b25      	ldr	r3, [pc, #148]	; (800e23c <__swsetup_r+0xd4>)
 800e1a6:	429c      	cmp	r4, r3
 800e1a8:	d101      	bne.n	800e1ae <__swsetup_r+0x46>
 800e1aa:	68ac      	ldr	r4, [r5, #8]
 800e1ac:	e7eb      	b.n	800e186 <__swsetup_r+0x1e>
 800e1ae:	4b24      	ldr	r3, [pc, #144]	; (800e240 <__swsetup_r+0xd8>)
 800e1b0:	429c      	cmp	r4, r3
 800e1b2:	bf08      	it	eq
 800e1b4:	68ec      	ldreq	r4, [r5, #12]
 800e1b6:	e7e6      	b.n	800e186 <__swsetup_r+0x1e>
 800e1b8:	0751      	lsls	r1, r2, #29
 800e1ba:	d512      	bpl.n	800e1e2 <__swsetup_r+0x7a>
 800e1bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1be:	b141      	cbz	r1, 800e1d2 <__swsetup_r+0x6a>
 800e1c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1c4:	4299      	cmp	r1, r3
 800e1c6:	d002      	beq.n	800e1ce <__swsetup_r+0x66>
 800e1c8:	4630      	mov	r0, r6
 800e1ca:	f001 ffc1 	bl	8010150 <_free_r>
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	6363      	str	r3, [r4, #52]	; 0x34
 800e1d2:	89a3      	ldrh	r3, [r4, #12]
 800e1d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e1d8:	81a3      	strh	r3, [r4, #12]
 800e1da:	2300      	movs	r3, #0
 800e1dc:	6063      	str	r3, [r4, #4]
 800e1de:	6923      	ldr	r3, [r4, #16]
 800e1e0:	6023      	str	r3, [r4, #0]
 800e1e2:	89a3      	ldrh	r3, [r4, #12]
 800e1e4:	f043 0308 	orr.w	r3, r3, #8
 800e1e8:	81a3      	strh	r3, [r4, #12]
 800e1ea:	6923      	ldr	r3, [r4, #16]
 800e1ec:	b94b      	cbnz	r3, 800e202 <__swsetup_r+0x9a>
 800e1ee:	89a3      	ldrh	r3, [r4, #12]
 800e1f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e1f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e1f8:	d003      	beq.n	800e202 <__swsetup_r+0x9a>
 800e1fa:	4621      	mov	r1, r4
 800e1fc:	4630      	mov	r0, r6
 800e1fe:	f001 fb3f 	bl	800f880 <__smakebuf_r>
 800e202:	89a2      	ldrh	r2, [r4, #12]
 800e204:	f012 0301 	ands.w	r3, r2, #1
 800e208:	d00c      	beq.n	800e224 <__swsetup_r+0xbc>
 800e20a:	2300      	movs	r3, #0
 800e20c:	60a3      	str	r3, [r4, #8]
 800e20e:	6963      	ldr	r3, [r4, #20]
 800e210:	425b      	negs	r3, r3
 800e212:	61a3      	str	r3, [r4, #24]
 800e214:	6923      	ldr	r3, [r4, #16]
 800e216:	b953      	cbnz	r3, 800e22e <__swsetup_r+0xc6>
 800e218:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e21c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e220:	d1ba      	bne.n	800e198 <__swsetup_r+0x30>
 800e222:	bd70      	pop	{r4, r5, r6, pc}
 800e224:	0792      	lsls	r2, r2, #30
 800e226:	bf58      	it	pl
 800e228:	6963      	ldrpl	r3, [r4, #20]
 800e22a:	60a3      	str	r3, [r4, #8]
 800e22c:	e7f2      	b.n	800e214 <__swsetup_r+0xac>
 800e22e:	2000      	movs	r0, #0
 800e230:	e7f7      	b.n	800e222 <__swsetup_r+0xba>
 800e232:	bf00      	nop
 800e234:	20000040 	.word	0x20000040
 800e238:	08011158 	.word	0x08011158
 800e23c:	08011178 	.word	0x08011178
 800e240:	08011138 	.word	0x08011138

0800e244 <quorem>:
 800e244:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e248:	6903      	ldr	r3, [r0, #16]
 800e24a:	690c      	ldr	r4, [r1, #16]
 800e24c:	42a3      	cmp	r3, r4
 800e24e:	4680      	mov	r8, r0
 800e250:	f2c0 8082 	blt.w	800e358 <quorem+0x114>
 800e254:	3c01      	subs	r4, #1
 800e256:	f101 0714 	add.w	r7, r1, #20
 800e25a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e25e:	f100 0614 	add.w	r6, r0, #20
 800e262:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e266:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e26a:	eb06 030c 	add.w	r3, r6, ip
 800e26e:	3501      	adds	r5, #1
 800e270:	eb07 090c 	add.w	r9, r7, ip
 800e274:	9301      	str	r3, [sp, #4]
 800e276:	fbb0 f5f5 	udiv	r5, r0, r5
 800e27a:	b395      	cbz	r5, 800e2e2 <quorem+0x9e>
 800e27c:	f04f 0a00 	mov.w	sl, #0
 800e280:	4638      	mov	r0, r7
 800e282:	46b6      	mov	lr, r6
 800e284:	46d3      	mov	fp, sl
 800e286:	f850 2b04 	ldr.w	r2, [r0], #4
 800e28a:	b293      	uxth	r3, r2
 800e28c:	fb05 a303 	mla	r3, r5, r3, sl
 800e290:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e294:	b29b      	uxth	r3, r3
 800e296:	ebab 0303 	sub.w	r3, fp, r3
 800e29a:	0c12      	lsrs	r2, r2, #16
 800e29c:	f8de b000 	ldr.w	fp, [lr]
 800e2a0:	fb05 a202 	mla	r2, r5, r2, sl
 800e2a4:	fa13 f38b 	uxtah	r3, r3, fp
 800e2a8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e2ac:	fa1f fb82 	uxth.w	fp, r2
 800e2b0:	f8de 2000 	ldr.w	r2, [lr]
 800e2b4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e2b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e2bc:	b29b      	uxth	r3, r3
 800e2be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2c2:	4581      	cmp	r9, r0
 800e2c4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e2c8:	f84e 3b04 	str.w	r3, [lr], #4
 800e2cc:	d2db      	bcs.n	800e286 <quorem+0x42>
 800e2ce:	f856 300c 	ldr.w	r3, [r6, ip]
 800e2d2:	b933      	cbnz	r3, 800e2e2 <quorem+0x9e>
 800e2d4:	9b01      	ldr	r3, [sp, #4]
 800e2d6:	3b04      	subs	r3, #4
 800e2d8:	429e      	cmp	r6, r3
 800e2da:	461a      	mov	r2, r3
 800e2dc:	d330      	bcc.n	800e340 <quorem+0xfc>
 800e2de:	f8c8 4010 	str.w	r4, [r8, #16]
 800e2e2:	4640      	mov	r0, r8
 800e2e4:	f001 fd7a 	bl	800fddc <__mcmp>
 800e2e8:	2800      	cmp	r0, #0
 800e2ea:	db25      	blt.n	800e338 <quorem+0xf4>
 800e2ec:	3501      	adds	r5, #1
 800e2ee:	4630      	mov	r0, r6
 800e2f0:	f04f 0c00 	mov.w	ip, #0
 800e2f4:	f857 2b04 	ldr.w	r2, [r7], #4
 800e2f8:	f8d0 e000 	ldr.w	lr, [r0]
 800e2fc:	b293      	uxth	r3, r2
 800e2fe:	ebac 0303 	sub.w	r3, ip, r3
 800e302:	0c12      	lsrs	r2, r2, #16
 800e304:	fa13 f38e 	uxtah	r3, r3, lr
 800e308:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e30c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e310:	b29b      	uxth	r3, r3
 800e312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e316:	45b9      	cmp	r9, r7
 800e318:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e31c:	f840 3b04 	str.w	r3, [r0], #4
 800e320:	d2e8      	bcs.n	800e2f4 <quorem+0xb0>
 800e322:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e326:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e32a:	b92a      	cbnz	r2, 800e338 <quorem+0xf4>
 800e32c:	3b04      	subs	r3, #4
 800e32e:	429e      	cmp	r6, r3
 800e330:	461a      	mov	r2, r3
 800e332:	d30b      	bcc.n	800e34c <quorem+0x108>
 800e334:	f8c8 4010 	str.w	r4, [r8, #16]
 800e338:	4628      	mov	r0, r5
 800e33a:	b003      	add	sp, #12
 800e33c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e340:	6812      	ldr	r2, [r2, #0]
 800e342:	3b04      	subs	r3, #4
 800e344:	2a00      	cmp	r2, #0
 800e346:	d1ca      	bne.n	800e2de <quorem+0x9a>
 800e348:	3c01      	subs	r4, #1
 800e34a:	e7c5      	b.n	800e2d8 <quorem+0x94>
 800e34c:	6812      	ldr	r2, [r2, #0]
 800e34e:	3b04      	subs	r3, #4
 800e350:	2a00      	cmp	r2, #0
 800e352:	d1ef      	bne.n	800e334 <quorem+0xf0>
 800e354:	3c01      	subs	r4, #1
 800e356:	e7ea      	b.n	800e32e <quorem+0xea>
 800e358:	2000      	movs	r0, #0
 800e35a:	e7ee      	b.n	800e33a <quorem+0xf6>
 800e35c:	0000      	movs	r0, r0
	...

0800e360 <_dtoa_r>:
 800e360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e364:	ec57 6b10 	vmov	r6, r7, d0
 800e368:	b097      	sub	sp, #92	; 0x5c
 800e36a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e36c:	9106      	str	r1, [sp, #24]
 800e36e:	4604      	mov	r4, r0
 800e370:	920b      	str	r2, [sp, #44]	; 0x2c
 800e372:	9312      	str	r3, [sp, #72]	; 0x48
 800e374:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e378:	e9cd 6700 	strd	r6, r7, [sp]
 800e37c:	b93d      	cbnz	r5, 800e38e <_dtoa_r+0x2e>
 800e37e:	2010      	movs	r0, #16
 800e380:	f001 fabe 	bl	800f900 <malloc>
 800e384:	6260      	str	r0, [r4, #36]	; 0x24
 800e386:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e38a:	6005      	str	r5, [r0, #0]
 800e38c:	60c5      	str	r5, [r0, #12]
 800e38e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e390:	6819      	ldr	r1, [r3, #0]
 800e392:	b151      	cbz	r1, 800e3aa <_dtoa_r+0x4a>
 800e394:	685a      	ldr	r2, [r3, #4]
 800e396:	604a      	str	r2, [r1, #4]
 800e398:	2301      	movs	r3, #1
 800e39a:	4093      	lsls	r3, r2
 800e39c:	608b      	str	r3, [r1, #8]
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f001 fafc 	bl	800f99c <_Bfree>
 800e3a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	601a      	str	r2, [r3, #0]
 800e3aa:	1e3b      	subs	r3, r7, #0
 800e3ac:	bfbb      	ittet	lt
 800e3ae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e3b2:	9301      	strlt	r3, [sp, #4]
 800e3b4:	2300      	movge	r3, #0
 800e3b6:	2201      	movlt	r2, #1
 800e3b8:	bfac      	ite	ge
 800e3ba:	f8c8 3000 	strge.w	r3, [r8]
 800e3be:	f8c8 2000 	strlt.w	r2, [r8]
 800e3c2:	4baf      	ldr	r3, [pc, #700]	; (800e680 <_dtoa_r+0x320>)
 800e3c4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e3c8:	ea33 0308 	bics.w	r3, r3, r8
 800e3cc:	d114      	bne.n	800e3f8 <_dtoa_r+0x98>
 800e3ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e3d0:	f242 730f 	movw	r3, #9999	; 0x270f
 800e3d4:	6013      	str	r3, [r2, #0]
 800e3d6:	9b00      	ldr	r3, [sp, #0]
 800e3d8:	b923      	cbnz	r3, 800e3e4 <_dtoa_r+0x84>
 800e3da:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e3de:	2800      	cmp	r0, #0
 800e3e0:	f000 8542 	beq.w	800ee68 <_dtoa_r+0xb08>
 800e3e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3e6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e694 <_dtoa_r+0x334>
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	f000 8544 	beq.w	800ee78 <_dtoa_r+0xb18>
 800e3f0:	f10b 0303 	add.w	r3, fp, #3
 800e3f4:	f000 bd3e 	b.w	800ee74 <_dtoa_r+0xb14>
 800e3f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	2300      	movs	r3, #0
 800e400:	4630      	mov	r0, r6
 800e402:	4639      	mov	r1, r7
 800e404:	f7f2 fb60 	bl	8000ac8 <__aeabi_dcmpeq>
 800e408:	4681      	mov	r9, r0
 800e40a:	b168      	cbz	r0, 800e428 <_dtoa_r+0xc8>
 800e40c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e40e:	2301      	movs	r3, #1
 800e410:	6013      	str	r3, [r2, #0]
 800e412:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e414:	2b00      	cmp	r3, #0
 800e416:	f000 8524 	beq.w	800ee62 <_dtoa_r+0xb02>
 800e41a:	4b9a      	ldr	r3, [pc, #616]	; (800e684 <_dtoa_r+0x324>)
 800e41c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e41e:	f103 3bff 	add.w	fp, r3, #4294967295
 800e422:	6013      	str	r3, [r2, #0]
 800e424:	f000 bd28 	b.w	800ee78 <_dtoa_r+0xb18>
 800e428:	aa14      	add	r2, sp, #80	; 0x50
 800e42a:	a915      	add	r1, sp, #84	; 0x54
 800e42c:	ec47 6b10 	vmov	d0, r6, r7
 800e430:	4620      	mov	r0, r4
 800e432:	f001 fdc1 	bl	800ffb8 <__d2b>
 800e436:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e43a:	9004      	str	r0, [sp, #16]
 800e43c:	2d00      	cmp	r5, #0
 800e43e:	d07c      	beq.n	800e53a <_dtoa_r+0x1da>
 800e440:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e444:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e448:	46b2      	mov	sl, r6
 800e44a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e44e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e452:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e456:	2200      	movs	r2, #0
 800e458:	4b8b      	ldr	r3, [pc, #556]	; (800e688 <_dtoa_r+0x328>)
 800e45a:	4650      	mov	r0, sl
 800e45c:	4659      	mov	r1, fp
 800e45e:	f7f1 ff13 	bl	8000288 <__aeabi_dsub>
 800e462:	a381      	add	r3, pc, #516	; (adr r3, 800e668 <_dtoa_r+0x308>)
 800e464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e468:	f7f2 f8c6 	bl	80005f8 <__aeabi_dmul>
 800e46c:	a380      	add	r3, pc, #512	; (adr r3, 800e670 <_dtoa_r+0x310>)
 800e46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e472:	f7f1 ff0b 	bl	800028c <__adddf3>
 800e476:	4606      	mov	r6, r0
 800e478:	4628      	mov	r0, r5
 800e47a:	460f      	mov	r7, r1
 800e47c:	f7f2 f852 	bl	8000524 <__aeabi_i2d>
 800e480:	a37d      	add	r3, pc, #500	; (adr r3, 800e678 <_dtoa_r+0x318>)
 800e482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e486:	f7f2 f8b7 	bl	80005f8 <__aeabi_dmul>
 800e48a:	4602      	mov	r2, r0
 800e48c:	460b      	mov	r3, r1
 800e48e:	4630      	mov	r0, r6
 800e490:	4639      	mov	r1, r7
 800e492:	f7f1 fefb 	bl	800028c <__adddf3>
 800e496:	4606      	mov	r6, r0
 800e498:	460f      	mov	r7, r1
 800e49a:	f7f2 fb5d 	bl	8000b58 <__aeabi_d2iz>
 800e49e:	2200      	movs	r2, #0
 800e4a0:	4682      	mov	sl, r0
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	4630      	mov	r0, r6
 800e4a6:	4639      	mov	r1, r7
 800e4a8:	f7f2 fb18 	bl	8000adc <__aeabi_dcmplt>
 800e4ac:	b148      	cbz	r0, 800e4c2 <_dtoa_r+0x162>
 800e4ae:	4650      	mov	r0, sl
 800e4b0:	f7f2 f838 	bl	8000524 <__aeabi_i2d>
 800e4b4:	4632      	mov	r2, r6
 800e4b6:	463b      	mov	r3, r7
 800e4b8:	f7f2 fb06 	bl	8000ac8 <__aeabi_dcmpeq>
 800e4bc:	b908      	cbnz	r0, 800e4c2 <_dtoa_r+0x162>
 800e4be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4c2:	f1ba 0f16 	cmp.w	sl, #22
 800e4c6:	d859      	bhi.n	800e57c <_dtoa_r+0x21c>
 800e4c8:	4970      	ldr	r1, [pc, #448]	; (800e68c <_dtoa_r+0x32c>)
 800e4ca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e4ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4d6:	f7f2 fb1f 	bl	8000b18 <__aeabi_dcmpgt>
 800e4da:	2800      	cmp	r0, #0
 800e4dc:	d050      	beq.n	800e580 <_dtoa_r+0x220>
 800e4de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e4e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4e8:	1b5d      	subs	r5, r3, r5
 800e4ea:	f1b5 0801 	subs.w	r8, r5, #1
 800e4ee:	bf49      	itett	mi
 800e4f0:	f1c5 0301 	rsbmi	r3, r5, #1
 800e4f4:	2300      	movpl	r3, #0
 800e4f6:	9305      	strmi	r3, [sp, #20]
 800e4f8:	f04f 0800 	movmi.w	r8, #0
 800e4fc:	bf58      	it	pl
 800e4fe:	9305      	strpl	r3, [sp, #20]
 800e500:	f1ba 0f00 	cmp.w	sl, #0
 800e504:	db3e      	blt.n	800e584 <_dtoa_r+0x224>
 800e506:	2300      	movs	r3, #0
 800e508:	44d0      	add	r8, sl
 800e50a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e50e:	9307      	str	r3, [sp, #28]
 800e510:	9b06      	ldr	r3, [sp, #24]
 800e512:	2b09      	cmp	r3, #9
 800e514:	f200 8090 	bhi.w	800e638 <_dtoa_r+0x2d8>
 800e518:	2b05      	cmp	r3, #5
 800e51a:	bfc4      	itt	gt
 800e51c:	3b04      	subgt	r3, #4
 800e51e:	9306      	strgt	r3, [sp, #24]
 800e520:	9b06      	ldr	r3, [sp, #24]
 800e522:	f1a3 0302 	sub.w	r3, r3, #2
 800e526:	bfcc      	ite	gt
 800e528:	2500      	movgt	r5, #0
 800e52a:	2501      	movle	r5, #1
 800e52c:	2b03      	cmp	r3, #3
 800e52e:	f200 808f 	bhi.w	800e650 <_dtoa_r+0x2f0>
 800e532:	e8df f003 	tbb	[pc, r3]
 800e536:	7f7d      	.short	0x7f7d
 800e538:	7131      	.short	0x7131
 800e53a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e53e:	441d      	add	r5, r3
 800e540:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e544:	2820      	cmp	r0, #32
 800e546:	dd13      	ble.n	800e570 <_dtoa_r+0x210>
 800e548:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e54c:	9b00      	ldr	r3, [sp, #0]
 800e54e:	fa08 f800 	lsl.w	r8, r8, r0
 800e552:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e556:	fa23 f000 	lsr.w	r0, r3, r0
 800e55a:	ea48 0000 	orr.w	r0, r8, r0
 800e55e:	f7f1 ffd1 	bl	8000504 <__aeabi_ui2d>
 800e562:	2301      	movs	r3, #1
 800e564:	4682      	mov	sl, r0
 800e566:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e56a:	3d01      	subs	r5, #1
 800e56c:	9313      	str	r3, [sp, #76]	; 0x4c
 800e56e:	e772      	b.n	800e456 <_dtoa_r+0xf6>
 800e570:	9b00      	ldr	r3, [sp, #0]
 800e572:	f1c0 0020 	rsb	r0, r0, #32
 800e576:	fa03 f000 	lsl.w	r0, r3, r0
 800e57a:	e7f0      	b.n	800e55e <_dtoa_r+0x1fe>
 800e57c:	2301      	movs	r3, #1
 800e57e:	e7b1      	b.n	800e4e4 <_dtoa_r+0x184>
 800e580:	900f      	str	r0, [sp, #60]	; 0x3c
 800e582:	e7b0      	b.n	800e4e6 <_dtoa_r+0x186>
 800e584:	9b05      	ldr	r3, [sp, #20]
 800e586:	eba3 030a 	sub.w	r3, r3, sl
 800e58a:	9305      	str	r3, [sp, #20]
 800e58c:	f1ca 0300 	rsb	r3, sl, #0
 800e590:	9307      	str	r3, [sp, #28]
 800e592:	2300      	movs	r3, #0
 800e594:	930e      	str	r3, [sp, #56]	; 0x38
 800e596:	e7bb      	b.n	800e510 <_dtoa_r+0x1b0>
 800e598:	2301      	movs	r3, #1
 800e59a:	930a      	str	r3, [sp, #40]	; 0x28
 800e59c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	dd59      	ble.n	800e656 <_dtoa_r+0x2f6>
 800e5a2:	9302      	str	r3, [sp, #8]
 800e5a4:	4699      	mov	r9, r3
 800e5a6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	6072      	str	r2, [r6, #4]
 800e5ac:	2204      	movs	r2, #4
 800e5ae:	f102 0014 	add.w	r0, r2, #20
 800e5b2:	4298      	cmp	r0, r3
 800e5b4:	6871      	ldr	r1, [r6, #4]
 800e5b6:	d953      	bls.n	800e660 <_dtoa_r+0x300>
 800e5b8:	4620      	mov	r0, r4
 800e5ba:	f001 f9bb 	bl	800f934 <_Balloc>
 800e5be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5c0:	6030      	str	r0, [r6, #0]
 800e5c2:	f1b9 0f0e 	cmp.w	r9, #14
 800e5c6:	f8d3 b000 	ldr.w	fp, [r3]
 800e5ca:	f200 80e6 	bhi.w	800e79a <_dtoa_r+0x43a>
 800e5ce:	2d00      	cmp	r5, #0
 800e5d0:	f000 80e3 	beq.w	800e79a <_dtoa_r+0x43a>
 800e5d4:	ed9d 7b00 	vldr	d7, [sp]
 800e5d8:	f1ba 0f00 	cmp.w	sl, #0
 800e5dc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e5e0:	dd74      	ble.n	800e6cc <_dtoa_r+0x36c>
 800e5e2:	4a2a      	ldr	r2, [pc, #168]	; (800e68c <_dtoa_r+0x32c>)
 800e5e4:	f00a 030f 	and.w	r3, sl, #15
 800e5e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e5ec:	ed93 7b00 	vldr	d7, [r3]
 800e5f0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e5f4:	06f0      	lsls	r0, r6, #27
 800e5f6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e5fa:	d565      	bpl.n	800e6c8 <_dtoa_r+0x368>
 800e5fc:	4b24      	ldr	r3, [pc, #144]	; (800e690 <_dtoa_r+0x330>)
 800e5fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e602:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e606:	f7f2 f921 	bl	800084c <__aeabi_ddiv>
 800e60a:	e9cd 0100 	strd	r0, r1, [sp]
 800e60e:	f006 060f 	and.w	r6, r6, #15
 800e612:	2503      	movs	r5, #3
 800e614:	4f1e      	ldr	r7, [pc, #120]	; (800e690 <_dtoa_r+0x330>)
 800e616:	e04c      	b.n	800e6b2 <_dtoa_r+0x352>
 800e618:	2301      	movs	r3, #1
 800e61a:	930a      	str	r3, [sp, #40]	; 0x28
 800e61c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e61e:	4453      	add	r3, sl
 800e620:	f103 0901 	add.w	r9, r3, #1
 800e624:	9302      	str	r3, [sp, #8]
 800e626:	464b      	mov	r3, r9
 800e628:	2b01      	cmp	r3, #1
 800e62a:	bfb8      	it	lt
 800e62c:	2301      	movlt	r3, #1
 800e62e:	e7ba      	b.n	800e5a6 <_dtoa_r+0x246>
 800e630:	2300      	movs	r3, #0
 800e632:	e7b2      	b.n	800e59a <_dtoa_r+0x23a>
 800e634:	2300      	movs	r3, #0
 800e636:	e7f0      	b.n	800e61a <_dtoa_r+0x2ba>
 800e638:	2501      	movs	r5, #1
 800e63a:	2300      	movs	r3, #0
 800e63c:	9306      	str	r3, [sp, #24]
 800e63e:	950a      	str	r5, [sp, #40]	; 0x28
 800e640:	f04f 33ff 	mov.w	r3, #4294967295
 800e644:	9302      	str	r3, [sp, #8]
 800e646:	4699      	mov	r9, r3
 800e648:	2200      	movs	r2, #0
 800e64a:	2312      	movs	r3, #18
 800e64c:	920b      	str	r2, [sp, #44]	; 0x2c
 800e64e:	e7aa      	b.n	800e5a6 <_dtoa_r+0x246>
 800e650:	2301      	movs	r3, #1
 800e652:	930a      	str	r3, [sp, #40]	; 0x28
 800e654:	e7f4      	b.n	800e640 <_dtoa_r+0x2e0>
 800e656:	2301      	movs	r3, #1
 800e658:	9302      	str	r3, [sp, #8]
 800e65a:	4699      	mov	r9, r3
 800e65c:	461a      	mov	r2, r3
 800e65e:	e7f5      	b.n	800e64c <_dtoa_r+0x2ec>
 800e660:	3101      	adds	r1, #1
 800e662:	6071      	str	r1, [r6, #4]
 800e664:	0052      	lsls	r2, r2, #1
 800e666:	e7a2      	b.n	800e5ae <_dtoa_r+0x24e>
 800e668:	636f4361 	.word	0x636f4361
 800e66c:	3fd287a7 	.word	0x3fd287a7
 800e670:	8b60c8b3 	.word	0x8b60c8b3
 800e674:	3fc68a28 	.word	0x3fc68a28
 800e678:	509f79fb 	.word	0x509f79fb
 800e67c:	3fd34413 	.word	0x3fd34413
 800e680:	7ff00000 	.word	0x7ff00000
 800e684:	080110ad 	.word	0x080110ad
 800e688:	3ff80000 	.word	0x3ff80000
 800e68c:	080111d0 	.word	0x080111d0
 800e690:	080111a8 	.word	0x080111a8
 800e694:	08011131 	.word	0x08011131
 800e698:	07f1      	lsls	r1, r6, #31
 800e69a:	d508      	bpl.n	800e6ae <_dtoa_r+0x34e>
 800e69c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e6a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6a4:	f7f1 ffa8 	bl	80005f8 <__aeabi_dmul>
 800e6a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e6ac:	3501      	adds	r5, #1
 800e6ae:	1076      	asrs	r6, r6, #1
 800e6b0:	3708      	adds	r7, #8
 800e6b2:	2e00      	cmp	r6, #0
 800e6b4:	d1f0      	bne.n	800e698 <_dtoa_r+0x338>
 800e6b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e6ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6be:	f7f2 f8c5 	bl	800084c <__aeabi_ddiv>
 800e6c2:	e9cd 0100 	strd	r0, r1, [sp]
 800e6c6:	e01a      	b.n	800e6fe <_dtoa_r+0x39e>
 800e6c8:	2502      	movs	r5, #2
 800e6ca:	e7a3      	b.n	800e614 <_dtoa_r+0x2b4>
 800e6cc:	f000 80a0 	beq.w	800e810 <_dtoa_r+0x4b0>
 800e6d0:	f1ca 0600 	rsb	r6, sl, #0
 800e6d4:	4b9f      	ldr	r3, [pc, #636]	; (800e954 <_dtoa_r+0x5f4>)
 800e6d6:	4fa0      	ldr	r7, [pc, #640]	; (800e958 <_dtoa_r+0x5f8>)
 800e6d8:	f006 020f 	and.w	r2, r6, #15
 800e6dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e6e8:	f7f1 ff86 	bl	80005f8 <__aeabi_dmul>
 800e6ec:	e9cd 0100 	strd	r0, r1, [sp]
 800e6f0:	1136      	asrs	r6, r6, #4
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	2502      	movs	r5, #2
 800e6f6:	2e00      	cmp	r6, #0
 800e6f8:	d17f      	bne.n	800e7fa <_dtoa_r+0x49a>
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d1e1      	bne.n	800e6c2 <_dtoa_r+0x362>
 800e6fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e700:	2b00      	cmp	r3, #0
 800e702:	f000 8087 	beq.w	800e814 <_dtoa_r+0x4b4>
 800e706:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e70a:	2200      	movs	r2, #0
 800e70c:	4b93      	ldr	r3, [pc, #588]	; (800e95c <_dtoa_r+0x5fc>)
 800e70e:	4630      	mov	r0, r6
 800e710:	4639      	mov	r1, r7
 800e712:	f7f2 f9e3 	bl	8000adc <__aeabi_dcmplt>
 800e716:	2800      	cmp	r0, #0
 800e718:	d07c      	beq.n	800e814 <_dtoa_r+0x4b4>
 800e71a:	f1b9 0f00 	cmp.w	r9, #0
 800e71e:	d079      	beq.n	800e814 <_dtoa_r+0x4b4>
 800e720:	9b02      	ldr	r3, [sp, #8]
 800e722:	2b00      	cmp	r3, #0
 800e724:	dd35      	ble.n	800e792 <_dtoa_r+0x432>
 800e726:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e72a:	9308      	str	r3, [sp, #32]
 800e72c:	4639      	mov	r1, r7
 800e72e:	2200      	movs	r2, #0
 800e730:	4b8b      	ldr	r3, [pc, #556]	; (800e960 <_dtoa_r+0x600>)
 800e732:	4630      	mov	r0, r6
 800e734:	f7f1 ff60 	bl	80005f8 <__aeabi_dmul>
 800e738:	e9cd 0100 	strd	r0, r1, [sp]
 800e73c:	9f02      	ldr	r7, [sp, #8]
 800e73e:	3501      	adds	r5, #1
 800e740:	4628      	mov	r0, r5
 800e742:	f7f1 feef 	bl	8000524 <__aeabi_i2d>
 800e746:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e74a:	f7f1 ff55 	bl	80005f8 <__aeabi_dmul>
 800e74e:	2200      	movs	r2, #0
 800e750:	4b84      	ldr	r3, [pc, #528]	; (800e964 <_dtoa_r+0x604>)
 800e752:	f7f1 fd9b 	bl	800028c <__adddf3>
 800e756:	4605      	mov	r5, r0
 800e758:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e75c:	2f00      	cmp	r7, #0
 800e75e:	d15d      	bne.n	800e81c <_dtoa_r+0x4bc>
 800e760:	2200      	movs	r2, #0
 800e762:	4b81      	ldr	r3, [pc, #516]	; (800e968 <_dtoa_r+0x608>)
 800e764:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e768:	f7f1 fd8e 	bl	8000288 <__aeabi_dsub>
 800e76c:	462a      	mov	r2, r5
 800e76e:	4633      	mov	r3, r6
 800e770:	e9cd 0100 	strd	r0, r1, [sp]
 800e774:	f7f2 f9d0 	bl	8000b18 <__aeabi_dcmpgt>
 800e778:	2800      	cmp	r0, #0
 800e77a:	f040 8288 	bne.w	800ec8e <_dtoa_r+0x92e>
 800e77e:	462a      	mov	r2, r5
 800e780:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e784:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e788:	f7f2 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800e78c:	2800      	cmp	r0, #0
 800e78e:	f040 827c 	bne.w	800ec8a <_dtoa_r+0x92a>
 800e792:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e796:	e9cd 2300 	strd	r2, r3, [sp]
 800e79a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	f2c0 8150 	blt.w	800ea42 <_dtoa_r+0x6e2>
 800e7a2:	f1ba 0f0e 	cmp.w	sl, #14
 800e7a6:	f300 814c 	bgt.w	800ea42 <_dtoa_r+0x6e2>
 800e7aa:	4b6a      	ldr	r3, [pc, #424]	; (800e954 <_dtoa_r+0x5f4>)
 800e7ac:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e7b0:	ed93 7b00 	vldr	d7, [r3]
 800e7b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e7bc:	f280 80d8 	bge.w	800e970 <_dtoa_r+0x610>
 800e7c0:	f1b9 0f00 	cmp.w	r9, #0
 800e7c4:	f300 80d4 	bgt.w	800e970 <_dtoa_r+0x610>
 800e7c8:	f040 825e 	bne.w	800ec88 <_dtoa_r+0x928>
 800e7cc:	2200      	movs	r2, #0
 800e7ce:	4b66      	ldr	r3, [pc, #408]	; (800e968 <_dtoa_r+0x608>)
 800e7d0:	ec51 0b17 	vmov	r0, r1, d7
 800e7d4:	f7f1 ff10 	bl	80005f8 <__aeabi_dmul>
 800e7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7dc:	f7f2 f992 	bl	8000b04 <__aeabi_dcmpge>
 800e7e0:	464f      	mov	r7, r9
 800e7e2:	464e      	mov	r6, r9
 800e7e4:	2800      	cmp	r0, #0
 800e7e6:	f040 8234 	bne.w	800ec52 <_dtoa_r+0x8f2>
 800e7ea:	2331      	movs	r3, #49	; 0x31
 800e7ec:	f10b 0501 	add.w	r5, fp, #1
 800e7f0:	f88b 3000 	strb.w	r3, [fp]
 800e7f4:	f10a 0a01 	add.w	sl, sl, #1
 800e7f8:	e22f      	b.n	800ec5a <_dtoa_r+0x8fa>
 800e7fa:	07f2      	lsls	r2, r6, #31
 800e7fc:	d505      	bpl.n	800e80a <_dtoa_r+0x4aa>
 800e7fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e802:	f7f1 fef9 	bl	80005f8 <__aeabi_dmul>
 800e806:	3501      	adds	r5, #1
 800e808:	2301      	movs	r3, #1
 800e80a:	1076      	asrs	r6, r6, #1
 800e80c:	3708      	adds	r7, #8
 800e80e:	e772      	b.n	800e6f6 <_dtoa_r+0x396>
 800e810:	2502      	movs	r5, #2
 800e812:	e774      	b.n	800e6fe <_dtoa_r+0x39e>
 800e814:	f8cd a020 	str.w	sl, [sp, #32]
 800e818:	464f      	mov	r7, r9
 800e81a:	e791      	b.n	800e740 <_dtoa_r+0x3e0>
 800e81c:	4b4d      	ldr	r3, [pc, #308]	; (800e954 <_dtoa_r+0x5f4>)
 800e81e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e822:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d047      	beq.n	800e8bc <_dtoa_r+0x55c>
 800e82c:	4602      	mov	r2, r0
 800e82e:	460b      	mov	r3, r1
 800e830:	2000      	movs	r0, #0
 800e832:	494e      	ldr	r1, [pc, #312]	; (800e96c <_dtoa_r+0x60c>)
 800e834:	f7f2 f80a 	bl	800084c <__aeabi_ddiv>
 800e838:	462a      	mov	r2, r5
 800e83a:	4633      	mov	r3, r6
 800e83c:	f7f1 fd24 	bl	8000288 <__aeabi_dsub>
 800e840:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e844:	465d      	mov	r5, fp
 800e846:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e84a:	f7f2 f985 	bl	8000b58 <__aeabi_d2iz>
 800e84e:	4606      	mov	r6, r0
 800e850:	f7f1 fe68 	bl	8000524 <__aeabi_i2d>
 800e854:	4602      	mov	r2, r0
 800e856:	460b      	mov	r3, r1
 800e858:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e85c:	f7f1 fd14 	bl	8000288 <__aeabi_dsub>
 800e860:	3630      	adds	r6, #48	; 0x30
 800e862:	f805 6b01 	strb.w	r6, [r5], #1
 800e866:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e86a:	e9cd 0100 	strd	r0, r1, [sp]
 800e86e:	f7f2 f935 	bl	8000adc <__aeabi_dcmplt>
 800e872:	2800      	cmp	r0, #0
 800e874:	d163      	bne.n	800e93e <_dtoa_r+0x5de>
 800e876:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e87a:	2000      	movs	r0, #0
 800e87c:	4937      	ldr	r1, [pc, #220]	; (800e95c <_dtoa_r+0x5fc>)
 800e87e:	f7f1 fd03 	bl	8000288 <__aeabi_dsub>
 800e882:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e886:	f7f2 f929 	bl	8000adc <__aeabi_dcmplt>
 800e88a:	2800      	cmp	r0, #0
 800e88c:	f040 80b7 	bne.w	800e9fe <_dtoa_r+0x69e>
 800e890:	eba5 030b 	sub.w	r3, r5, fp
 800e894:	429f      	cmp	r7, r3
 800e896:	f77f af7c 	ble.w	800e792 <_dtoa_r+0x432>
 800e89a:	2200      	movs	r2, #0
 800e89c:	4b30      	ldr	r3, [pc, #192]	; (800e960 <_dtoa_r+0x600>)
 800e89e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e8a2:	f7f1 fea9 	bl	80005f8 <__aeabi_dmul>
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e8ac:	4b2c      	ldr	r3, [pc, #176]	; (800e960 <_dtoa_r+0x600>)
 800e8ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8b2:	f7f1 fea1 	bl	80005f8 <__aeabi_dmul>
 800e8b6:	e9cd 0100 	strd	r0, r1, [sp]
 800e8ba:	e7c4      	b.n	800e846 <_dtoa_r+0x4e6>
 800e8bc:	462a      	mov	r2, r5
 800e8be:	4633      	mov	r3, r6
 800e8c0:	f7f1 fe9a 	bl	80005f8 <__aeabi_dmul>
 800e8c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e8c8:	eb0b 0507 	add.w	r5, fp, r7
 800e8cc:	465e      	mov	r6, fp
 800e8ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8d2:	f7f2 f941 	bl	8000b58 <__aeabi_d2iz>
 800e8d6:	4607      	mov	r7, r0
 800e8d8:	f7f1 fe24 	bl	8000524 <__aeabi_i2d>
 800e8dc:	3730      	adds	r7, #48	; 0x30
 800e8de:	4602      	mov	r2, r0
 800e8e0:	460b      	mov	r3, r1
 800e8e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8e6:	f7f1 fccf 	bl	8000288 <__aeabi_dsub>
 800e8ea:	f806 7b01 	strb.w	r7, [r6], #1
 800e8ee:	42ae      	cmp	r6, r5
 800e8f0:	e9cd 0100 	strd	r0, r1, [sp]
 800e8f4:	f04f 0200 	mov.w	r2, #0
 800e8f8:	d126      	bne.n	800e948 <_dtoa_r+0x5e8>
 800e8fa:	4b1c      	ldr	r3, [pc, #112]	; (800e96c <_dtoa_r+0x60c>)
 800e8fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e900:	f7f1 fcc4 	bl	800028c <__adddf3>
 800e904:	4602      	mov	r2, r0
 800e906:	460b      	mov	r3, r1
 800e908:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e90c:	f7f2 f904 	bl	8000b18 <__aeabi_dcmpgt>
 800e910:	2800      	cmp	r0, #0
 800e912:	d174      	bne.n	800e9fe <_dtoa_r+0x69e>
 800e914:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e918:	2000      	movs	r0, #0
 800e91a:	4914      	ldr	r1, [pc, #80]	; (800e96c <_dtoa_r+0x60c>)
 800e91c:	f7f1 fcb4 	bl	8000288 <__aeabi_dsub>
 800e920:	4602      	mov	r2, r0
 800e922:	460b      	mov	r3, r1
 800e924:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e928:	f7f2 f8d8 	bl	8000adc <__aeabi_dcmplt>
 800e92c:	2800      	cmp	r0, #0
 800e92e:	f43f af30 	beq.w	800e792 <_dtoa_r+0x432>
 800e932:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e936:	2b30      	cmp	r3, #48	; 0x30
 800e938:	f105 32ff 	add.w	r2, r5, #4294967295
 800e93c:	d002      	beq.n	800e944 <_dtoa_r+0x5e4>
 800e93e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e942:	e04a      	b.n	800e9da <_dtoa_r+0x67a>
 800e944:	4615      	mov	r5, r2
 800e946:	e7f4      	b.n	800e932 <_dtoa_r+0x5d2>
 800e948:	4b05      	ldr	r3, [pc, #20]	; (800e960 <_dtoa_r+0x600>)
 800e94a:	f7f1 fe55 	bl	80005f8 <__aeabi_dmul>
 800e94e:	e9cd 0100 	strd	r0, r1, [sp]
 800e952:	e7bc      	b.n	800e8ce <_dtoa_r+0x56e>
 800e954:	080111d0 	.word	0x080111d0
 800e958:	080111a8 	.word	0x080111a8
 800e95c:	3ff00000 	.word	0x3ff00000
 800e960:	40240000 	.word	0x40240000
 800e964:	401c0000 	.word	0x401c0000
 800e968:	40140000 	.word	0x40140000
 800e96c:	3fe00000 	.word	0x3fe00000
 800e970:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e974:	465d      	mov	r5, fp
 800e976:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e97a:	4630      	mov	r0, r6
 800e97c:	4639      	mov	r1, r7
 800e97e:	f7f1 ff65 	bl	800084c <__aeabi_ddiv>
 800e982:	f7f2 f8e9 	bl	8000b58 <__aeabi_d2iz>
 800e986:	4680      	mov	r8, r0
 800e988:	f7f1 fdcc 	bl	8000524 <__aeabi_i2d>
 800e98c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e990:	f7f1 fe32 	bl	80005f8 <__aeabi_dmul>
 800e994:	4602      	mov	r2, r0
 800e996:	460b      	mov	r3, r1
 800e998:	4630      	mov	r0, r6
 800e99a:	4639      	mov	r1, r7
 800e99c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e9a0:	f7f1 fc72 	bl	8000288 <__aeabi_dsub>
 800e9a4:	f805 6b01 	strb.w	r6, [r5], #1
 800e9a8:	eba5 060b 	sub.w	r6, r5, fp
 800e9ac:	45b1      	cmp	r9, r6
 800e9ae:	4602      	mov	r2, r0
 800e9b0:	460b      	mov	r3, r1
 800e9b2:	d139      	bne.n	800ea28 <_dtoa_r+0x6c8>
 800e9b4:	f7f1 fc6a 	bl	800028c <__adddf3>
 800e9b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9bc:	4606      	mov	r6, r0
 800e9be:	460f      	mov	r7, r1
 800e9c0:	f7f2 f8aa 	bl	8000b18 <__aeabi_dcmpgt>
 800e9c4:	b9c8      	cbnz	r0, 800e9fa <_dtoa_r+0x69a>
 800e9c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9ca:	4630      	mov	r0, r6
 800e9cc:	4639      	mov	r1, r7
 800e9ce:	f7f2 f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 800e9d2:	b110      	cbz	r0, 800e9da <_dtoa_r+0x67a>
 800e9d4:	f018 0f01 	tst.w	r8, #1
 800e9d8:	d10f      	bne.n	800e9fa <_dtoa_r+0x69a>
 800e9da:	9904      	ldr	r1, [sp, #16]
 800e9dc:	4620      	mov	r0, r4
 800e9de:	f000 ffdd 	bl	800f99c <_Bfree>
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e9e6:	702b      	strb	r3, [r5, #0]
 800e9e8:	f10a 0301 	add.w	r3, sl, #1
 800e9ec:	6013      	str	r3, [r2, #0]
 800e9ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	f000 8241 	beq.w	800ee78 <_dtoa_r+0xb18>
 800e9f6:	601d      	str	r5, [r3, #0]
 800e9f8:	e23e      	b.n	800ee78 <_dtoa_r+0xb18>
 800e9fa:	f8cd a020 	str.w	sl, [sp, #32]
 800e9fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ea02:	2a39      	cmp	r2, #57	; 0x39
 800ea04:	f105 33ff 	add.w	r3, r5, #4294967295
 800ea08:	d108      	bne.n	800ea1c <_dtoa_r+0x6bc>
 800ea0a:	459b      	cmp	fp, r3
 800ea0c:	d10a      	bne.n	800ea24 <_dtoa_r+0x6c4>
 800ea0e:	9b08      	ldr	r3, [sp, #32]
 800ea10:	3301      	adds	r3, #1
 800ea12:	9308      	str	r3, [sp, #32]
 800ea14:	2330      	movs	r3, #48	; 0x30
 800ea16:	f88b 3000 	strb.w	r3, [fp]
 800ea1a:	465b      	mov	r3, fp
 800ea1c:	781a      	ldrb	r2, [r3, #0]
 800ea1e:	3201      	adds	r2, #1
 800ea20:	701a      	strb	r2, [r3, #0]
 800ea22:	e78c      	b.n	800e93e <_dtoa_r+0x5de>
 800ea24:	461d      	mov	r5, r3
 800ea26:	e7ea      	b.n	800e9fe <_dtoa_r+0x69e>
 800ea28:	2200      	movs	r2, #0
 800ea2a:	4b9b      	ldr	r3, [pc, #620]	; (800ec98 <_dtoa_r+0x938>)
 800ea2c:	f7f1 fde4 	bl	80005f8 <__aeabi_dmul>
 800ea30:	2200      	movs	r2, #0
 800ea32:	2300      	movs	r3, #0
 800ea34:	4606      	mov	r6, r0
 800ea36:	460f      	mov	r7, r1
 800ea38:	f7f2 f846 	bl	8000ac8 <__aeabi_dcmpeq>
 800ea3c:	2800      	cmp	r0, #0
 800ea3e:	d09a      	beq.n	800e976 <_dtoa_r+0x616>
 800ea40:	e7cb      	b.n	800e9da <_dtoa_r+0x67a>
 800ea42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea44:	2a00      	cmp	r2, #0
 800ea46:	f000 808b 	beq.w	800eb60 <_dtoa_r+0x800>
 800ea4a:	9a06      	ldr	r2, [sp, #24]
 800ea4c:	2a01      	cmp	r2, #1
 800ea4e:	dc6e      	bgt.n	800eb2e <_dtoa_r+0x7ce>
 800ea50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ea52:	2a00      	cmp	r2, #0
 800ea54:	d067      	beq.n	800eb26 <_dtoa_r+0x7c6>
 800ea56:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ea5a:	9f07      	ldr	r7, [sp, #28]
 800ea5c:	9d05      	ldr	r5, [sp, #20]
 800ea5e:	9a05      	ldr	r2, [sp, #20]
 800ea60:	2101      	movs	r1, #1
 800ea62:	441a      	add	r2, r3
 800ea64:	4620      	mov	r0, r4
 800ea66:	9205      	str	r2, [sp, #20]
 800ea68:	4498      	add	r8, r3
 800ea6a:	f001 f875 	bl	800fb58 <__i2b>
 800ea6e:	4606      	mov	r6, r0
 800ea70:	2d00      	cmp	r5, #0
 800ea72:	dd0c      	ble.n	800ea8e <_dtoa_r+0x72e>
 800ea74:	f1b8 0f00 	cmp.w	r8, #0
 800ea78:	dd09      	ble.n	800ea8e <_dtoa_r+0x72e>
 800ea7a:	4545      	cmp	r5, r8
 800ea7c:	9a05      	ldr	r2, [sp, #20]
 800ea7e:	462b      	mov	r3, r5
 800ea80:	bfa8      	it	ge
 800ea82:	4643      	movge	r3, r8
 800ea84:	1ad2      	subs	r2, r2, r3
 800ea86:	9205      	str	r2, [sp, #20]
 800ea88:	1aed      	subs	r5, r5, r3
 800ea8a:	eba8 0803 	sub.w	r8, r8, r3
 800ea8e:	9b07      	ldr	r3, [sp, #28]
 800ea90:	b1eb      	cbz	r3, 800eace <_dtoa_r+0x76e>
 800ea92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d067      	beq.n	800eb68 <_dtoa_r+0x808>
 800ea98:	b18f      	cbz	r7, 800eabe <_dtoa_r+0x75e>
 800ea9a:	4631      	mov	r1, r6
 800ea9c:	463a      	mov	r2, r7
 800ea9e:	4620      	mov	r0, r4
 800eaa0:	f001 f8fa 	bl	800fc98 <__pow5mult>
 800eaa4:	9a04      	ldr	r2, [sp, #16]
 800eaa6:	4601      	mov	r1, r0
 800eaa8:	4606      	mov	r6, r0
 800eaaa:	4620      	mov	r0, r4
 800eaac:	f001 f85d 	bl	800fb6a <__multiply>
 800eab0:	9904      	ldr	r1, [sp, #16]
 800eab2:	9008      	str	r0, [sp, #32]
 800eab4:	4620      	mov	r0, r4
 800eab6:	f000 ff71 	bl	800f99c <_Bfree>
 800eaba:	9b08      	ldr	r3, [sp, #32]
 800eabc:	9304      	str	r3, [sp, #16]
 800eabe:	9b07      	ldr	r3, [sp, #28]
 800eac0:	1bda      	subs	r2, r3, r7
 800eac2:	d004      	beq.n	800eace <_dtoa_r+0x76e>
 800eac4:	9904      	ldr	r1, [sp, #16]
 800eac6:	4620      	mov	r0, r4
 800eac8:	f001 f8e6 	bl	800fc98 <__pow5mult>
 800eacc:	9004      	str	r0, [sp, #16]
 800eace:	2101      	movs	r1, #1
 800ead0:	4620      	mov	r0, r4
 800ead2:	f001 f841 	bl	800fb58 <__i2b>
 800ead6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ead8:	4607      	mov	r7, r0
 800eada:	2b00      	cmp	r3, #0
 800eadc:	f000 81d0 	beq.w	800ee80 <_dtoa_r+0xb20>
 800eae0:	461a      	mov	r2, r3
 800eae2:	4601      	mov	r1, r0
 800eae4:	4620      	mov	r0, r4
 800eae6:	f001 f8d7 	bl	800fc98 <__pow5mult>
 800eaea:	9b06      	ldr	r3, [sp, #24]
 800eaec:	2b01      	cmp	r3, #1
 800eaee:	4607      	mov	r7, r0
 800eaf0:	dc40      	bgt.n	800eb74 <_dtoa_r+0x814>
 800eaf2:	9b00      	ldr	r3, [sp, #0]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d139      	bne.n	800eb6c <_dtoa_r+0x80c>
 800eaf8:	9b01      	ldr	r3, [sp, #4]
 800eafa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d136      	bne.n	800eb70 <_dtoa_r+0x810>
 800eb02:	9b01      	ldr	r3, [sp, #4]
 800eb04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eb08:	0d1b      	lsrs	r3, r3, #20
 800eb0a:	051b      	lsls	r3, r3, #20
 800eb0c:	b12b      	cbz	r3, 800eb1a <_dtoa_r+0x7ba>
 800eb0e:	9b05      	ldr	r3, [sp, #20]
 800eb10:	3301      	adds	r3, #1
 800eb12:	9305      	str	r3, [sp, #20]
 800eb14:	f108 0801 	add.w	r8, r8, #1
 800eb18:	2301      	movs	r3, #1
 800eb1a:	9307      	str	r3, [sp, #28]
 800eb1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d12a      	bne.n	800eb78 <_dtoa_r+0x818>
 800eb22:	2001      	movs	r0, #1
 800eb24:	e030      	b.n	800eb88 <_dtoa_r+0x828>
 800eb26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb28:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800eb2c:	e795      	b.n	800ea5a <_dtoa_r+0x6fa>
 800eb2e:	9b07      	ldr	r3, [sp, #28]
 800eb30:	f109 37ff 	add.w	r7, r9, #4294967295
 800eb34:	42bb      	cmp	r3, r7
 800eb36:	bfbf      	itttt	lt
 800eb38:	9b07      	ldrlt	r3, [sp, #28]
 800eb3a:	9707      	strlt	r7, [sp, #28]
 800eb3c:	1afa      	sublt	r2, r7, r3
 800eb3e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800eb40:	bfbb      	ittet	lt
 800eb42:	189b      	addlt	r3, r3, r2
 800eb44:	930e      	strlt	r3, [sp, #56]	; 0x38
 800eb46:	1bdf      	subge	r7, r3, r7
 800eb48:	2700      	movlt	r7, #0
 800eb4a:	f1b9 0f00 	cmp.w	r9, #0
 800eb4e:	bfb5      	itete	lt
 800eb50:	9b05      	ldrlt	r3, [sp, #20]
 800eb52:	9d05      	ldrge	r5, [sp, #20]
 800eb54:	eba3 0509 	sublt.w	r5, r3, r9
 800eb58:	464b      	movge	r3, r9
 800eb5a:	bfb8      	it	lt
 800eb5c:	2300      	movlt	r3, #0
 800eb5e:	e77e      	b.n	800ea5e <_dtoa_r+0x6fe>
 800eb60:	9f07      	ldr	r7, [sp, #28]
 800eb62:	9d05      	ldr	r5, [sp, #20]
 800eb64:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800eb66:	e783      	b.n	800ea70 <_dtoa_r+0x710>
 800eb68:	9a07      	ldr	r2, [sp, #28]
 800eb6a:	e7ab      	b.n	800eac4 <_dtoa_r+0x764>
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	e7d4      	b.n	800eb1a <_dtoa_r+0x7ba>
 800eb70:	9b00      	ldr	r3, [sp, #0]
 800eb72:	e7d2      	b.n	800eb1a <_dtoa_r+0x7ba>
 800eb74:	2300      	movs	r3, #0
 800eb76:	9307      	str	r3, [sp, #28]
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800eb7e:	6918      	ldr	r0, [r3, #16]
 800eb80:	f000 ff9c 	bl	800fabc <__hi0bits>
 800eb84:	f1c0 0020 	rsb	r0, r0, #32
 800eb88:	4440      	add	r0, r8
 800eb8a:	f010 001f 	ands.w	r0, r0, #31
 800eb8e:	d047      	beq.n	800ec20 <_dtoa_r+0x8c0>
 800eb90:	f1c0 0320 	rsb	r3, r0, #32
 800eb94:	2b04      	cmp	r3, #4
 800eb96:	dd3b      	ble.n	800ec10 <_dtoa_r+0x8b0>
 800eb98:	9b05      	ldr	r3, [sp, #20]
 800eb9a:	f1c0 001c 	rsb	r0, r0, #28
 800eb9e:	4403      	add	r3, r0
 800eba0:	9305      	str	r3, [sp, #20]
 800eba2:	4405      	add	r5, r0
 800eba4:	4480      	add	r8, r0
 800eba6:	9b05      	ldr	r3, [sp, #20]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	dd05      	ble.n	800ebb8 <_dtoa_r+0x858>
 800ebac:	461a      	mov	r2, r3
 800ebae:	9904      	ldr	r1, [sp, #16]
 800ebb0:	4620      	mov	r0, r4
 800ebb2:	f001 f8bf 	bl	800fd34 <__lshift>
 800ebb6:	9004      	str	r0, [sp, #16]
 800ebb8:	f1b8 0f00 	cmp.w	r8, #0
 800ebbc:	dd05      	ble.n	800ebca <_dtoa_r+0x86a>
 800ebbe:	4639      	mov	r1, r7
 800ebc0:	4642      	mov	r2, r8
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	f001 f8b6 	bl	800fd34 <__lshift>
 800ebc8:	4607      	mov	r7, r0
 800ebca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ebcc:	b353      	cbz	r3, 800ec24 <_dtoa_r+0x8c4>
 800ebce:	4639      	mov	r1, r7
 800ebd0:	9804      	ldr	r0, [sp, #16]
 800ebd2:	f001 f903 	bl	800fddc <__mcmp>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	da24      	bge.n	800ec24 <_dtoa_r+0x8c4>
 800ebda:	2300      	movs	r3, #0
 800ebdc:	220a      	movs	r2, #10
 800ebde:	9904      	ldr	r1, [sp, #16]
 800ebe0:	4620      	mov	r0, r4
 800ebe2:	f000 fef2 	bl	800f9ca <__multadd>
 800ebe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebe8:	9004      	str	r0, [sp, #16]
 800ebea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	f000 814d 	beq.w	800ee8e <_dtoa_r+0xb2e>
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4631      	mov	r1, r6
 800ebf8:	220a      	movs	r2, #10
 800ebfa:	4620      	mov	r0, r4
 800ebfc:	f000 fee5 	bl	800f9ca <__multadd>
 800ec00:	9b02      	ldr	r3, [sp, #8]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	4606      	mov	r6, r0
 800ec06:	dc4f      	bgt.n	800eca8 <_dtoa_r+0x948>
 800ec08:	9b06      	ldr	r3, [sp, #24]
 800ec0a:	2b02      	cmp	r3, #2
 800ec0c:	dd4c      	ble.n	800eca8 <_dtoa_r+0x948>
 800ec0e:	e011      	b.n	800ec34 <_dtoa_r+0x8d4>
 800ec10:	d0c9      	beq.n	800eba6 <_dtoa_r+0x846>
 800ec12:	9a05      	ldr	r2, [sp, #20]
 800ec14:	331c      	adds	r3, #28
 800ec16:	441a      	add	r2, r3
 800ec18:	9205      	str	r2, [sp, #20]
 800ec1a:	441d      	add	r5, r3
 800ec1c:	4498      	add	r8, r3
 800ec1e:	e7c2      	b.n	800eba6 <_dtoa_r+0x846>
 800ec20:	4603      	mov	r3, r0
 800ec22:	e7f6      	b.n	800ec12 <_dtoa_r+0x8b2>
 800ec24:	f1b9 0f00 	cmp.w	r9, #0
 800ec28:	dc38      	bgt.n	800ec9c <_dtoa_r+0x93c>
 800ec2a:	9b06      	ldr	r3, [sp, #24]
 800ec2c:	2b02      	cmp	r3, #2
 800ec2e:	dd35      	ble.n	800ec9c <_dtoa_r+0x93c>
 800ec30:	f8cd 9008 	str.w	r9, [sp, #8]
 800ec34:	9b02      	ldr	r3, [sp, #8]
 800ec36:	b963      	cbnz	r3, 800ec52 <_dtoa_r+0x8f2>
 800ec38:	4639      	mov	r1, r7
 800ec3a:	2205      	movs	r2, #5
 800ec3c:	4620      	mov	r0, r4
 800ec3e:	f000 fec4 	bl	800f9ca <__multadd>
 800ec42:	4601      	mov	r1, r0
 800ec44:	4607      	mov	r7, r0
 800ec46:	9804      	ldr	r0, [sp, #16]
 800ec48:	f001 f8c8 	bl	800fddc <__mcmp>
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	f73f adcc 	bgt.w	800e7ea <_dtoa_r+0x48a>
 800ec52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec54:	465d      	mov	r5, fp
 800ec56:	ea6f 0a03 	mvn.w	sl, r3
 800ec5a:	f04f 0900 	mov.w	r9, #0
 800ec5e:	4639      	mov	r1, r7
 800ec60:	4620      	mov	r0, r4
 800ec62:	f000 fe9b 	bl	800f99c <_Bfree>
 800ec66:	2e00      	cmp	r6, #0
 800ec68:	f43f aeb7 	beq.w	800e9da <_dtoa_r+0x67a>
 800ec6c:	f1b9 0f00 	cmp.w	r9, #0
 800ec70:	d005      	beq.n	800ec7e <_dtoa_r+0x91e>
 800ec72:	45b1      	cmp	r9, r6
 800ec74:	d003      	beq.n	800ec7e <_dtoa_r+0x91e>
 800ec76:	4649      	mov	r1, r9
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f000 fe8f 	bl	800f99c <_Bfree>
 800ec7e:	4631      	mov	r1, r6
 800ec80:	4620      	mov	r0, r4
 800ec82:	f000 fe8b 	bl	800f99c <_Bfree>
 800ec86:	e6a8      	b.n	800e9da <_dtoa_r+0x67a>
 800ec88:	2700      	movs	r7, #0
 800ec8a:	463e      	mov	r6, r7
 800ec8c:	e7e1      	b.n	800ec52 <_dtoa_r+0x8f2>
 800ec8e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ec92:	463e      	mov	r6, r7
 800ec94:	e5a9      	b.n	800e7ea <_dtoa_r+0x48a>
 800ec96:	bf00      	nop
 800ec98:	40240000 	.word	0x40240000
 800ec9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec9e:	f8cd 9008 	str.w	r9, [sp, #8]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	f000 80fa 	beq.w	800ee9c <_dtoa_r+0xb3c>
 800eca8:	2d00      	cmp	r5, #0
 800ecaa:	dd05      	ble.n	800ecb8 <_dtoa_r+0x958>
 800ecac:	4631      	mov	r1, r6
 800ecae:	462a      	mov	r2, r5
 800ecb0:	4620      	mov	r0, r4
 800ecb2:	f001 f83f 	bl	800fd34 <__lshift>
 800ecb6:	4606      	mov	r6, r0
 800ecb8:	9b07      	ldr	r3, [sp, #28]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d04c      	beq.n	800ed58 <_dtoa_r+0x9f8>
 800ecbe:	6871      	ldr	r1, [r6, #4]
 800ecc0:	4620      	mov	r0, r4
 800ecc2:	f000 fe37 	bl	800f934 <_Balloc>
 800ecc6:	6932      	ldr	r2, [r6, #16]
 800ecc8:	3202      	adds	r2, #2
 800ecca:	4605      	mov	r5, r0
 800eccc:	0092      	lsls	r2, r2, #2
 800ecce:	f106 010c 	add.w	r1, r6, #12
 800ecd2:	300c      	adds	r0, #12
 800ecd4:	f7fd fc52 	bl	800c57c <memcpy>
 800ecd8:	2201      	movs	r2, #1
 800ecda:	4629      	mov	r1, r5
 800ecdc:	4620      	mov	r0, r4
 800ecde:	f001 f829 	bl	800fd34 <__lshift>
 800ece2:	9b00      	ldr	r3, [sp, #0]
 800ece4:	f8cd b014 	str.w	fp, [sp, #20]
 800ece8:	f003 0301 	and.w	r3, r3, #1
 800ecec:	46b1      	mov	r9, r6
 800ecee:	9307      	str	r3, [sp, #28]
 800ecf0:	4606      	mov	r6, r0
 800ecf2:	4639      	mov	r1, r7
 800ecf4:	9804      	ldr	r0, [sp, #16]
 800ecf6:	f7ff faa5 	bl	800e244 <quorem>
 800ecfa:	4649      	mov	r1, r9
 800ecfc:	4605      	mov	r5, r0
 800ecfe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ed02:	9804      	ldr	r0, [sp, #16]
 800ed04:	f001 f86a 	bl	800fddc <__mcmp>
 800ed08:	4632      	mov	r2, r6
 800ed0a:	9000      	str	r0, [sp, #0]
 800ed0c:	4639      	mov	r1, r7
 800ed0e:	4620      	mov	r0, r4
 800ed10:	f001 f87e 	bl	800fe10 <__mdiff>
 800ed14:	68c3      	ldr	r3, [r0, #12]
 800ed16:	4602      	mov	r2, r0
 800ed18:	bb03      	cbnz	r3, 800ed5c <_dtoa_r+0x9fc>
 800ed1a:	4601      	mov	r1, r0
 800ed1c:	9008      	str	r0, [sp, #32]
 800ed1e:	9804      	ldr	r0, [sp, #16]
 800ed20:	f001 f85c 	bl	800fddc <__mcmp>
 800ed24:	9a08      	ldr	r2, [sp, #32]
 800ed26:	4603      	mov	r3, r0
 800ed28:	4611      	mov	r1, r2
 800ed2a:	4620      	mov	r0, r4
 800ed2c:	9308      	str	r3, [sp, #32]
 800ed2e:	f000 fe35 	bl	800f99c <_Bfree>
 800ed32:	9b08      	ldr	r3, [sp, #32]
 800ed34:	b9a3      	cbnz	r3, 800ed60 <_dtoa_r+0xa00>
 800ed36:	9a06      	ldr	r2, [sp, #24]
 800ed38:	b992      	cbnz	r2, 800ed60 <_dtoa_r+0xa00>
 800ed3a:	9a07      	ldr	r2, [sp, #28]
 800ed3c:	b982      	cbnz	r2, 800ed60 <_dtoa_r+0xa00>
 800ed3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed42:	d029      	beq.n	800ed98 <_dtoa_r+0xa38>
 800ed44:	9b00      	ldr	r3, [sp, #0]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	dd01      	ble.n	800ed4e <_dtoa_r+0x9ee>
 800ed4a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ed4e:	9b05      	ldr	r3, [sp, #20]
 800ed50:	1c5d      	adds	r5, r3, #1
 800ed52:	f883 8000 	strb.w	r8, [r3]
 800ed56:	e782      	b.n	800ec5e <_dtoa_r+0x8fe>
 800ed58:	4630      	mov	r0, r6
 800ed5a:	e7c2      	b.n	800ece2 <_dtoa_r+0x982>
 800ed5c:	2301      	movs	r3, #1
 800ed5e:	e7e3      	b.n	800ed28 <_dtoa_r+0x9c8>
 800ed60:	9a00      	ldr	r2, [sp, #0]
 800ed62:	2a00      	cmp	r2, #0
 800ed64:	db04      	blt.n	800ed70 <_dtoa_r+0xa10>
 800ed66:	d125      	bne.n	800edb4 <_dtoa_r+0xa54>
 800ed68:	9a06      	ldr	r2, [sp, #24]
 800ed6a:	bb1a      	cbnz	r2, 800edb4 <_dtoa_r+0xa54>
 800ed6c:	9a07      	ldr	r2, [sp, #28]
 800ed6e:	bb0a      	cbnz	r2, 800edb4 <_dtoa_r+0xa54>
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	ddec      	ble.n	800ed4e <_dtoa_r+0x9ee>
 800ed74:	2201      	movs	r2, #1
 800ed76:	9904      	ldr	r1, [sp, #16]
 800ed78:	4620      	mov	r0, r4
 800ed7a:	f000 ffdb 	bl	800fd34 <__lshift>
 800ed7e:	4639      	mov	r1, r7
 800ed80:	9004      	str	r0, [sp, #16]
 800ed82:	f001 f82b 	bl	800fddc <__mcmp>
 800ed86:	2800      	cmp	r0, #0
 800ed88:	dc03      	bgt.n	800ed92 <_dtoa_r+0xa32>
 800ed8a:	d1e0      	bne.n	800ed4e <_dtoa_r+0x9ee>
 800ed8c:	f018 0f01 	tst.w	r8, #1
 800ed90:	d0dd      	beq.n	800ed4e <_dtoa_r+0x9ee>
 800ed92:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed96:	d1d8      	bne.n	800ed4a <_dtoa_r+0x9ea>
 800ed98:	9b05      	ldr	r3, [sp, #20]
 800ed9a:	9a05      	ldr	r2, [sp, #20]
 800ed9c:	1c5d      	adds	r5, r3, #1
 800ed9e:	2339      	movs	r3, #57	; 0x39
 800eda0:	7013      	strb	r3, [r2, #0]
 800eda2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800eda6:	2b39      	cmp	r3, #57	; 0x39
 800eda8:	f105 32ff 	add.w	r2, r5, #4294967295
 800edac:	d04f      	beq.n	800ee4e <_dtoa_r+0xaee>
 800edae:	3301      	adds	r3, #1
 800edb0:	7013      	strb	r3, [r2, #0]
 800edb2:	e754      	b.n	800ec5e <_dtoa_r+0x8fe>
 800edb4:	9a05      	ldr	r2, [sp, #20]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	f102 0501 	add.w	r5, r2, #1
 800edbc:	dd06      	ble.n	800edcc <_dtoa_r+0xa6c>
 800edbe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800edc2:	d0e9      	beq.n	800ed98 <_dtoa_r+0xa38>
 800edc4:	f108 0801 	add.w	r8, r8, #1
 800edc8:	9b05      	ldr	r3, [sp, #20]
 800edca:	e7c2      	b.n	800ed52 <_dtoa_r+0x9f2>
 800edcc:	9a02      	ldr	r2, [sp, #8]
 800edce:	f805 8c01 	strb.w	r8, [r5, #-1]
 800edd2:	eba5 030b 	sub.w	r3, r5, fp
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d021      	beq.n	800ee1e <_dtoa_r+0xabe>
 800edda:	2300      	movs	r3, #0
 800eddc:	220a      	movs	r2, #10
 800edde:	9904      	ldr	r1, [sp, #16]
 800ede0:	4620      	mov	r0, r4
 800ede2:	f000 fdf2 	bl	800f9ca <__multadd>
 800ede6:	45b1      	cmp	r9, r6
 800ede8:	9004      	str	r0, [sp, #16]
 800edea:	f04f 0300 	mov.w	r3, #0
 800edee:	f04f 020a 	mov.w	r2, #10
 800edf2:	4649      	mov	r1, r9
 800edf4:	4620      	mov	r0, r4
 800edf6:	d105      	bne.n	800ee04 <_dtoa_r+0xaa4>
 800edf8:	f000 fde7 	bl	800f9ca <__multadd>
 800edfc:	4681      	mov	r9, r0
 800edfe:	4606      	mov	r6, r0
 800ee00:	9505      	str	r5, [sp, #20]
 800ee02:	e776      	b.n	800ecf2 <_dtoa_r+0x992>
 800ee04:	f000 fde1 	bl	800f9ca <__multadd>
 800ee08:	4631      	mov	r1, r6
 800ee0a:	4681      	mov	r9, r0
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	220a      	movs	r2, #10
 800ee10:	4620      	mov	r0, r4
 800ee12:	f000 fdda 	bl	800f9ca <__multadd>
 800ee16:	4606      	mov	r6, r0
 800ee18:	e7f2      	b.n	800ee00 <_dtoa_r+0xaa0>
 800ee1a:	f04f 0900 	mov.w	r9, #0
 800ee1e:	2201      	movs	r2, #1
 800ee20:	9904      	ldr	r1, [sp, #16]
 800ee22:	4620      	mov	r0, r4
 800ee24:	f000 ff86 	bl	800fd34 <__lshift>
 800ee28:	4639      	mov	r1, r7
 800ee2a:	9004      	str	r0, [sp, #16]
 800ee2c:	f000 ffd6 	bl	800fddc <__mcmp>
 800ee30:	2800      	cmp	r0, #0
 800ee32:	dcb6      	bgt.n	800eda2 <_dtoa_r+0xa42>
 800ee34:	d102      	bne.n	800ee3c <_dtoa_r+0xadc>
 800ee36:	f018 0f01 	tst.w	r8, #1
 800ee3a:	d1b2      	bne.n	800eda2 <_dtoa_r+0xa42>
 800ee3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee40:	2b30      	cmp	r3, #48	; 0x30
 800ee42:	f105 32ff 	add.w	r2, r5, #4294967295
 800ee46:	f47f af0a 	bne.w	800ec5e <_dtoa_r+0x8fe>
 800ee4a:	4615      	mov	r5, r2
 800ee4c:	e7f6      	b.n	800ee3c <_dtoa_r+0xadc>
 800ee4e:	4593      	cmp	fp, r2
 800ee50:	d105      	bne.n	800ee5e <_dtoa_r+0xafe>
 800ee52:	2331      	movs	r3, #49	; 0x31
 800ee54:	f10a 0a01 	add.w	sl, sl, #1
 800ee58:	f88b 3000 	strb.w	r3, [fp]
 800ee5c:	e6ff      	b.n	800ec5e <_dtoa_r+0x8fe>
 800ee5e:	4615      	mov	r5, r2
 800ee60:	e79f      	b.n	800eda2 <_dtoa_r+0xa42>
 800ee62:	f8df b064 	ldr.w	fp, [pc, #100]	; 800eec8 <_dtoa_r+0xb68>
 800ee66:	e007      	b.n	800ee78 <_dtoa_r+0xb18>
 800ee68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee6a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800eecc <_dtoa_r+0xb6c>
 800ee6e:	b11b      	cbz	r3, 800ee78 <_dtoa_r+0xb18>
 800ee70:	f10b 0308 	add.w	r3, fp, #8
 800ee74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ee76:	6013      	str	r3, [r2, #0]
 800ee78:	4658      	mov	r0, fp
 800ee7a:	b017      	add	sp, #92	; 0x5c
 800ee7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee80:	9b06      	ldr	r3, [sp, #24]
 800ee82:	2b01      	cmp	r3, #1
 800ee84:	f77f ae35 	ble.w	800eaf2 <_dtoa_r+0x792>
 800ee88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee8a:	9307      	str	r3, [sp, #28]
 800ee8c:	e649      	b.n	800eb22 <_dtoa_r+0x7c2>
 800ee8e:	9b02      	ldr	r3, [sp, #8]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	dc03      	bgt.n	800ee9c <_dtoa_r+0xb3c>
 800ee94:	9b06      	ldr	r3, [sp, #24]
 800ee96:	2b02      	cmp	r3, #2
 800ee98:	f73f aecc 	bgt.w	800ec34 <_dtoa_r+0x8d4>
 800ee9c:	465d      	mov	r5, fp
 800ee9e:	4639      	mov	r1, r7
 800eea0:	9804      	ldr	r0, [sp, #16]
 800eea2:	f7ff f9cf 	bl	800e244 <quorem>
 800eea6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800eeaa:	f805 8b01 	strb.w	r8, [r5], #1
 800eeae:	9a02      	ldr	r2, [sp, #8]
 800eeb0:	eba5 030b 	sub.w	r3, r5, fp
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	ddb0      	ble.n	800ee1a <_dtoa_r+0xaba>
 800eeb8:	2300      	movs	r3, #0
 800eeba:	220a      	movs	r2, #10
 800eebc:	9904      	ldr	r1, [sp, #16]
 800eebe:	4620      	mov	r0, r4
 800eec0:	f000 fd83 	bl	800f9ca <__multadd>
 800eec4:	9004      	str	r0, [sp, #16]
 800eec6:	e7ea      	b.n	800ee9e <_dtoa_r+0xb3e>
 800eec8:	080110ac 	.word	0x080110ac
 800eecc:	08011128 	.word	0x08011128

0800eed0 <__sflush_r>:
 800eed0:	898a      	ldrh	r2, [r1, #12]
 800eed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eed6:	4605      	mov	r5, r0
 800eed8:	0710      	lsls	r0, r2, #28
 800eeda:	460c      	mov	r4, r1
 800eedc:	d458      	bmi.n	800ef90 <__sflush_r+0xc0>
 800eede:	684b      	ldr	r3, [r1, #4]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	dc05      	bgt.n	800eef0 <__sflush_r+0x20>
 800eee4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	dc02      	bgt.n	800eef0 <__sflush_r+0x20>
 800eeea:	2000      	movs	r0, #0
 800eeec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eef0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eef2:	2e00      	cmp	r6, #0
 800eef4:	d0f9      	beq.n	800eeea <__sflush_r+0x1a>
 800eef6:	2300      	movs	r3, #0
 800eef8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800eefc:	682f      	ldr	r7, [r5, #0]
 800eefe:	6a21      	ldr	r1, [r4, #32]
 800ef00:	602b      	str	r3, [r5, #0]
 800ef02:	d032      	beq.n	800ef6a <__sflush_r+0x9a>
 800ef04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ef06:	89a3      	ldrh	r3, [r4, #12]
 800ef08:	075a      	lsls	r2, r3, #29
 800ef0a:	d505      	bpl.n	800ef18 <__sflush_r+0x48>
 800ef0c:	6863      	ldr	r3, [r4, #4]
 800ef0e:	1ac0      	subs	r0, r0, r3
 800ef10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ef12:	b10b      	cbz	r3, 800ef18 <__sflush_r+0x48>
 800ef14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ef16:	1ac0      	subs	r0, r0, r3
 800ef18:	2300      	movs	r3, #0
 800ef1a:	4602      	mov	r2, r0
 800ef1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef1e:	6a21      	ldr	r1, [r4, #32]
 800ef20:	4628      	mov	r0, r5
 800ef22:	47b0      	blx	r6
 800ef24:	1c43      	adds	r3, r0, #1
 800ef26:	89a3      	ldrh	r3, [r4, #12]
 800ef28:	d106      	bne.n	800ef38 <__sflush_r+0x68>
 800ef2a:	6829      	ldr	r1, [r5, #0]
 800ef2c:	291d      	cmp	r1, #29
 800ef2e:	d848      	bhi.n	800efc2 <__sflush_r+0xf2>
 800ef30:	4a29      	ldr	r2, [pc, #164]	; (800efd8 <__sflush_r+0x108>)
 800ef32:	40ca      	lsrs	r2, r1
 800ef34:	07d6      	lsls	r6, r2, #31
 800ef36:	d544      	bpl.n	800efc2 <__sflush_r+0xf2>
 800ef38:	2200      	movs	r2, #0
 800ef3a:	6062      	str	r2, [r4, #4]
 800ef3c:	04d9      	lsls	r1, r3, #19
 800ef3e:	6922      	ldr	r2, [r4, #16]
 800ef40:	6022      	str	r2, [r4, #0]
 800ef42:	d504      	bpl.n	800ef4e <__sflush_r+0x7e>
 800ef44:	1c42      	adds	r2, r0, #1
 800ef46:	d101      	bne.n	800ef4c <__sflush_r+0x7c>
 800ef48:	682b      	ldr	r3, [r5, #0]
 800ef4a:	b903      	cbnz	r3, 800ef4e <__sflush_r+0x7e>
 800ef4c:	6560      	str	r0, [r4, #84]	; 0x54
 800ef4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ef50:	602f      	str	r7, [r5, #0]
 800ef52:	2900      	cmp	r1, #0
 800ef54:	d0c9      	beq.n	800eeea <__sflush_r+0x1a>
 800ef56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef5a:	4299      	cmp	r1, r3
 800ef5c:	d002      	beq.n	800ef64 <__sflush_r+0x94>
 800ef5e:	4628      	mov	r0, r5
 800ef60:	f001 f8f6 	bl	8010150 <_free_r>
 800ef64:	2000      	movs	r0, #0
 800ef66:	6360      	str	r0, [r4, #52]	; 0x34
 800ef68:	e7c0      	b.n	800eeec <__sflush_r+0x1c>
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	4628      	mov	r0, r5
 800ef6e:	47b0      	blx	r6
 800ef70:	1c41      	adds	r1, r0, #1
 800ef72:	d1c8      	bne.n	800ef06 <__sflush_r+0x36>
 800ef74:	682b      	ldr	r3, [r5, #0]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d0c5      	beq.n	800ef06 <__sflush_r+0x36>
 800ef7a:	2b1d      	cmp	r3, #29
 800ef7c:	d001      	beq.n	800ef82 <__sflush_r+0xb2>
 800ef7e:	2b16      	cmp	r3, #22
 800ef80:	d101      	bne.n	800ef86 <__sflush_r+0xb6>
 800ef82:	602f      	str	r7, [r5, #0]
 800ef84:	e7b1      	b.n	800eeea <__sflush_r+0x1a>
 800ef86:	89a3      	ldrh	r3, [r4, #12]
 800ef88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef8c:	81a3      	strh	r3, [r4, #12]
 800ef8e:	e7ad      	b.n	800eeec <__sflush_r+0x1c>
 800ef90:	690f      	ldr	r7, [r1, #16]
 800ef92:	2f00      	cmp	r7, #0
 800ef94:	d0a9      	beq.n	800eeea <__sflush_r+0x1a>
 800ef96:	0793      	lsls	r3, r2, #30
 800ef98:	680e      	ldr	r6, [r1, #0]
 800ef9a:	bf08      	it	eq
 800ef9c:	694b      	ldreq	r3, [r1, #20]
 800ef9e:	600f      	str	r7, [r1, #0]
 800efa0:	bf18      	it	ne
 800efa2:	2300      	movne	r3, #0
 800efa4:	eba6 0807 	sub.w	r8, r6, r7
 800efa8:	608b      	str	r3, [r1, #8]
 800efaa:	f1b8 0f00 	cmp.w	r8, #0
 800efae:	dd9c      	ble.n	800eeea <__sflush_r+0x1a>
 800efb0:	4643      	mov	r3, r8
 800efb2:	463a      	mov	r2, r7
 800efb4:	6a21      	ldr	r1, [r4, #32]
 800efb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800efb8:	4628      	mov	r0, r5
 800efba:	47b0      	blx	r6
 800efbc:	2800      	cmp	r0, #0
 800efbe:	dc06      	bgt.n	800efce <__sflush_r+0xfe>
 800efc0:	89a3      	ldrh	r3, [r4, #12]
 800efc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efc6:	81a3      	strh	r3, [r4, #12]
 800efc8:	f04f 30ff 	mov.w	r0, #4294967295
 800efcc:	e78e      	b.n	800eeec <__sflush_r+0x1c>
 800efce:	4407      	add	r7, r0
 800efd0:	eba8 0800 	sub.w	r8, r8, r0
 800efd4:	e7e9      	b.n	800efaa <__sflush_r+0xda>
 800efd6:	bf00      	nop
 800efd8:	20400001 	.word	0x20400001

0800efdc <_fflush_r>:
 800efdc:	b538      	push	{r3, r4, r5, lr}
 800efde:	690b      	ldr	r3, [r1, #16]
 800efe0:	4605      	mov	r5, r0
 800efe2:	460c      	mov	r4, r1
 800efe4:	b1db      	cbz	r3, 800f01e <_fflush_r+0x42>
 800efe6:	b118      	cbz	r0, 800eff0 <_fflush_r+0x14>
 800efe8:	6983      	ldr	r3, [r0, #24]
 800efea:	b90b      	cbnz	r3, 800eff0 <_fflush_r+0x14>
 800efec:	f000 f860 	bl	800f0b0 <__sinit>
 800eff0:	4b0c      	ldr	r3, [pc, #48]	; (800f024 <_fflush_r+0x48>)
 800eff2:	429c      	cmp	r4, r3
 800eff4:	d109      	bne.n	800f00a <_fflush_r+0x2e>
 800eff6:	686c      	ldr	r4, [r5, #4]
 800eff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800effc:	b17b      	cbz	r3, 800f01e <_fflush_r+0x42>
 800effe:	4621      	mov	r1, r4
 800f000:	4628      	mov	r0, r5
 800f002:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f006:	f7ff bf63 	b.w	800eed0 <__sflush_r>
 800f00a:	4b07      	ldr	r3, [pc, #28]	; (800f028 <_fflush_r+0x4c>)
 800f00c:	429c      	cmp	r4, r3
 800f00e:	d101      	bne.n	800f014 <_fflush_r+0x38>
 800f010:	68ac      	ldr	r4, [r5, #8]
 800f012:	e7f1      	b.n	800eff8 <_fflush_r+0x1c>
 800f014:	4b05      	ldr	r3, [pc, #20]	; (800f02c <_fflush_r+0x50>)
 800f016:	429c      	cmp	r4, r3
 800f018:	bf08      	it	eq
 800f01a:	68ec      	ldreq	r4, [r5, #12]
 800f01c:	e7ec      	b.n	800eff8 <_fflush_r+0x1c>
 800f01e:	2000      	movs	r0, #0
 800f020:	bd38      	pop	{r3, r4, r5, pc}
 800f022:	bf00      	nop
 800f024:	08011158 	.word	0x08011158
 800f028:	08011178 	.word	0x08011178
 800f02c:	08011138 	.word	0x08011138

0800f030 <std>:
 800f030:	2300      	movs	r3, #0
 800f032:	b510      	push	{r4, lr}
 800f034:	4604      	mov	r4, r0
 800f036:	e9c0 3300 	strd	r3, r3, [r0]
 800f03a:	6083      	str	r3, [r0, #8]
 800f03c:	8181      	strh	r1, [r0, #12]
 800f03e:	6643      	str	r3, [r0, #100]	; 0x64
 800f040:	81c2      	strh	r2, [r0, #14]
 800f042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f046:	6183      	str	r3, [r0, #24]
 800f048:	4619      	mov	r1, r3
 800f04a:	2208      	movs	r2, #8
 800f04c:	305c      	adds	r0, #92	; 0x5c
 800f04e:	f7fd faa0 	bl	800c592 <memset>
 800f052:	4b05      	ldr	r3, [pc, #20]	; (800f068 <std+0x38>)
 800f054:	6263      	str	r3, [r4, #36]	; 0x24
 800f056:	4b05      	ldr	r3, [pc, #20]	; (800f06c <std+0x3c>)
 800f058:	62a3      	str	r3, [r4, #40]	; 0x28
 800f05a:	4b05      	ldr	r3, [pc, #20]	; (800f070 <std+0x40>)
 800f05c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f05e:	4b05      	ldr	r3, [pc, #20]	; (800f074 <std+0x44>)
 800f060:	6224      	str	r4, [r4, #32]
 800f062:	6323      	str	r3, [r4, #48]	; 0x30
 800f064:	bd10      	pop	{r4, pc}
 800f066:	bf00      	nop
 800f068:	080107e5 	.word	0x080107e5
 800f06c:	08010807 	.word	0x08010807
 800f070:	0801083f 	.word	0x0801083f
 800f074:	08010863 	.word	0x08010863

0800f078 <_cleanup_r>:
 800f078:	4901      	ldr	r1, [pc, #4]	; (800f080 <_cleanup_r+0x8>)
 800f07a:	f000 b885 	b.w	800f188 <_fwalk_reent>
 800f07e:	bf00      	nop
 800f080:	0800efdd 	.word	0x0800efdd

0800f084 <__sfmoreglue>:
 800f084:	b570      	push	{r4, r5, r6, lr}
 800f086:	1e4a      	subs	r2, r1, #1
 800f088:	2568      	movs	r5, #104	; 0x68
 800f08a:	4355      	muls	r5, r2
 800f08c:	460e      	mov	r6, r1
 800f08e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f092:	f001 f8ab 	bl	80101ec <_malloc_r>
 800f096:	4604      	mov	r4, r0
 800f098:	b140      	cbz	r0, 800f0ac <__sfmoreglue+0x28>
 800f09a:	2100      	movs	r1, #0
 800f09c:	e9c0 1600 	strd	r1, r6, [r0]
 800f0a0:	300c      	adds	r0, #12
 800f0a2:	60a0      	str	r0, [r4, #8]
 800f0a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f0a8:	f7fd fa73 	bl	800c592 <memset>
 800f0ac:	4620      	mov	r0, r4
 800f0ae:	bd70      	pop	{r4, r5, r6, pc}

0800f0b0 <__sinit>:
 800f0b0:	6983      	ldr	r3, [r0, #24]
 800f0b2:	b510      	push	{r4, lr}
 800f0b4:	4604      	mov	r4, r0
 800f0b6:	bb33      	cbnz	r3, 800f106 <__sinit+0x56>
 800f0b8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800f0bc:	6503      	str	r3, [r0, #80]	; 0x50
 800f0be:	4b12      	ldr	r3, [pc, #72]	; (800f108 <__sinit+0x58>)
 800f0c0:	4a12      	ldr	r2, [pc, #72]	; (800f10c <__sinit+0x5c>)
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	6282      	str	r2, [r0, #40]	; 0x28
 800f0c6:	4298      	cmp	r0, r3
 800f0c8:	bf04      	itt	eq
 800f0ca:	2301      	moveq	r3, #1
 800f0cc:	6183      	streq	r3, [r0, #24]
 800f0ce:	f000 f81f 	bl	800f110 <__sfp>
 800f0d2:	6060      	str	r0, [r4, #4]
 800f0d4:	4620      	mov	r0, r4
 800f0d6:	f000 f81b 	bl	800f110 <__sfp>
 800f0da:	60a0      	str	r0, [r4, #8]
 800f0dc:	4620      	mov	r0, r4
 800f0de:	f000 f817 	bl	800f110 <__sfp>
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	60e0      	str	r0, [r4, #12]
 800f0e6:	2104      	movs	r1, #4
 800f0e8:	6860      	ldr	r0, [r4, #4]
 800f0ea:	f7ff ffa1 	bl	800f030 <std>
 800f0ee:	2201      	movs	r2, #1
 800f0f0:	2109      	movs	r1, #9
 800f0f2:	68a0      	ldr	r0, [r4, #8]
 800f0f4:	f7ff ff9c 	bl	800f030 <std>
 800f0f8:	2202      	movs	r2, #2
 800f0fa:	2112      	movs	r1, #18
 800f0fc:	68e0      	ldr	r0, [r4, #12]
 800f0fe:	f7ff ff97 	bl	800f030 <std>
 800f102:	2301      	movs	r3, #1
 800f104:	61a3      	str	r3, [r4, #24]
 800f106:	bd10      	pop	{r4, pc}
 800f108:	08011098 	.word	0x08011098
 800f10c:	0800f079 	.word	0x0800f079

0800f110 <__sfp>:
 800f110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f112:	4b1b      	ldr	r3, [pc, #108]	; (800f180 <__sfp+0x70>)
 800f114:	681e      	ldr	r6, [r3, #0]
 800f116:	69b3      	ldr	r3, [r6, #24]
 800f118:	4607      	mov	r7, r0
 800f11a:	b913      	cbnz	r3, 800f122 <__sfp+0x12>
 800f11c:	4630      	mov	r0, r6
 800f11e:	f7ff ffc7 	bl	800f0b0 <__sinit>
 800f122:	3648      	adds	r6, #72	; 0x48
 800f124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f128:	3b01      	subs	r3, #1
 800f12a:	d503      	bpl.n	800f134 <__sfp+0x24>
 800f12c:	6833      	ldr	r3, [r6, #0]
 800f12e:	b133      	cbz	r3, 800f13e <__sfp+0x2e>
 800f130:	6836      	ldr	r6, [r6, #0]
 800f132:	e7f7      	b.n	800f124 <__sfp+0x14>
 800f134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f138:	b16d      	cbz	r5, 800f156 <__sfp+0x46>
 800f13a:	3468      	adds	r4, #104	; 0x68
 800f13c:	e7f4      	b.n	800f128 <__sfp+0x18>
 800f13e:	2104      	movs	r1, #4
 800f140:	4638      	mov	r0, r7
 800f142:	f7ff ff9f 	bl	800f084 <__sfmoreglue>
 800f146:	6030      	str	r0, [r6, #0]
 800f148:	2800      	cmp	r0, #0
 800f14a:	d1f1      	bne.n	800f130 <__sfp+0x20>
 800f14c:	230c      	movs	r3, #12
 800f14e:	603b      	str	r3, [r7, #0]
 800f150:	4604      	mov	r4, r0
 800f152:	4620      	mov	r0, r4
 800f154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f156:	4b0b      	ldr	r3, [pc, #44]	; (800f184 <__sfp+0x74>)
 800f158:	6665      	str	r5, [r4, #100]	; 0x64
 800f15a:	e9c4 5500 	strd	r5, r5, [r4]
 800f15e:	60a5      	str	r5, [r4, #8]
 800f160:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f164:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800f168:	2208      	movs	r2, #8
 800f16a:	4629      	mov	r1, r5
 800f16c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f170:	f7fd fa0f 	bl	800c592 <memset>
 800f174:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f178:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f17c:	e7e9      	b.n	800f152 <__sfp+0x42>
 800f17e:	bf00      	nop
 800f180:	08011098 	.word	0x08011098
 800f184:	ffff0001 	.word	0xffff0001

0800f188 <_fwalk_reent>:
 800f188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f18c:	4680      	mov	r8, r0
 800f18e:	4689      	mov	r9, r1
 800f190:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f194:	2600      	movs	r6, #0
 800f196:	b914      	cbnz	r4, 800f19e <_fwalk_reent+0x16>
 800f198:	4630      	mov	r0, r6
 800f19a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f19e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800f1a2:	3f01      	subs	r7, #1
 800f1a4:	d501      	bpl.n	800f1aa <_fwalk_reent+0x22>
 800f1a6:	6824      	ldr	r4, [r4, #0]
 800f1a8:	e7f5      	b.n	800f196 <_fwalk_reent+0xe>
 800f1aa:	89ab      	ldrh	r3, [r5, #12]
 800f1ac:	2b01      	cmp	r3, #1
 800f1ae:	d907      	bls.n	800f1c0 <_fwalk_reent+0x38>
 800f1b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f1b4:	3301      	adds	r3, #1
 800f1b6:	d003      	beq.n	800f1c0 <_fwalk_reent+0x38>
 800f1b8:	4629      	mov	r1, r5
 800f1ba:	4640      	mov	r0, r8
 800f1bc:	47c8      	blx	r9
 800f1be:	4306      	orrs	r6, r0
 800f1c0:	3568      	adds	r5, #104	; 0x68
 800f1c2:	e7ee      	b.n	800f1a2 <_fwalk_reent+0x1a>

0800f1c4 <rshift>:
 800f1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f1c6:	6906      	ldr	r6, [r0, #16]
 800f1c8:	114b      	asrs	r3, r1, #5
 800f1ca:	429e      	cmp	r6, r3
 800f1cc:	f100 0414 	add.w	r4, r0, #20
 800f1d0:	dd30      	ble.n	800f234 <rshift+0x70>
 800f1d2:	f011 011f 	ands.w	r1, r1, #31
 800f1d6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800f1da:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800f1de:	d108      	bne.n	800f1f2 <rshift+0x2e>
 800f1e0:	4621      	mov	r1, r4
 800f1e2:	42b2      	cmp	r2, r6
 800f1e4:	460b      	mov	r3, r1
 800f1e6:	d211      	bcs.n	800f20c <rshift+0x48>
 800f1e8:	f852 3b04 	ldr.w	r3, [r2], #4
 800f1ec:	f841 3b04 	str.w	r3, [r1], #4
 800f1f0:	e7f7      	b.n	800f1e2 <rshift+0x1e>
 800f1f2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800f1f6:	f1c1 0c20 	rsb	ip, r1, #32
 800f1fa:	40cd      	lsrs	r5, r1
 800f1fc:	3204      	adds	r2, #4
 800f1fe:	4623      	mov	r3, r4
 800f200:	42b2      	cmp	r2, r6
 800f202:	4617      	mov	r7, r2
 800f204:	d30c      	bcc.n	800f220 <rshift+0x5c>
 800f206:	601d      	str	r5, [r3, #0]
 800f208:	b105      	cbz	r5, 800f20c <rshift+0x48>
 800f20a:	3304      	adds	r3, #4
 800f20c:	1b1a      	subs	r2, r3, r4
 800f20e:	42a3      	cmp	r3, r4
 800f210:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f214:	bf08      	it	eq
 800f216:	2300      	moveq	r3, #0
 800f218:	6102      	str	r2, [r0, #16]
 800f21a:	bf08      	it	eq
 800f21c:	6143      	streq	r3, [r0, #20]
 800f21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f220:	683f      	ldr	r7, [r7, #0]
 800f222:	fa07 f70c 	lsl.w	r7, r7, ip
 800f226:	433d      	orrs	r5, r7
 800f228:	f843 5b04 	str.w	r5, [r3], #4
 800f22c:	f852 5b04 	ldr.w	r5, [r2], #4
 800f230:	40cd      	lsrs	r5, r1
 800f232:	e7e5      	b.n	800f200 <rshift+0x3c>
 800f234:	4623      	mov	r3, r4
 800f236:	e7e9      	b.n	800f20c <rshift+0x48>

0800f238 <__hexdig_fun>:
 800f238:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f23c:	2b09      	cmp	r3, #9
 800f23e:	d802      	bhi.n	800f246 <__hexdig_fun+0xe>
 800f240:	3820      	subs	r0, #32
 800f242:	b2c0      	uxtb	r0, r0
 800f244:	4770      	bx	lr
 800f246:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f24a:	2b05      	cmp	r3, #5
 800f24c:	d801      	bhi.n	800f252 <__hexdig_fun+0x1a>
 800f24e:	3847      	subs	r0, #71	; 0x47
 800f250:	e7f7      	b.n	800f242 <__hexdig_fun+0xa>
 800f252:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f256:	2b05      	cmp	r3, #5
 800f258:	d801      	bhi.n	800f25e <__hexdig_fun+0x26>
 800f25a:	3827      	subs	r0, #39	; 0x27
 800f25c:	e7f1      	b.n	800f242 <__hexdig_fun+0xa>
 800f25e:	2000      	movs	r0, #0
 800f260:	4770      	bx	lr

0800f262 <__gethex>:
 800f262:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f266:	b08b      	sub	sp, #44	; 0x2c
 800f268:	468a      	mov	sl, r1
 800f26a:	9002      	str	r0, [sp, #8]
 800f26c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f26e:	9306      	str	r3, [sp, #24]
 800f270:	4690      	mov	r8, r2
 800f272:	f000 fad0 	bl	800f816 <__localeconv_l>
 800f276:	6803      	ldr	r3, [r0, #0]
 800f278:	9303      	str	r3, [sp, #12]
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7f0 ffa8 	bl	80001d0 <strlen>
 800f280:	9b03      	ldr	r3, [sp, #12]
 800f282:	9001      	str	r0, [sp, #4]
 800f284:	4403      	add	r3, r0
 800f286:	f04f 0b00 	mov.w	fp, #0
 800f28a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f28e:	9307      	str	r3, [sp, #28]
 800f290:	f8da 3000 	ldr.w	r3, [sl]
 800f294:	3302      	adds	r3, #2
 800f296:	461f      	mov	r7, r3
 800f298:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f29c:	2830      	cmp	r0, #48	; 0x30
 800f29e:	d06c      	beq.n	800f37a <__gethex+0x118>
 800f2a0:	f7ff ffca 	bl	800f238 <__hexdig_fun>
 800f2a4:	4604      	mov	r4, r0
 800f2a6:	2800      	cmp	r0, #0
 800f2a8:	d16a      	bne.n	800f380 <__gethex+0x11e>
 800f2aa:	9a01      	ldr	r2, [sp, #4]
 800f2ac:	9903      	ldr	r1, [sp, #12]
 800f2ae:	4638      	mov	r0, r7
 800f2b0:	f001 fadb 	bl	801086a <strncmp>
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	d166      	bne.n	800f386 <__gethex+0x124>
 800f2b8:	9b01      	ldr	r3, [sp, #4]
 800f2ba:	5cf8      	ldrb	r0, [r7, r3]
 800f2bc:	18fe      	adds	r6, r7, r3
 800f2be:	f7ff ffbb 	bl	800f238 <__hexdig_fun>
 800f2c2:	2800      	cmp	r0, #0
 800f2c4:	d062      	beq.n	800f38c <__gethex+0x12a>
 800f2c6:	4633      	mov	r3, r6
 800f2c8:	7818      	ldrb	r0, [r3, #0]
 800f2ca:	2830      	cmp	r0, #48	; 0x30
 800f2cc:	461f      	mov	r7, r3
 800f2ce:	f103 0301 	add.w	r3, r3, #1
 800f2d2:	d0f9      	beq.n	800f2c8 <__gethex+0x66>
 800f2d4:	f7ff ffb0 	bl	800f238 <__hexdig_fun>
 800f2d8:	fab0 f580 	clz	r5, r0
 800f2dc:	096d      	lsrs	r5, r5, #5
 800f2de:	4634      	mov	r4, r6
 800f2e0:	f04f 0b01 	mov.w	fp, #1
 800f2e4:	463a      	mov	r2, r7
 800f2e6:	4616      	mov	r6, r2
 800f2e8:	3201      	adds	r2, #1
 800f2ea:	7830      	ldrb	r0, [r6, #0]
 800f2ec:	f7ff ffa4 	bl	800f238 <__hexdig_fun>
 800f2f0:	2800      	cmp	r0, #0
 800f2f2:	d1f8      	bne.n	800f2e6 <__gethex+0x84>
 800f2f4:	9a01      	ldr	r2, [sp, #4]
 800f2f6:	9903      	ldr	r1, [sp, #12]
 800f2f8:	4630      	mov	r0, r6
 800f2fa:	f001 fab6 	bl	801086a <strncmp>
 800f2fe:	b950      	cbnz	r0, 800f316 <__gethex+0xb4>
 800f300:	b954      	cbnz	r4, 800f318 <__gethex+0xb6>
 800f302:	9b01      	ldr	r3, [sp, #4]
 800f304:	18f4      	adds	r4, r6, r3
 800f306:	4622      	mov	r2, r4
 800f308:	4616      	mov	r6, r2
 800f30a:	3201      	adds	r2, #1
 800f30c:	7830      	ldrb	r0, [r6, #0]
 800f30e:	f7ff ff93 	bl	800f238 <__hexdig_fun>
 800f312:	2800      	cmp	r0, #0
 800f314:	d1f8      	bne.n	800f308 <__gethex+0xa6>
 800f316:	b10c      	cbz	r4, 800f31c <__gethex+0xba>
 800f318:	1ba4      	subs	r4, r4, r6
 800f31a:	00a4      	lsls	r4, r4, #2
 800f31c:	7833      	ldrb	r3, [r6, #0]
 800f31e:	2b50      	cmp	r3, #80	; 0x50
 800f320:	d001      	beq.n	800f326 <__gethex+0xc4>
 800f322:	2b70      	cmp	r3, #112	; 0x70
 800f324:	d140      	bne.n	800f3a8 <__gethex+0x146>
 800f326:	7873      	ldrb	r3, [r6, #1]
 800f328:	2b2b      	cmp	r3, #43	; 0x2b
 800f32a:	d031      	beq.n	800f390 <__gethex+0x12e>
 800f32c:	2b2d      	cmp	r3, #45	; 0x2d
 800f32e:	d033      	beq.n	800f398 <__gethex+0x136>
 800f330:	1c71      	adds	r1, r6, #1
 800f332:	f04f 0900 	mov.w	r9, #0
 800f336:	7808      	ldrb	r0, [r1, #0]
 800f338:	f7ff ff7e 	bl	800f238 <__hexdig_fun>
 800f33c:	1e43      	subs	r3, r0, #1
 800f33e:	b2db      	uxtb	r3, r3
 800f340:	2b18      	cmp	r3, #24
 800f342:	d831      	bhi.n	800f3a8 <__gethex+0x146>
 800f344:	f1a0 0210 	sub.w	r2, r0, #16
 800f348:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f34c:	f7ff ff74 	bl	800f238 <__hexdig_fun>
 800f350:	1e43      	subs	r3, r0, #1
 800f352:	b2db      	uxtb	r3, r3
 800f354:	2b18      	cmp	r3, #24
 800f356:	d922      	bls.n	800f39e <__gethex+0x13c>
 800f358:	f1b9 0f00 	cmp.w	r9, #0
 800f35c:	d000      	beq.n	800f360 <__gethex+0xfe>
 800f35e:	4252      	negs	r2, r2
 800f360:	4414      	add	r4, r2
 800f362:	f8ca 1000 	str.w	r1, [sl]
 800f366:	b30d      	cbz	r5, 800f3ac <__gethex+0x14a>
 800f368:	f1bb 0f00 	cmp.w	fp, #0
 800f36c:	bf0c      	ite	eq
 800f36e:	2706      	moveq	r7, #6
 800f370:	2700      	movne	r7, #0
 800f372:	4638      	mov	r0, r7
 800f374:	b00b      	add	sp, #44	; 0x2c
 800f376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f37a:	f10b 0b01 	add.w	fp, fp, #1
 800f37e:	e78a      	b.n	800f296 <__gethex+0x34>
 800f380:	2500      	movs	r5, #0
 800f382:	462c      	mov	r4, r5
 800f384:	e7ae      	b.n	800f2e4 <__gethex+0x82>
 800f386:	463e      	mov	r6, r7
 800f388:	2501      	movs	r5, #1
 800f38a:	e7c7      	b.n	800f31c <__gethex+0xba>
 800f38c:	4604      	mov	r4, r0
 800f38e:	e7fb      	b.n	800f388 <__gethex+0x126>
 800f390:	f04f 0900 	mov.w	r9, #0
 800f394:	1cb1      	adds	r1, r6, #2
 800f396:	e7ce      	b.n	800f336 <__gethex+0xd4>
 800f398:	f04f 0901 	mov.w	r9, #1
 800f39c:	e7fa      	b.n	800f394 <__gethex+0x132>
 800f39e:	230a      	movs	r3, #10
 800f3a0:	fb03 0202 	mla	r2, r3, r2, r0
 800f3a4:	3a10      	subs	r2, #16
 800f3a6:	e7cf      	b.n	800f348 <__gethex+0xe6>
 800f3a8:	4631      	mov	r1, r6
 800f3aa:	e7da      	b.n	800f362 <__gethex+0x100>
 800f3ac:	1bf3      	subs	r3, r6, r7
 800f3ae:	3b01      	subs	r3, #1
 800f3b0:	4629      	mov	r1, r5
 800f3b2:	2b07      	cmp	r3, #7
 800f3b4:	dc49      	bgt.n	800f44a <__gethex+0x1e8>
 800f3b6:	9802      	ldr	r0, [sp, #8]
 800f3b8:	f000 fabc 	bl	800f934 <_Balloc>
 800f3bc:	9b01      	ldr	r3, [sp, #4]
 800f3be:	f100 0914 	add.w	r9, r0, #20
 800f3c2:	f04f 0b00 	mov.w	fp, #0
 800f3c6:	f1c3 0301 	rsb	r3, r3, #1
 800f3ca:	4605      	mov	r5, r0
 800f3cc:	f8cd 9010 	str.w	r9, [sp, #16]
 800f3d0:	46da      	mov	sl, fp
 800f3d2:	9308      	str	r3, [sp, #32]
 800f3d4:	42b7      	cmp	r7, r6
 800f3d6:	d33b      	bcc.n	800f450 <__gethex+0x1ee>
 800f3d8:	9804      	ldr	r0, [sp, #16]
 800f3da:	f840 ab04 	str.w	sl, [r0], #4
 800f3de:	eba0 0009 	sub.w	r0, r0, r9
 800f3e2:	1080      	asrs	r0, r0, #2
 800f3e4:	6128      	str	r0, [r5, #16]
 800f3e6:	0147      	lsls	r7, r0, #5
 800f3e8:	4650      	mov	r0, sl
 800f3ea:	f000 fb67 	bl	800fabc <__hi0bits>
 800f3ee:	f8d8 6000 	ldr.w	r6, [r8]
 800f3f2:	1a3f      	subs	r7, r7, r0
 800f3f4:	42b7      	cmp	r7, r6
 800f3f6:	dd64      	ble.n	800f4c2 <__gethex+0x260>
 800f3f8:	1bbf      	subs	r7, r7, r6
 800f3fa:	4639      	mov	r1, r7
 800f3fc:	4628      	mov	r0, r5
 800f3fe:	f000 fe77 	bl	80100f0 <__any_on>
 800f402:	4682      	mov	sl, r0
 800f404:	b178      	cbz	r0, 800f426 <__gethex+0x1c4>
 800f406:	1e7b      	subs	r3, r7, #1
 800f408:	1159      	asrs	r1, r3, #5
 800f40a:	f003 021f 	and.w	r2, r3, #31
 800f40e:	f04f 0a01 	mov.w	sl, #1
 800f412:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f416:	fa0a f202 	lsl.w	r2, sl, r2
 800f41a:	420a      	tst	r2, r1
 800f41c:	d003      	beq.n	800f426 <__gethex+0x1c4>
 800f41e:	4553      	cmp	r3, sl
 800f420:	dc46      	bgt.n	800f4b0 <__gethex+0x24e>
 800f422:	f04f 0a02 	mov.w	sl, #2
 800f426:	4639      	mov	r1, r7
 800f428:	4628      	mov	r0, r5
 800f42a:	f7ff fecb 	bl	800f1c4 <rshift>
 800f42e:	443c      	add	r4, r7
 800f430:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f434:	42a3      	cmp	r3, r4
 800f436:	da52      	bge.n	800f4de <__gethex+0x27c>
 800f438:	4629      	mov	r1, r5
 800f43a:	9802      	ldr	r0, [sp, #8]
 800f43c:	f000 faae 	bl	800f99c <_Bfree>
 800f440:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f442:	2300      	movs	r3, #0
 800f444:	6013      	str	r3, [r2, #0]
 800f446:	27a3      	movs	r7, #163	; 0xa3
 800f448:	e793      	b.n	800f372 <__gethex+0x110>
 800f44a:	3101      	adds	r1, #1
 800f44c:	105b      	asrs	r3, r3, #1
 800f44e:	e7b0      	b.n	800f3b2 <__gethex+0x150>
 800f450:	1e73      	subs	r3, r6, #1
 800f452:	9305      	str	r3, [sp, #20]
 800f454:	9a07      	ldr	r2, [sp, #28]
 800f456:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f45a:	4293      	cmp	r3, r2
 800f45c:	d018      	beq.n	800f490 <__gethex+0x22e>
 800f45e:	f1bb 0f20 	cmp.w	fp, #32
 800f462:	d107      	bne.n	800f474 <__gethex+0x212>
 800f464:	9b04      	ldr	r3, [sp, #16]
 800f466:	f8c3 a000 	str.w	sl, [r3]
 800f46a:	3304      	adds	r3, #4
 800f46c:	f04f 0a00 	mov.w	sl, #0
 800f470:	9304      	str	r3, [sp, #16]
 800f472:	46d3      	mov	fp, sl
 800f474:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f478:	f7ff fede 	bl	800f238 <__hexdig_fun>
 800f47c:	f000 000f 	and.w	r0, r0, #15
 800f480:	fa00 f00b 	lsl.w	r0, r0, fp
 800f484:	ea4a 0a00 	orr.w	sl, sl, r0
 800f488:	f10b 0b04 	add.w	fp, fp, #4
 800f48c:	9b05      	ldr	r3, [sp, #20]
 800f48e:	e00d      	b.n	800f4ac <__gethex+0x24a>
 800f490:	9b05      	ldr	r3, [sp, #20]
 800f492:	9a08      	ldr	r2, [sp, #32]
 800f494:	4413      	add	r3, r2
 800f496:	42bb      	cmp	r3, r7
 800f498:	d3e1      	bcc.n	800f45e <__gethex+0x1fc>
 800f49a:	4618      	mov	r0, r3
 800f49c:	9a01      	ldr	r2, [sp, #4]
 800f49e:	9903      	ldr	r1, [sp, #12]
 800f4a0:	9309      	str	r3, [sp, #36]	; 0x24
 800f4a2:	f001 f9e2 	bl	801086a <strncmp>
 800f4a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4a8:	2800      	cmp	r0, #0
 800f4aa:	d1d8      	bne.n	800f45e <__gethex+0x1fc>
 800f4ac:	461e      	mov	r6, r3
 800f4ae:	e791      	b.n	800f3d4 <__gethex+0x172>
 800f4b0:	1eb9      	subs	r1, r7, #2
 800f4b2:	4628      	mov	r0, r5
 800f4b4:	f000 fe1c 	bl	80100f0 <__any_on>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d0b2      	beq.n	800f422 <__gethex+0x1c0>
 800f4bc:	f04f 0a03 	mov.w	sl, #3
 800f4c0:	e7b1      	b.n	800f426 <__gethex+0x1c4>
 800f4c2:	da09      	bge.n	800f4d8 <__gethex+0x276>
 800f4c4:	1bf7      	subs	r7, r6, r7
 800f4c6:	4629      	mov	r1, r5
 800f4c8:	463a      	mov	r2, r7
 800f4ca:	9802      	ldr	r0, [sp, #8]
 800f4cc:	f000 fc32 	bl	800fd34 <__lshift>
 800f4d0:	1be4      	subs	r4, r4, r7
 800f4d2:	4605      	mov	r5, r0
 800f4d4:	f100 0914 	add.w	r9, r0, #20
 800f4d8:	f04f 0a00 	mov.w	sl, #0
 800f4dc:	e7a8      	b.n	800f430 <__gethex+0x1ce>
 800f4de:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f4e2:	42a0      	cmp	r0, r4
 800f4e4:	dd6a      	ble.n	800f5bc <__gethex+0x35a>
 800f4e6:	1b04      	subs	r4, r0, r4
 800f4e8:	42a6      	cmp	r6, r4
 800f4ea:	dc2e      	bgt.n	800f54a <__gethex+0x2e8>
 800f4ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f4f0:	2b02      	cmp	r3, #2
 800f4f2:	d022      	beq.n	800f53a <__gethex+0x2d8>
 800f4f4:	2b03      	cmp	r3, #3
 800f4f6:	d024      	beq.n	800f542 <__gethex+0x2e0>
 800f4f8:	2b01      	cmp	r3, #1
 800f4fa:	d115      	bne.n	800f528 <__gethex+0x2c6>
 800f4fc:	42a6      	cmp	r6, r4
 800f4fe:	d113      	bne.n	800f528 <__gethex+0x2c6>
 800f500:	2e01      	cmp	r6, #1
 800f502:	dc0b      	bgt.n	800f51c <__gethex+0x2ba>
 800f504:	9a06      	ldr	r2, [sp, #24]
 800f506:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f50a:	6013      	str	r3, [r2, #0]
 800f50c:	2301      	movs	r3, #1
 800f50e:	612b      	str	r3, [r5, #16]
 800f510:	f8c9 3000 	str.w	r3, [r9]
 800f514:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f516:	2762      	movs	r7, #98	; 0x62
 800f518:	601d      	str	r5, [r3, #0]
 800f51a:	e72a      	b.n	800f372 <__gethex+0x110>
 800f51c:	1e71      	subs	r1, r6, #1
 800f51e:	4628      	mov	r0, r5
 800f520:	f000 fde6 	bl	80100f0 <__any_on>
 800f524:	2800      	cmp	r0, #0
 800f526:	d1ed      	bne.n	800f504 <__gethex+0x2a2>
 800f528:	4629      	mov	r1, r5
 800f52a:	9802      	ldr	r0, [sp, #8]
 800f52c:	f000 fa36 	bl	800f99c <_Bfree>
 800f530:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f532:	2300      	movs	r3, #0
 800f534:	6013      	str	r3, [r2, #0]
 800f536:	2750      	movs	r7, #80	; 0x50
 800f538:	e71b      	b.n	800f372 <__gethex+0x110>
 800f53a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d0e1      	beq.n	800f504 <__gethex+0x2a2>
 800f540:	e7f2      	b.n	800f528 <__gethex+0x2c6>
 800f542:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f544:	2b00      	cmp	r3, #0
 800f546:	d1dd      	bne.n	800f504 <__gethex+0x2a2>
 800f548:	e7ee      	b.n	800f528 <__gethex+0x2c6>
 800f54a:	1e67      	subs	r7, r4, #1
 800f54c:	f1ba 0f00 	cmp.w	sl, #0
 800f550:	d131      	bne.n	800f5b6 <__gethex+0x354>
 800f552:	b127      	cbz	r7, 800f55e <__gethex+0x2fc>
 800f554:	4639      	mov	r1, r7
 800f556:	4628      	mov	r0, r5
 800f558:	f000 fdca 	bl	80100f0 <__any_on>
 800f55c:	4682      	mov	sl, r0
 800f55e:	117a      	asrs	r2, r7, #5
 800f560:	2301      	movs	r3, #1
 800f562:	f007 071f 	and.w	r7, r7, #31
 800f566:	fa03 f707 	lsl.w	r7, r3, r7
 800f56a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800f56e:	4621      	mov	r1, r4
 800f570:	421f      	tst	r7, r3
 800f572:	4628      	mov	r0, r5
 800f574:	bf18      	it	ne
 800f576:	f04a 0a02 	orrne.w	sl, sl, #2
 800f57a:	1b36      	subs	r6, r6, r4
 800f57c:	f7ff fe22 	bl	800f1c4 <rshift>
 800f580:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800f584:	2702      	movs	r7, #2
 800f586:	f1ba 0f00 	cmp.w	sl, #0
 800f58a:	d048      	beq.n	800f61e <__gethex+0x3bc>
 800f58c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f590:	2b02      	cmp	r3, #2
 800f592:	d015      	beq.n	800f5c0 <__gethex+0x35e>
 800f594:	2b03      	cmp	r3, #3
 800f596:	d017      	beq.n	800f5c8 <__gethex+0x366>
 800f598:	2b01      	cmp	r3, #1
 800f59a:	d109      	bne.n	800f5b0 <__gethex+0x34e>
 800f59c:	f01a 0f02 	tst.w	sl, #2
 800f5a0:	d006      	beq.n	800f5b0 <__gethex+0x34e>
 800f5a2:	f8d9 3000 	ldr.w	r3, [r9]
 800f5a6:	ea4a 0a03 	orr.w	sl, sl, r3
 800f5aa:	f01a 0f01 	tst.w	sl, #1
 800f5ae:	d10e      	bne.n	800f5ce <__gethex+0x36c>
 800f5b0:	f047 0710 	orr.w	r7, r7, #16
 800f5b4:	e033      	b.n	800f61e <__gethex+0x3bc>
 800f5b6:	f04f 0a01 	mov.w	sl, #1
 800f5ba:	e7d0      	b.n	800f55e <__gethex+0x2fc>
 800f5bc:	2701      	movs	r7, #1
 800f5be:	e7e2      	b.n	800f586 <__gethex+0x324>
 800f5c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f5c2:	f1c3 0301 	rsb	r3, r3, #1
 800f5c6:	9315      	str	r3, [sp, #84]	; 0x54
 800f5c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d0f0      	beq.n	800f5b0 <__gethex+0x34e>
 800f5ce:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800f5d2:	f105 0314 	add.w	r3, r5, #20
 800f5d6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800f5da:	eb03 010a 	add.w	r1, r3, sl
 800f5de:	f04f 0c00 	mov.w	ip, #0
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5e8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f5ec:	d01c      	beq.n	800f628 <__gethex+0x3c6>
 800f5ee:	3201      	adds	r2, #1
 800f5f0:	6002      	str	r2, [r0, #0]
 800f5f2:	2f02      	cmp	r7, #2
 800f5f4:	f105 0314 	add.w	r3, r5, #20
 800f5f8:	d138      	bne.n	800f66c <__gethex+0x40a>
 800f5fa:	f8d8 2000 	ldr.w	r2, [r8]
 800f5fe:	3a01      	subs	r2, #1
 800f600:	42b2      	cmp	r2, r6
 800f602:	d10a      	bne.n	800f61a <__gethex+0x3b8>
 800f604:	1171      	asrs	r1, r6, #5
 800f606:	2201      	movs	r2, #1
 800f608:	f006 061f 	and.w	r6, r6, #31
 800f60c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f610:	fa02 f606 	lsl.w	r6, r2, r6
 800f614:	421e      	tst	r6, r3
 800f616:	bf18      	it	ne
 800f618:	4617      	movne	r7, r2
 800f61a:	f047 0720 	orr.w	r7, r7, #32
 800f61e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f620:	601d      	str	r5, [r3, #0]
 800f622:	9b06      	ldr	r3, [sp, #24]
 800f624:	601c      	str	r4, [r3, #0]
 800f626:	e6a4      	b.n	800f372 <__gethex+0x110>
 800f628:	4299      	cmp	r1, r3
 800f62a:	f843 cc04 	str.w	ip, [r3, #-4]
 800f62e:	d8d8      	bhi.n	800f5e2 <__gethex+0x380>
 800f630:	68ab      	ldr	r3, [r5, #8]
 800f632:	4599      	cmp	r9, r3
 800f634:	db12      	blt.n	800f65c <__gethex+0x3fa>
 800f636:	6869      	ldr	r1, [r5, #4]
 800f638:	9802      	ldr	r0, [sp, #8]
 800f63a:	3101      	adds	r1, #1
 800f63c:	f000 f97a 	bl	800f934 <_Balloc>
 800f640:	692a      	ldr	r2, [r5, #16]
 800f642:	3202      	adds	r2, #2
 800f644:	f105 010c 	add.w	r1, r5, #12
 800f648:	4683      	mov	fp, r0
 800f64a:	0092      	lsls	r2, r2, #2
 800f64c:	300c      	adds	r0, #12
 800f64e:	f7fc ff95 	bl	800c57c <memcpy>
 800f652:	4629      	mov	r1, r5
 800f654:	9802      	ldr	r0, [sp, #8]
 800f656:	f000 f9a1 	bl	800f99c <_Bfree>
 800f65a:	465d      	mov	r5, fp
 800f65c:	692b      	ldr	r3, [r5, #16]
 800f65e:	1c5a      	adds	r2, r3, #1
 800f660:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f664:	612a      	str	r2, [r5, #16]
 800f666:	2201      	movs	r2, #1
 800f668:	615a      	str	r2, [r3, #20]
 800f66a:	e7c2      	b.n	800f5f2 <__gethex+0x390>
 800f66c:	692a      	ldr	r2, [r5, #16]
 800f66e:	454a      	cmp	r2, r9
 800f670:	dd0b      	ble.n	800f68a <__gethex+0x428>
 800f672:	2101      	movs	r1, #1
 800f674:	4628      	mov	r0, r5
 800f676:	f7ff fda5 	bl	800f1c4 <rshift>
 800f67a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f67e:	3401      	adds	r4, #1
 800f680:	42a3      	cmp	r3, r4
 800f682:	f6ff aed9 	blt.w	800f438 <__gethex+0x1d6>
 800f686:	2701      	movs	r7, #1
 800f688:	e7c7      	b.n	800f61a <__gethex+0x3b8>
 800f68a:	f016 061f 	ands.w	r6, r6, #31
 800f68e:	d0fa      	beq.n	800f686 <__gethex+0x424>
 800f690:	449a      	add	sl, r3
 800f692:	f1c6 0620 	rsb	r6, r6, #32
 800f696:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f69a:	f000 fa0f 	bl	800fabc <__hi0bits>
 800f69e:	42b0      	cmp	r0, r6
 800f6a0:	dbe7      	blt.n	800f672 <__gethex+0x410>
 800f6a2:	e7f0      	b.n	800f686 <__gethex+0x424>

0800f6a4 <L_shift>:
 800f6a4:	f1c2 0208 	rsb	r2, r2, #8
 800f6a8:	0092      	lsls	r2, r2, #2
 800f6aa:	b570      	push	{r4, r5, r6, lr}
 800f6ac:	f1c2 0620 	rsb	r6, r2, #32
 800f6b0:	6843      	ldr	r3, [r0, #4]
 800f6b2:	6804      	ldr	r4, [r0, #0]
 800f6b4:	fa03 f506 	lsl.w	r5, r3, r6
 800f6b8:	432c      	orrs	r4, r5
 800f6ba:	40d3      	lsrs	r3, r2
 800f6bc:	6004      	str	r4, [r0, #0]
 800f6be:	f840 3f04 	str.w	r3, [r0, #4]!
 800f6c2:	4288      	cmp	r0, r1
 800f6c4:	d3f4      	bcc.n	800f6b0 <L_shift+0xc>
 800f6c6:	bd70      	pop	{r4, r5, r6, pc}

0800f6c8 <__match>:
 800f6c8:	b530      	push	{r4, r5, lr}
 800f6ca:	6803      	ldr	r3, [r0, #0]
 800f6cc:	3301      	adds	r3, #1
 800f6ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f6d2:	b914      	cbnz	r4, 800f6da <__match+0x12>
 800f6d4:	6003      	str	r3, [r0, #0]
 800f6d6:	2001      	movs	r0, #1
 800f6d8:	bd30      	pop	{r4, r5, pc}
 800f6da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6de:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f6e2:	2d19      	cmp	r5, #25
 800f6e4:	bf98      	it	ls
 800f6e6:	3220      	addls	r2, #32
 800f6e8:	42a2      	cmp	r2, r4
 800f6ea:	d0f0      	beq.n	800f6ce <__match+0x6>
 800f6ec:	2000      	movs	r0, #0
 800f6ee:	e7f3      	b.n	800f6d8 <__match+0x10>

0800f6f0 <__hexnan>:
 800f6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6f4:	680b      	ldr	r3, [r1, #0]
 800f6f6:	6801      	ldr	r1, [r0, #0]
 800f6f8:	115f      	asrs	r7, r3, #5
 800f6fa:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800f6fe:	f013 031f 	ands.w	r3, r3, #31
 800f702:	b087      	sub	sp, #28
 800f704:	bf18      	it	ne
 800f706:	3704      	addne	r7, #4
 800f708:	2500      	movs	r5, #0
 800f70a:	1f3e      	subs	r6, r7, #4
 800f70c:	4682      	mov	sl, r0
 800f70e:	4690      	mov	r8, r2
 800f710:	9301      	str	r3, [sp, #4]
 800f712:	f847 5c04 	str.w	r5, [r7, #-4]
 800f716:	46b1      	mov	r9, r6
 800f718:	4634      	mov	r4, r6
 800f71a:	9502      	str	r5, [sp, #8]
 800f71c:	46ab      	mov	fp, r5
 800f71e:	784a      	ldrb	r2, [r1, #1]
 800f720:	1c4b      	adds	r3, r1, #1
 800f722:	9303      	str	r3, [sp, #12]
 800f724:	b342      	cbz	r2, 800f778 <__hexnan+0x88>
 800f726:	4610      	mov	r0, r2
 800f728:	9105      	str	r1, [sp, #20]
 800f72a:	9204      	str	r2, [sp, #16]
 800f72c:	f7ff fd84 	bl	800f238 <__hexdig_fun>
 800f730:	2800      	cmp	r0, #0
 800f732:	d143      	bne.n	800f7bc <__hexnan+0xcc>
 800f734:	9a04      	ldr	r2, [sp, #16]
 800f736:	9905      	ldr	r1, [sp, #20]
 800f738:	2a20      	cmp	r2, #32
 800f73a:	d818      	bhi.n	800f76e <__hexnan+0x7e>
 800f73c:	9b02      	ldr	r3, [sp, #8]
 800f73e:	459b      	cmp	fp, r3
 800f740:	dd13      	ble.n	800f76a <__hexnan+0x7a>
 800f742:	454c      	cmp	r4, r9
 800f744:	d206      	bcs.n	800f754 <__hexnan+0x64>
 800f746:	2d07      	cmp	r5, #7
 800f748:	dc04      	bgt.n	800f754 <__hexnan+0x64>
 800f74a:	462a      	mov	r2, r5
 800f74c:	4649      	mov	r1, r9
 800f74e:	4620      	mov	r0, r4
 800f750:	f7ff ffa8 	bl	800f6a4 <L_shift>
 800f754:	4544      	cmp	r4, r8
 800f756:	d944      	bls.n	800f7e2 <__hexnan+0xf2>
 800f758:	2300      	movs	r3, #0
 800f75a:	f1a4 0904 	sub.w	r9, r4, #4
 800f75e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f762:	f8cd b008 	str.w	fp, [sp, #8]
 800f766:	464c      	mov	r4, r9
 800f768:	461d      	mov	r5, r3
 800f76a:	9903      	ldr	r1, [sp, #12]
 800f76c:	e7d7      	b.n	800f71e <__hexnan+0x2e>
 800f76e:	2a29      	cmp	r2, #41	; 0x29
 800f770:	d14a      	bne.n	800f808 <__hexnan+0x118>
 800f772:	3102      	adds	r1, #2
 800f774:	f8ca 1000 	str.w	r1, [sl]
 800f778:	f1bb 0f00 	cmp.w	fp, #0
 800f77c:	d044      	beq.n	800f808 <__hexnan+0x118>
 800f77e:	454c      	cmp	r4, r9
 800f780:	d206      	bcs.n	800f790 <__hexnan+0xa0>
 800f782:	2d07      	cmp	r5, #7
 800f784:	dc04      	bgt.n	800f790 <__hexnan+0xa0>
 800f786:	462a      	mov	r2, r5
 800f788:	4649      	mov	r1, r9
 800f78a:	4620      	mov	r0, r4
 800f78c:	f7ff ff8a 	bl	800f6a4 <L_shift>
 800f790:	4544      	cmp	r4, r8
 800f792:	d928      	bls.n	800f7e6 <__hexnan+0xf6>
 800f794:	4643      	mov	r3, r8
 800f796:	f854 2b04 	ldr.w	r2, [r4], #4
 800f79a:	f843 2b04 	str.w	r2, [r3], #4
 800f79e:	42a6      	cmp	r6, r4
 800f7a0:	d2f9      	bcs.n	800f796 <__hexnan+0xa6>
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	f843 2b04 	str.w	r2, [r3], #4
 800f7a8:	429e      	cmp	r6, r3
 800f7aa:	d2fb      	bcs.n	800f7a4 <__hexnan+0xb4>
 800f7ac:	6833      	ldr	r3, [r6, #0]
 800f7ae:	b91b      	cbnz	r3, 800f7b8 <__hexnan+0xc8>
 800f7b0:	4546      	cmp	r6, r8
 800f7b2:	d127      	bne.n	800f804 <__hexnan+0x114>
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	6033      	str	r3, [r6, #0]
 800f7b8:	2005      	movs	r0, #5
 800f7ba:	e026      	b.n	800f80a <__hexnan+0x11a>
 800f7bc:	3501      	adds	r5, #1
 800f7be:	2d08      	cmp	r5, #8
 800f7c0:	f10b 0b01 	add.w	fp, fp, #1
 800f7c4:	dd06      	ble.n	800f7d4 <__hexnan+0xe4>
 800f7c6:	4544      	cmp	r4, r8
 800f7c8:	d9cf      	bls.n	800f76a <__hexnan+0x7a>
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	f844 3c04 	str.w	r3, [r4, #-4]
 800f7d0:	2501      	movs	r5, #1
 800f7d2:	3c04      	subs	r4, #4
 800f7d4:	6822      	ldr	r2, [r4, #0]
 800f7d6:	f000 000f 	and.w	r0, r0, #15
 800f7da:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f7de:	6020      	str	r0, [r4, #0]
 800f7e0:	e7c3      	b.n	800f76a <__hexnan+0x7a>
 800f7e2:	2508      	movs	r5, #8
 800f7e4:	e7c1      	b.n	800f76a <__hexnan+0x7a>
 800f7e6:	9b01      	ldr	r3, [sp, #4]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d0df      	beq.n	800f7ac <__hexnan+0xbc>
 800f7ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f7f0:	f1c3 0320 	rsb	r3, r3, #32
 800f7f4:	fa22 f303 	lsr.w	r3, r2, r3
 800f7f8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f7fc:	401a      	ands	r2, r3
 800f7fe:	f847 2c04 	str.w	r2, [r7, #-4]
 800f802:	e7d3      	b.n	800f7ac <__hexnan+0xbc>
 800f804:	3e04      	subs	r6, #4
 800f806:	e7d1      	b.n	800f7ac <__hexnan+0xbc>
 800f808:	2004      	movs	r0, #4
 800f80a:	b007      	add	sp, #28
 800f80c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f810 <__locale_ctype_ptr_l>:
 800f810:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f814:	4770      	bx	lr

0800f816 <__localeconv_l>:
 800f816:	30f0      	adds	r0, #240	; 0xf0
 800f818:	4770      	bx	lr
	...

0800f81c <_localeconv_r>:
 800f81c:	4b04      	ldr	r3, [pc, #16]	; (800f830 <_localeconv_r+0x14>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	6a18      	ldr	r0, [r3, #32]
 800f822:	4b04      	ldr	r3, [pc, #16]	; (800f834 <_localeconv_r+0x18>)
 800f824:	2800      	cmp	r0, #0
 800f826:	bf08      	it	eq
 800f828:	4618      	moveq	r0, r3
 800f82a:	30f0      	adds	r0, #240	; 0xf0
 800f82c:	4770      	bx	lr
 800f82e:	bf00      	nop
 800f830:	20000040 	.word	0x20000040
 800f834:	200000a4 	.word	0x200000a4

0800f838 <__swhatbuf_r>:
 800f838:	b570      	push	{r4, r5, r6, lr}
 800f83a:	460e      	mov	r6, r1
 800f83c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f840:	2900      	cmp	r1, #0
 800f842:	b096      	sub	sp, #88	; 0x58
 800f844:	4614      	mov	r4, r2
 800f846:	461d      	mov	r5, r3
 800f848:	da07      	bge.n	800f85a <__swhatbuf_r+0x22>
 800f84a:	2300      	movs	r3, #0
 800f84c:	602b      	str	r3, [r5, #0]
 800f84e:	89b3      	ldrh	r3, [r6, #12]
 800f850:	061a      	lsls	r2, r3, #24
 800f852:	d410      	bmi.n	800f876 <__swhatbuf_r+0x3e>
 800f854:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f858:	e00e      	b.n	800f878 <__swhatbuf_r+0x40>
 800f85a:	466a      	mov	r2, sp
 800f85c:	f001 f846 	bl	80108ec <_fstat_r>
 800f860:	2800      	cmp	r0, #0
 800f862:	dbf2      	blt.n	800f84a <__swhatbuf_r+0x12>
 800f864:	9a01      	ldr	r2, [sp, #4]
 800f866:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f86a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f86e:	425a      	negs	r2, r3
 800f870:	415a      	adcs	r2, r3
 800f872:	602a      	str	r2, [r5, #0]
 800f874:	e7ee      	b.n	800f854 <__swhatbuf_r+0x1c>
 800f876:	2340      	movs	r3, #64	; 0x40
 800f878:	2000      	movs	r0, #0
 800f87a:	6023      	str	r3, [r4, #0]
 800f87c:	b016      	add	sp, #88	; 0x58
 800f87e:	bd70      	pop	{r4, r5, r6, pc}

0800f880 <__smakebuf_r>:
 800f880:	898b      	ldrh	r3, [r1, #12]
 800f882:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f884:	079d      	lsls	r5, r3, #30
 800f886:	4606      	mov	r6, r0
 800f888:	460c      	mov	r4, r1
 800f88a:	d507      	bpl.n	800f89c <__smakebuf_r+0x1c>
 800f88c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f890:	6023      	str	r3, [r4, #0]
 800f892:	6123      	str	r3, [r4, #16]
 800f894:	2301      	movs	r3, #1
 800f896:	6163      	str	r3, [r4, #20]
 800f898:	b002      	add	sp, #8
 800f89a:	bd70      	pop	{r4, r5, r6, pc}
 800f89c:	ab01      	add	r3, sp, #4
 800f89e:	466a      	mov	r2, sp
 800f8a0:	f7ff ffca 	bl	800f838 <__swhatbuf_r>
 800f8a4:	9900      	ldr	r1, [sp, #0]
 800f8a6:	4605      	mov	r5, r0
 800f8a8:	4630      	mov	r0, r6
 800f8aa:	f000 fc9f 	bl	80101ec <_malloc_r>
 800f8ae:	b948      	cbnz	r0, 800f8c4 <__smakebuf_r+0x44>
 800f8b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8b4:	059a      	lsls	r2, r3, #22
 800f8b6:	d4ef      	bmi.n	800f898 <__smakebuf_r+0x18>
 800f8b8:	f023 0303 	bic.w	r3, r3, #3
 800f8bc:	f043 0302 	orr.w	r3, r3, #2
 800f8c0:	81a3      	strh	r3, [r4, #12]
 800f8c2:	e7e3      	b.n	800f88c <__smakebuf_r+0xc>
 800f8c4:	4b0d      	ldr	r3, [pc, #52]	; (800f8fc <__smakebuf_r+0x7c>)
 800f8c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800f8c8:	89a3      	ldrh	r3, [r4, #12]
 800f8ca:	6020      	str	r0, [r4, #0]
 800f8cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8d0:	81a3      	strh	r3, [r4, #12]
 800f8d2:	9b00      	ldr	r3, [sp, #0]
 800f8d4:	6163      	str	r3, [r4, #20]
 800f8d6:	9b01      	ldr	r3, [sp, #4]
 800f8d8:	6120      	str	r0, [r4, #16]
 800f8da:	b15b      	cbz	r3, 800f8f4 <__smakebuf_r+0x74>
 800f8dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8e0:	4630      	mov	r0, r6
 800f8e2:	f001 f815 	bl	8010910 <_isatty_r>
 800f8e6:	b128      	cbz	r0, 800f8f4 <__smakebuf_r+0x74>
 800f8e8:	89a3      	ldrh	r3, [r4, #12]
 800f8ea:	f023 0303 	bic.w	r3, r3, #3
 800f8ee:	f043 0301 	orr.w	r3, r3, #1
 800f8f2:	81a3      	strh	r3, [r4, #12]
 800f8f4:	89a3      	ldrh	r3, [r4, #12]
 800f8f6:	431d      	orrs	r5, r3
 800f8f8:	81a5      	strh	r5, [r4, #12]
 800f8fa:	e7cd      	b.n	800f898 <__smakebuf_r+0x18>
 800f8fc:	0800f079 	.word	0x0800f079

0800f900 <malloc>:
 800f900:	4b02      	ldr	r3, [pc, #8]	; (800f90c <malloc+0xc>)
 800f902:	4601      	mov	r1, r0
 800f904:	6818      	ldr	r0, [r3, #0]
 800f906:	f000 bc71 	b.w	80101ec <_malloc_r>
 800f90a:	bf00      	nop
 800f90c:	20000040 	.word	0x20000040

0800f910 <__ascii_mbtowc>:
 800f910:	b082      	sub	sp, #8
 800f912:	b901      	cbnz	r1, 800f916 <__ascii_mbtowc+0x6>
 800f914:	a901      	add	r1, sp, #4
 800f916:	b142      	cbz	r2, 800f92a <__ascii_mbtowc+0x1a>
 800f918:	b14b      	cbz	r3, 800f92e <__ascii_mbtowc+0x1e>
 800f91a:	7813      	ldrb	r3, [r2, #0]
 800f91c:	600b      	str	r3, [r1, #0]
 800f91e:	7812      	ldrb	r2, [r2, #0]
 800f920:	1c10      	adds	r0, r2, #0
 800f922:	bf18      	it	ne
 800f924:	2001      	movne	r0, #1
 800f926:	b002      	add	sp, #8
 800f928:	4770      	bx	lr
 800f92a:	4610      	mov	r0, r2
 800f92c:	e7fb      	b.n	800f926 <__ascii_mbtowc+0x16>
 800f92e:	f06f 0001 	mvn.w	r0, #1
 800f932:	e7f8      	b.n	800f926 <__ascii_mbtowc+0x16>

0800f934 <_Balloc>:
 800f934:	b570      	push	{r4, r5, r6, lr}
 800f936:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f938:	4604      	mov	r4, r0
 800f93a:	460e      	mov	r6, r1
 800f93c:	b93d      	cbnz	r5, 800f94e <_Balloc+0x1a>
 800f93e:	2010      	movs	r0, #16
 800f940:	f7ff ffde 	bl	800f900 <malloc>
 800f944:	6260      	str	r0, [r4, #36]	; 0x24
 800f946:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f94a:	6005      	str	r5, [r0, #0]
 800f94c:	60c5      	str	r5, [r0, #12]
 800f94e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f950:	68eb      	ldr	r3, [r5, #12]
 800f952:	b183      	cbz	r3, 800f976 <_Balloc+0x42>
 800f954:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f956:	68db      	ldr	r3, [r3, #12]
 800f958:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f95c:	b9b8      	cbnz	r0, 800f98e <_Balloc+0x5a>
 800f95e:	2101      	movs	r1, #1
 800f960:	fa01 f506 	lsl.w	r5, r1, r6
 800f964:	1d6a      	adds	r2, r5, #5
 800f966:	0092      	lsls	r2, r2, #2
 800f968:	4620      	mov	r0, r4
 800f96a:	f000 fbe2 	bl	8010132 <_calloc_r>
 800f96e:	b160      	cbz	r0, 800f98a <_Balloc+0x56>
 800f970:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f974:	e00e      	b.n	800f994 <_Balloc+0x60>
 800f976:	2221      	movs	r2, #33	; 0x21
 800f978:	2104      	movs	r1, #4
 800f97a:	4620      	mov	r0, r4
 800f97c:	f000 fbd9 	bl	8010132 <_calloc_r>
 800f980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f982:	60e8      	str	r0, [r5, #12]
 800f984:	68db      	ldr	r3, [r3, #12]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d1e4      	bne.n	800f954 <_Balloc+0x20>
 800f98a:	2000      	movs	r0, #0
 800f98c:	bd70      	pop	{r4, r5, r6, pc}
 800f98e:	6802      	ldr	r2, [r0, #0]
 800f990:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f994:	2300      	movs	r3, #0
 800f996:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f99a:	e7f7      	b.n	800f98c <_Balloc+0x58>

0800f99c <_Bfree>:
 800f99c:	b570      	push	{r4, r5, r6, lr}
 800f99e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f9a0:	4606      	mov	r6, r0
 800f9a2:	460d      	mov	r5, r1
 800f9a4:	b93c      	cbnz	r4, 800f9b6 <_Bfree+0x1a>
 800f9a6:	2010      	movs	r0, #16
 800f9a8:	f7ff ffaa 	bl	800f900 <malloc>
 800f9ac:	6270      	str	r0, [r6, #36]	; 0x24
 800f9ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f9b2:	6004      	str	r4, [r0, #0]
 800f9b4:	60c4      	str	r4, [r0, #12]
 800f9b6:	b13d      	cbz	r5, 800f9c8 <_Bfree+0x2c>
 800f9b8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f9ba:	686a      	ldr	r2, [r5, #4]
 800f9bc:	68db      	ldr	r3, [r3, #12]
 800f9be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f9c2:	6029      	str	r1, [r5, #0]
 800f9c4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f9c8:	bd70      	pop	{r4, r5, r6, pc}

0800f9ca <__multadd>:
 800f9ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ce:	690d      	ldr	r5, [r1, #16]
 800f9d0:	461f      	mov	r7, r3
 800f9d2:	4606      	mov	r6, r0
 800f9d4:	460c      	mov	r4, r1
 800f9d6:	f101 0c14 	add.w	ip, r1, #20
 800f9da:	2300      	movs	r3, #0
 800f9dc:	f8dc 0000 	ldr.w	r0, [ip]
 800f9e0:	b281      	uxth	r1, r0
 800f9e2:	fb02 7101 	mla	r1, r2, r1, r7
 800f9e6:	0c0f      	lsrs	r7, r1, #16
 800f9e8:	0c00      	lsrs	r0, r0, #16
 800f9ea:	fb02 7000 	mla	r0, r2, r0, r7
 800f9ee:	b289      	uxth	r1, r1
 800f9f0:	3301      	adds	r3, #1
 800f9f2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f9f6:	429d      	cmp	r5, r3
 800f9f8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f9fc:	f84c 1b04 	str.w	r1, [ip], #4
 800fa00:	dcec      	bgt.n	800f9dc <__multadd+0x12>
 800fa02:	b1d7      	cbz	r7, 800fa3a <__multadd+0x70>
 800fa04:	68a3      	ldr	r3, [r4, #8]
 800fa06:	42ab      	cmp	r3, r5
 800fa08:	dc12      	bgt.n	800fa30 <__multadd+0x66>
 800fa0a:	6861      	ldr	r1, [r4, #4]
 800fa0c:	4630      	mov	r0, r6
 800fa0e:	3101      	adds	r1, #1
 800fa10:	f7ff ff90 	bl	800f934 <_Balloc>
 800fa14:	6922      	ldr	r2, [r4, #16]
 800fa16:	3202      	adds	r2, #2
 800fa18:	f104 010c 	add.w	r1, r4, #12
 800fa1c:	4680      	mov	r8, r0
 800fa1e:	0092      	lsls	r2, r2, #2
 800fa20:	300c      	adds	r0, #12
 800fa22:	f7fc fdab 	bl	800c57c <memcpy>
 800fa26:	4621      	mov	r1, r4
 800fa28:	4630      	mov	r0, r6
 800fa2a:	f7ff ffb7 	bl	800f99c <_Bfree>
 800fa2e:	4644      	mov	r4, r8
 800fa30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fa34:	3501      	adds	r5, #1
 800fa36:	615f      	str	r7, [r3, #20]
 800fa38:	6125      	str	r5, [r4, #16]
 800fa3a:	4620      	mov	r0, r4
 800fa3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fa40 <__s2b>:
 800fa40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa44:	460c      	mov	r4, r1
 800fa46:	4615      	mov	r5, r2
 800fa48:	461f      	mov	r7, r3
 800fa4a:	2209      	movs	r2, #9
 800fa4c:	3308      	adds	r3, #8
 800fa4e:	4606      	mov	r6, r0
 800fa50:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa54:	2100      	movs	r1, #0
 800fa56:	2201      	movs	r2, #1
 800fa58:	429a      	cmp	r2, r3
 800fa5a:	db20      	blt.n	800fa9e <__s2b+0x5e>
 800fa5c:	4630      	mov	r0, r6
 800fa5e:	f7ff ff69 	bl	800f934 <_Balloc>
 800fa62:	9b08      	ldr	r3, [sp, #32]
 800fa64:	6143      	str	r3, [r0, #20]
 800fa66:	2d09      	cmp	r5, #9
 800fa68:	f04f 0301 	mov.w	r3, #1
 800fa6c:	6103      	str	r3, [r0, #16]
 800fa6e:	dd19      	ble.n	800faa4 <__s2b+0x64>
 800fa70:	f104 0809 	add.w	r8, r4, #9
 800fa74:	46c1      	mov	r9, r8
 800fa76:	442c      	add	r4, r5
 800fa78:	f819 3b01 	ldrb.w	r3, [r9], #1
 800fa7c:	4601      	mov	r1, r0
 800fa7e:	3b30      	subs	r3, #48	; 0x30
 800fa80:	220a      	movs	r2, #10
 800fa82:	4630      	mov	r0, r6
 800fa84:	f7ff ffa1 	bl	800f9ca <__multadd>
 800fa88:	45a1      	cmp	r9, r4
 800fa8a:	d1f5      	bne.n	800fa78 <__s2b+0x38>
 800fa8c:	eb08 0405 	add.w	r4, r8, r5
 800fa90:	3c08      	subs	r4, #8
 800fa92:	1b2d      	subs	r5, r5, r4
 800fa94:	1963      	adds	r3, r4, r5
 800fa96:	42bb      	cmp	r3, r7
 800fa98:	db07      	blt.n	800faaa <__s2b+0x6a>
 800fa9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa9e:	0052      	lsls	r2, r2, #1
 800faa0:	3101      	adds	r1, #1
 800faa2:	e7d9      	b.n	800fa58 <__s2b+0x18>
 800faa4:	340a      	adds	r4, #10
 800faa6:	2509      	movs	r5, #9
 800faa8:	e7f3      	b.n	800fa92 <__s2b+0x52>
 800faaa:	f814 3b01 	ldrb.w	r3, [r4], #1
 800faae:	4601      	mov	r1, r0
 800fab0:	3b30      	subs	r3, #48	; 0x30
 800fab2:	220a      	movs	r2, #10
 800fab4:	4630      	mov	r0, r6
 800fab6:	f7ff ff88 	bl	800f9ca <__multadd>
 800faba:	e7eb      	b.n	800fa94 <__s2b+0x54>

0800fabc <__hi0bits>:
 800fabc:	0c02      	lsrs	r2, r0, #16
 800fabe:	0412      	lsls	r2, r2, #16
 800fac0:	4603      	mov	r3, r0
 800fac2:	b9b2      	cbnz	r2, 800faf2 <__hi0bits+0x36>
 800fac4:	0403      	lsls	r3, r0, #16
 800fac6:	2010      	movs	r0, #16
 800fac8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800facc:	bf04      	itt	eq
 800face:	021b      	lsleq	r3, r3, #8
 800fad0:	3008      	addeq	r0, #8
 800fad2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fad6:	bf04      	itt	eq
 800fad8:	011b      	lsleq	r3, r3, #4
 800fada:	3004      	addeq	r0, #4
 800fadc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fae0:	bf04      	itt	eq
 800fae2:	009b      	lsleq	r3, r3, #2
 800fae4:	3002      	addeq	r0, #2
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	db06      	blt.n	800faf8 <__hi0bits+0x3c>
 800faea:	005b      	lsls	r3, r3, #1
 800faec:	d503      	bpl.n	800faf6 <__hi0bits+0x3a>
 800faee:	3001      	adds	r0, #1
 800faf0:	4770      	bx	lr
 800faf2:	2000      	movs	r0, #0
 800faf4:	e7e8      	b.n	800fac8 <__hi0bits+0xc>
 800faf6:	2020      	movs	r0, #32
 800faf8:	4770      	bx	lr

0800fafa <__lo0bits>:
 800fafa:	6803      	ldr	r3, [r0, #0]
 800fafc:	f013 0207 	ands.w	r2, r3, #7
 800fb00:	4601      	mov	r1, r0
 800fb02:	d00b      	beq.n	800fb1c <__lo0bits+0x22>
 800fb04:	07da      	lsls	r2, r3, #31
 800fb06:	d423      	bmi.n	800fb50 <__lo0bits+0x56>
 800fb08:	0798      	lsls	r0, r3, #30
 800fb0a:	bf49      	itett	mi
 800fb0c:	085b      	lsrmi	r3, r3, #1
 800fb0e:	089b      	lsrpl	r3, r3, #2
 800fb10:	2001      	movmi	r0, #1
 800fb12:	600b      	strmi	r3, [r1, #0]
 800fb14:	bf5c      	itt	pl
 800fb16:	600b      	strpl	r3, [r1, #0]
 800fb18:	2002      	movpl	r0, #2
 800fb1a:	4770      	bx	lr
 800fb1c:	b298      	uxth	r0, r3
 800fb1e:	b9a8      	cbnz	r0, 800fb4c <__lo0bits+0x52>
 800fb20:	0c1b      	lsrs	r3, r3, #16
 800fb22:	2010      	movs	r0, #16
 800fb24:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fb28:	bf04      	itt	eq
 800fb2a:	0a1b      	lsreq	r3, r3, #8
 800fb2c:	3008      	addeq	r0, #8
 800fb2e:	071a      	lsls	r2, r3, #28
 800fb30:	bf04      	itt	eq
 800fb32:	091b      	lsreq	r3, r3, #4
 800fb34:	3004      	addeq	r0, #4
 800fb36:	079a      	lsls	r2, r3, #30
 800fb38:	bf04      	itt	eq
 800fb3a:	089b      	lsreq	r3, r3, #2
 800fb3c:	3002      	addeq	r0, #2
 800fb3e:	07da      	lsls	r2, r3, #31
 800fb40:	d402      	bmi.n	800fb48 <__lo0bits+0x4e>
 800fb42:	085b      	lsrs	r3, r3, #1
 800fb44:	d006      	beq.n	800fb54 <__lo0bits+0x5a>
 800fb46:	3001      	adds	r0, #1
 800fb48:	600b      	str	r3, [r1, #0]
 800fb4a:	4770      	bx	lr
 800fb4c:	4610      	mov	r0, r2
 800fb4e:	e7e9      	b.n	800fb24 <__lo0bits+0x2a>
 800fb50:	2000      	movs	r0, #0
 800fb52:	4770      	bx	lr
 800fb54:	2020      	movs	r0, #32
 800fb56:	4770      	bx	lr

0800fb58 <__i2b>:
 800fb58:	b510      	push	{r4, lr}
 800fb5a:	460c      	mov	r4, r1
 800fb5c:	2101      	movs	r1, #1
 800fb5e:	f7ff fee9 	bl	800f934 <_Balloc>
 800fb62:	2201      	movs	r2, #1
 800fb64:	6144      	str	r4, [r0, #20]
 800fb66:	6102      	str	r2, [r0, #16]
 800fb68:	bd10      	pop	{r4, pc}

0800fb6a <__multiply>:
 800fb6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb6e:	4614      	mov	r4, r2
 800fb70:	690a      	ldr	r2, [r1, #16]
 800fb72:	6923      	ldr	r3, [r4, #16]
 800fb74:	429a      	cmp	r2, r3
 800fb76:	bfb8      	it	lt
 800fb78:	460b      	movlt	r3, r1
 800fb7a:	4688      	mov	r8, r1
 800fb7c:	bfbc      	itt	lt
 800fb7e:	46a0      	movlt	r8, r4
 800fb80:	461c      	movlt	r4, r3
 800fb82:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fb86:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fb8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fb8e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fb92:	eb07 0609 	add.w	r6, r7, r9
 800fb96:	42b3      	cmp	r3, r6
 800fb98:	bfb8      	it	lt
 800fb9a:	3101      	addlt	r1, #1
 800fb9c:	f7ff feca 	bl	800f934 <_Balloc>
 800fba0:	f100 0514 	add.w	r5, r0, #20
 800fba4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800fba8:	462b      	mov	r3, r5
 800fbaa:	2200      	movs	r2, #0
 800fbac:	4573      	cmp	r3, lr
 800fbae:	d316      	bcc.n	800fbde <__multiply+0x74>
 800fbb0:	f104 0214 	add.w	r2, r4, #20
 800fbb4:	f108 0114 	add.w	r1, r8, #20
 800fbb8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800fbbc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800fbc0:	9300      	str	r3, [sp, #0]
 800fbc2:	9b00      	ldr	r3, [sp, #0]
 800fbc4:	9201      	str	r2, [sp, #4]
 800fbc6:	4293      	cmp	r3, r2
 800fbc8:	d80c      	bhi.n	800fbe4 <__multiply+0x7a>
 800fbca:	2e00      	cmp	r6, #0
 800fbcc:	dd03      	ble.n	800fbd6 <__multiply+0x6c>
 800fbce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d05d      	beq.n	800fc92 <__multiply+0x128>
 800fbd6:	6106      	str	r6, [r0, #16]
 800fbd8:	b003      	add	sp, #12
 800fbda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbde:	f843 2b04 	str.w	r2, [r3], #4
 800fbe2:	e7e3      	b.n	800fbac <__multiply+0x42>
 800fbe4:	f8b2 b000 	ldrh.w	fp, [r2]
 800fbe8:	f1bb 0f00 	cmp.w	fp, #0
 800fbec:	d023      	beq.n	800fc36 <__multiply+0xcc>
 800fbee:	4689      	mov	r9, r1
 800fbf0:	46ac      	mov	ip, r5
 800fbf2:	f04f 0800 	mov.w	r8, #0
 800fbf6:	f859 4b04 	ldr.w	r4, [r9], #4
 800fbfa:	f8dc a000 	ldr.w	sl, [ip]
 800fbfe:	b2a3      	uxth	r3, r4
 800fc00:	fa1f fa8a 	uxth.w	sl, sl
 800fc04:	fb0b a303 	mla	r3, fp, r3, sl
 800fc08:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fc0c:	f8dc 4000 	ldr.w	r4, [ip]
 800fc10:	4443      	add	r3, r8
 800fc12:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fc16:	fb0b 840a 	mla	r4, fp, sl, r8
 800fc1a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800fc1e:	46e2      	mov	sl, ip
 800fc20:	b29b      	uxth	r3, r3
 800fc22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fc26:	454f      	cmp	r7, r9
 800fc28:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fc2c:	f84a 3b04 	str.w	r3, [sl], #4
 800fc30:	d82b      	bhi.n	800fc8a <__multiply+0x120>
 800fc32:	f8cc 8004 	str.w	r8, [ip, #4]
 800fc36:	9b01      	ldr	r3, [sp, #4]
 800fc38:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800fc3c:	3204      	adds	r2, #4
 800fc3e:	f1ba 0f00 	cmp.w	sl, #0
 800fc42:	d020      	beq.n	800fc86 <__multiply+0x11c>
 800fc44:	682b      	ldr	r3, [r5, #0]
 800fc46:	4689      	mov	r9, r1
 800fc48:	46a8      	mov	r8, r5
 800fc4a:	f04f 0b00 	mov.w	fp, #0
 800fc4e:	f8b9 c000 	ldrh.w	ip, [r9]
 800fc52:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800fc56:	fb0a 440c 	mla	r4, sl, ip, r4
 800fc5a:	445c      	add	r4, fp
 800fc5c:	46c4      	mov	ip, r8
 800fc5e:	b29b      	uxth	r3, r3
 800fc60:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fc64:	f84c 3b04 	str.w	r3, [ip], #4
 800fc68:	f859 3b04 	ldr.w	r3, [r9], #4
 800fc6c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800fc70:	0c1b      	lsrs	r3, r3, #16
 800fc72:	fb0a b303 	mla	r3, sl, r3, fp
 800fc76:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800fc7a:	454f      	cmp	r7, r9
 800fc7c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800fc80:	d805      	bhi.n	800fc8e <__multiply+0x124>
 800fc82:	f8c8 3004 	str.w	r3, [r8, #4]
 800fc86:	3504      	adds	r5, #4
 800fc88:	e79b      	b.n	800fbc2 <__multiply+0x58>
 800fc8a:	46d4      	mov	ip, sl
 800fc8c:	e7b3      	b.n	800fbf6 <__multiply+0x8c>
 800fc8e:	46e0      	mov	r8, ip
 800fc90:	e7dd      	b.n	800fc4e <__multiply+0xe4>
 800fc92:	3e01      	subs	r6, #1
 800fc94:	e799      	b.n	800fbca <__multiply+0x60>
	...

0800fc98 <__pow5mult>:
 800fc98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc9c:	4615      	mov	r5, r2
 800fc9e:	f012 0203 	ands.w	r2, r2, #3
 800fca2:	4606      	mov	r6, r0
 800fca4:	460f      	mov	r7, r1
 800fca6:	d007      	beq.n	800fcb8 <__pow5mult+0x20>
 800fca8:	3a01      	subs	r2, #1
 800fcaa:	4c21      	ldr	r4, [pc, #132]	; (800fd30 <__pow5mult+0x98>)
 800fcac:	2300      	movs	r3, #0
 800fcae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fcb2:	f7ff fe8a 	bl	800f9ca <__multadd>
 800fcb6:	4607      	mov	r7, r0
 800fcb8:	10ad      	asrs	r5, r5, #2
 800fcba:	d035      	beq.n	800fd28 <__pow5mult+0x90>
 800fcbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fcbe:	b93c      	cbnz	r4, 800fcd0 <__pow5mult+0x38>
 800fcc0:	2010      	movs	r0, #16
 800fcc2:	f7ff fe1d 	bl	800f900 <malloc>
 800fcc6:	6270      	str	r0, [r6, #36]	; 0x24
 800fcc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fccc:	6004      	str	r4, [r0, #0]
 800fcce:	60c4      	str	r4, [r0, #12]
 800fcd0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fcd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fcd8:	b94c      	cbnz	r4, 800fcee <__pow5mult+0x56>
 800fcda:	f240 2171 	movw	r1, #625	; 0x271
 800fcde:	4630      	mov	r0, r6
 800fce0:	f7ff ff3a 	bl	800fb58 <__i2b>
 800fce4:	2300      	movs	r3, #0
 800fce6:	f8c8 0008 	str.w	r0, [r8, #8]
 800fcea:	4604      	mov	r4, r0
 800fcec:	6003      	str	r3, [r0, #0]
 800fcee:	f04f 0800 	mov.w	r8, #0
 800fcf2:	07eb      	lsls	r3, r5, #31
 800fcf4:	d50a      	bpl.n	800fd0c <__pow5mult+0x74>
 800fcf6:	4639      	mov	r1, r7
 800fcf8:	4622      	mov	r2, r4
 800fcfa:	4630      	mov	r0, r6
 800fcfc:	f7ff ff35 	bl	800fb6a <__multiply>
 800fd00:	4639      	mov	r1, r7
 800fd02:	4681      	mov	r9, r0
 800fd04:	4630      	mov	r0, r6
 800fd06:	f7ff fe49 	bl	800f99c <_Bfree>
 800fd0a:	464f      	mov	r7, r9
 800fd0c:	106d      	asrs	r5, r5, #1
 800fd0e:	d00b      	beq.n	800fd28 <__pow5mult+0x90>
 800fd10:	6820      	ldr	r0, [r4, #0]
 800fd12:	b938      	cbnz	r0, 800fd24 <__pow5mult+0x8c>
 800fd14:	4622      	mov	r2, r4
 800fd16:	4621      	mov	r1, r4
 800fd18:	4630      	mov	r0, r6
 800fd1a:	f7ff ff26 	bl	800fb6a <__multiply>
 800fd1e:	6020      	str	r0, [r4, #0]
 800fd20:	f8c0 8000 	str.w	r8, [r0]
 800fd24:	4604      	mov	r4, r0
 800fd26:	e7e4      	b.n	800fcf2 <__pow5mult+0x5a>
 800fd28:	4638      	mov	r0, r7
 800fd2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd2e:	bf00      	nop
 800fd30:	08011298 	.word	0x08011298

0800fd34 <__lshift>:
 800fd34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd38:	460c      	mov	r4, r1
 800fd3a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fd3e:	6923      	ldr	r3, [r4, #16]
 800fd40:	6849      	ldr	r1, [r1, #4]
 800fd42:	eb0a 0903 	add.w	r9, sl, r3
 800fd46:	68a3      	ldr	r3, [r4, #8]
 800fd48:	4607      	mov	r7, r0
 800fd4a:	4616      	mov	r6, r2
 800fd4c:	f109 0501 	add.w	r5, r9, #1
 800fd50:	42ab      	cmp	r3, r5
 800fd52:	db32      	blt.n	800fdba <__lshift+0x86>
 800fd54:	4638      	mov	r0, r7
 800fd56:	f7ff fded 	bl	800f934 <_Balloc>
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	4680      	mov	r8, r0
 800fd5e:	f100 0114 	add.w	r1, r0, #20
 800fd62:	461a      	mov	r2, r3
 800fd64:	4553      	cmp	r3, sl
 800fd66:	db2b      	blt.n	800fdc0 <__lshift+0x8c>
 800fd68:	6920      	ldr	r0, [r4, #16]
 800fd6a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fd6e:	f104 0314 	add.w	r3, r4, #20
 800fd72:	f016 021f 	ands.w	r2, r6, #31
 800fd76:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fd7a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fd7e:	d025      	beq.n	800fdcc <__lshift+0x98>
 800fd80:	f1c2 0e20 	rsb	lr, r2, #32
 800fd84:	2000      	movs	r0, #0
 800fd86:	681e      	ldr	r6, [r3, #0]
 800fd88:	468a      	mov	sl, r1
 800fd8a:	4096      	lsls	r6, r2
 800fd8c:	4330      	orrs	r0, r6
 800fd8e:	f84a 0b04 	str.w	r0, [sl], #4
 800fd92:	f853 0b04 	ldr.w	r0, [r3], #4
 800fd96:	459c      	cmp	ip, r3
 800fd98:	fa20 f00e 	lsr.w	r0, r0, lr
 800fd9c:	d814      	bhi.n	800fdc8 <__lshift+0x94>
 800fd9e:	6048      	str	r0, [r1, #4]
 800fda0:	b108      	cbz	r0, 800fda6 <__lshift+0x72>
 800fda2:	f109 0502 	add.w	r5, r9, #2
 800fda6:	3d01      	subs	r5, #1
 800fda8:	4638      	mov	r0, r7
 800fdaa:	f8c8 5010 	str.w	r5, [r8, #16]
 800fdae:	4621      	mov	r1, r4
 800fdb0:	f7ff fdf4 	bl	800f99c <_Bfree>
 800fdb4:	4640      	mov	r0, r8
 800fdb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdba:	3101      	adds	r1, #1
 800fdbc:	005b      	lsls	r3, r3, #1
 800fdbe:	e7c7      	b.n	800fd50 <__lshift+0x1c>
 800fdc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800fdc4:	3301      	adds	r3, #1
 800fdc6:	e7cd      	b.n	800fd64 <__lshift+0x30>
 800fdc8:	4651      	mov	r1, sl
 800fdca:	e7dc      	b.n	800fd86 <__lshift+0x52>
 800fdcc:	3904      	subs	r1, #4
 800fdce:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdd2:	f841 2f04 	str.w	r2, [r1, #4]!
 800fdd6:	459c      	cmp	ip, r3
 800fdd8:	d8f9      	bhi.n	800fdce <__lshift+0x9a>
 800fdda:	e7e4      	b.n	800fda6 <__lshift+0x72>

0800fddc <__mcmp>:
 800fddc:	6903      	ldr	r3, [r0, #16]
 800fdde:	690a      	ldr	r2, [r1, #16]
 800fde0:	1a9b      	subs	r3, r3, r2
 800fde2:	b530      	push	{r4, r5, lr}
 800fde4:	d10c      	bne.n	800fe00 <__mcmp+0x24>
 800fde6:	0092      	lsls	r2, r2, #2
 800fde8:	3014      	adds	r0, #20
 800fdea:	3114      	adds	r1, #20
 800fdec:	1884      	adds	r4, r0, r2
 800fdee:	4411      	add	r1, r2
 800fdf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fdf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fdf8:	4295      	cmp	r5, r2
 800fdfa:	d003      	beq.n	800fe04 <__mcmp+0x28>
 800fdfc:	d305      	bcc.n	800fe0a <__mcmp+0x2e>
 800fdfe:	2301      	movs	r3, #1
 800fe00:	4618      	mov	r0, r3
 800fe02:	bd30      	pop	{r4, r5, pc}
 800fe04:	42a0      	cmp	r0, r4
 800fe06:	d3f3      	bcc.n	800fdf0 <__mcmp+0x14>
 800fe08:	e7fa      	b.n	800fe00 <__mcmp+0x24>
 800fe0a:	f04f 33ff 	mov.w	r3, #4294967295
 800fe0e:	e7f7      	b.n	800fe00 <__mcmp+0x24>

0800fe10 <__mdiff>:
 800fe10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe14:	460d      	mov	r5, r1
 800fe16:	4607      	mov	r7, r0
 800fe18:	4611      	mov	r1, r2
 800fe1a:	4628      	mov	r0, r5
 800fe1c:	4614      	mov	r4, r2
 800fe1e:	f7ff ffdd 	bl	800fddc <__mcmp>
 800fe22:	1e06      	subs	r6, r0, #0
 800fe24:	d108      	bne.n	800fe38 <__mdiff+0x28>
 800fe26:	4631      	mov	r1, r6
 800fe28:	4638      	mov	r0, r7
 800fe2a:	f7ff fd83 	bl	800f934 <_Balloc>
 800fe2e:	2301      	movs	r3, #1
 800fe30:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800fe34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe38:	bfa4      	itt	ge
 800fe3a:	4623      	movge	r3, r4
 800fe3c:	462c      	movge	r4, r5
 800fe3e:	4638      	mov	r0, r7
 800fe40:	6861      	ldr	r1, [r4, #4]
 800fe42:	bfa6      	itte	ge
 800fe44:	461d      	movge	r5, r3
 800fe46:	2600      	movge	r6, #0
 800fe48:	2601      	movlt	r6, #1
 800fe4a:	f7ff fd73 	bl	800f934 <_Balloc>
 800fe4e:	692b      	ldr	r3, [r5, #16]
 800fe50:	60c6      	str	r6, [r0, #12]
 800fe52:	6926      	ldr	r6, [r4, #16]
 800fe54:	f105 0914 	add.w	r9, r5, #20
 800fe58:	f104 0214 	add.w	r2, r4, #20
 800fe5c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800fe60:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800fe64:	f100 0514 	add.w	r5, r0, #20
 800fe68:	f04f 0e00 	mov.w	lr, #0
 800fe6c:	f852 ab04 	ldr.w	sl, [r2], #4
 800fe70:	f859 4b04 	ldr.w	r4, [r9], #4
 800fe74:	fa1e f18a 	uxtah	r1, lr, sl
 800fe78:	b2a3      	uxth	r3, r4
 800fe7a:	1ac9      	subs	r1, r1, r3
 800fe7c:	0c23      	lsrs	r3, r4, #16
 800fe7e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800fe82:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fe86:	b289      	uxth	r1, r1
 800fe88:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800fe8c:	45c8      	cmp	r8, r9
 800fe8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800fe92:	4694      	mov	ip, r2
 800fe94:	f845 3b04 	str.w	r3, [r5], #4
 800fe98:	d8e8      	bhi.n	800fe6c <__mdiff+0x5c>
 800fe9a:	45bc      	cmp	ip, r7
 800fe9c:	d304      	bcc.n	800fea8 <__mdiff+0x98>
 800fe9e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fea2:	b183      	cbz	r3, 800fec6 <__mdiff+0xb6>
 800fea4:	6106      	str	r6, [r0, #16]
 800fea6:	e7c5      	b.n	800fe34 <__mdiff+0x24>
 800fea8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800feac:	fa1e f381 	uxtah	r3, lr, r1
 800feb0:	141a      	asrs	r2, r3, #16
 800feb2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800feb6:	b29b      	uxth	r3, r3
 800feb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800febc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800fec0:	f845 3b04 	str.w	r3, [r5], #4
 800fec4:	e7e9      	b.n	800fe9a <__mdiff+0x8a>
 800fec6:	3e01      	subs	r6, #1
 800fec8:	e7e9      	b.n	800fe9e <__mdiff+0x8e>
	...

0800fecc <__ulp>:
 800fecc:	4b12      	ldr	r3, [pc, #72]	; (800ff18 <__ulp+0x4c>)
 800fece:	ee10 2a90 	vmov	r2, s1
 800fed2:	401a      	ands	r2, r3
 800fed4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800fed8:	2b00      	cmp	r3, #0
 800feda:	dd04      	ble.n	800fee6 <__ulp+0x1a>
 800fedc:	2000      	movs	r0, #0
 800fede:	4619      	mov	r1, r3
 800fee0:	ec41 0b10 	vmov	d0, r0, r1
 800fee4:	4770      	bx	lr
 800fee6:	425b      	negs	r3, r3
 800fee8:	151b      	asrs	r3, r3, #20
 800feea:	2b13      	cmp	r3, #19
 800feec:	f04f 0000 	mov.w	r0, #0
 800fef0:	f04f 0100 	mov.w	r1, #0
 800fef4:	dc04      	bgt.n	800ff00 <__ulp+0x34>
 800fef6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fefa:	fa42 f103 	asr.w	r1, r2, r3
 800fefe:	e7ef      	b.n	800fee0 <__ulp+0x14>
 800ff00:	3b14      	subs	r3, #20
 800ff02:	2b1e      	cmp	r3, #30
 800ff04:	f04f 0201 	mov.w	r2, #1
 800ff08:	bfda      	itte	le
 800ff0a:	f1c3 031f 	rsble	r3, r3, #31
 800ff0e:	fa02 f303 	lslle.w	r3, r2, r3
 800ff12:	4613      	movgt	r3, r2
 800ff14:	4618      	mov	r0, r3
 800ff16:	e7e3      	b.n	800fee0 <__ulp+0x14>
 800ff18:	7ff00000 	.word	0x7ff00000

0800ff1c <__b2d>:
 800ff1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff1e:	6905      	ldr	r5, [r0, #16]
 800ff20:	f100 0714 	add.w	r7, r0, #20
 800ff24:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ff28:	1f2e      	subs	r6, r5, #4
 800ff2a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ff2e:	4620      	mov	r0, r4
 800ff30:	f7ff fdc4 	bl	800fabc <__hi0bits>
 800ff34:	f1c0 0320 	rsb	r3, r0, #32
 800ff38:	280a      	cmp	r0, #10
 800ff3a:	600b      	str	r3, [r1, #0]
 800ff3c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800ffb4 <__b2d+0x98>
 800ff40:	dc14      	bgt.n	800ff6c <__b2d+0x50>
 800ff42:	f1c0 0e0b 	rsb	lr, r0, #11
 800ff46:	fa24 f10e 	lsr.w	r1, r4, lr
 800ff4a:	42b7      	cmp	r7, r6
 800ff4c:	ea41 030c 	orr.w	r3, r1, ip
 800ff50:	bf34      	ite	cc
 800ff52:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ff56:	2100      	movcs	r1, #0
 800ff58:	3015      	adds	r0, #21
 800ff5a:	fa04 f000 	lsl.w	r0, r4, r0
 800ff5e:	fa21 f10e 	lsr.w	r1, r1, lr
 800ff62:	ea40 0201 	orr.w	r2, r0, r1
 800ff66:	ec43 2b10 	vmov	d0, r2, r3
 800ff6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff6c:	42b7      	cmp	r7, r6
 800ff6e:	bf3a      	itte	cc
 800ff70:	f1a5 0608 	subcc.w	r6, r5, #8
 800ff74:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ff78:	2100      	movcs	r1, #0
 800ff7a:	380b      	subs	r0, #11
 800ff7c:	d015      	beq.n	800ffaa <__b2d+0x8e>
 800ff7e:	4084      	lsls	r4, r0
 800ff80:	f1c0 0520 	rsb	r5, r0, #32
 800ff84:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800ff88:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800ff8c:	42be      	cmp	r6, r7
 800ff8e:	fa21 fc05 	lsr.w	ip, r1, r5
 800ff92:	ea44 030c 	orr.w	r3, r4, ip
 800ff96:	bf8c      	ite	hi
 800ff98:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ff9c:	2400      	movls	r4, #0
 800ff9e:	fa01 f000 	lsl.w	r0, r1, r0
 800ffa2:	40ec      	lsrs	r4, r5
 800ffa4:	ea40 0204 	orr.w	r2, r0, r4
 800ffa8:	e7dd      	b.n	800ff66 <__b2d+0x4a>
 800ffaa:	ea44 030c 	orr.w	r3, r4, ip
 800ffae:	460a      	mov	r2, r1
 800ffb0:	e7d9      	b.n	800ff66 <__b2d+0x4a>
 800ffb2:	bf00      	nop
 800ffb4:	3ff00000 	.word	0x3ff00000

0800ffb8 <__d2b>:
 800ffb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ffbc:	460e      	mov	r6, r1
 800ffbe:	2101      	movs	r1, #1
 800ffc0:	ec59 8b10 	vmov	r8, r9, d0
 800ffc4:	4615      	mov	r5, r2
 800ffc6:	f7ff fcb5 	bl	800f934 <_Balloc>
 800ffca:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ffce:	4607      	mov	r7, r0
 800ffd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ffd4:	bb34      	cbnz	r4, 8010024 <__d2b+0x6c>
 800ffd6:	9301      	str	r3, [sp, #4]
 800ffd8:	f1b8 0300 	subs.w	r3, r8, #0
 800ffdc:	d027      	beq.n	801002e <__d2b+0x76>
 800ffde:	a802      	add	r0, sp, #8
 800ffe0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ffe4:	f7ff fd89 	bl	800fafa <__lo0bits>
 800ffe8:	9900      	ldr	r1, [sp, #0]
 800ffea:	b1f0      	cbz	r0, 801002a <__d2b+0x72>
 800ffec:	9a01      	ldr	r2, [sp, #4]
 800ffee:	f1c0 0320 	rsb	r3, r0, #32
 800fff2:	fa02 f303 	lsl.w	r3, r2, r3
 800fff6:	430b      	orrs	r3, r1
 800fff8:	40c2      	lsrs	r2, r0
 800fffa:	617b      	str	r3, [r7, #20]
 800fffc:	9201      	str	r2, [sp, #4]
 800fffe:	9b01      	ldr	r3, [sp, #4]
 8010000:	61bb      	str	r3, [r7, #24]
 8010002:	2b00      	cmp	r3, #0
 8010004:	bf14      	ite	ne
 8010006:	2102      	movne	r1, #2
 8010008:	2101      	moveq	r1, #1
 801000a:	6139      	str	r1, [r7, #16]
 801000c:	b1c4      	cbz	r4, 8010040 <__d2b+0x88>
 801000e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010012:	4404      	add	r4, r0
 8010014:	6034      	str	r4, [r6, #0]
 8010016:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801001a:	6028      	str	r0, [r5, #0]
 801001c:	4638      	mov	r0, r7
 801001e:	b003      	add	sp, #12
 8010020:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010024:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010028:	e7d5      	b.n	800ffd6 <__d2b+0x1e>
 801002a:	6179      	str	r1, [r7, #20]
 801002c:	e7e7      	b.n	800fffe <__d2b+0x46>
 801002e:	a801      	add	r0, sp, #4
 8010030:	f7ff fd63 	bl	800fafa <__lo0bits>
 8010034:	9b01      	ldr	r3, [sp, #4]
 8010036:	617b      	str	r3, [r7, #20]
 8010038:	2101      	movs	r1, #1
 801003a:	6139      	str	r1, [r7, #16]
 801003c:	3020      	adds	r0, #32
 801003e:	e7e5      	b.n	801000c <__d2b+0x54>
 8010040:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010044:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010048:	6030      	str	r0, [r6, #0]
 801004a:	6918      	ldr	r0, [r3, #16]
 801004c:	f7ff fd36 	bl	800fabc <__hi0bits>
 8010050:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010054:	e7e1      	b.n	801001a <__d2b+0x62>

08010056 <__ratio>:
 8010056:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801005a:	4688      	mov	r8, r1
 801005c:	4669      	mov	r1, sp
 801005e:	4681      	mov	r9, r0
 8010060:	f7ff ff5c 	bl	800ff1c <__b2d>
 8010064:	a901      	add	r1, sp, #4
 8010066:	4640      	mov	r0, r8
 8010068:	ec57 6b10 	vmov	r6, r7, d0
 801006c:	f7ff ff56 	bl	800ff1c <__b2d>
 8010070:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010074:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010078:	eba3 0c02 	sub.w	ip, r3, r2
 801007c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010080:	1a9b      	subs	r3, r3, r2
 8010082:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010086:	ec5b ab10 	vmov	sl, fp, d0
 801008a:	2b00      	cmp	r3, #0
 801008c:	bfce      	itee	gt
 801008e:	463a      	movgt	r2, r7
 8010090:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010094:	465a      	movle	r2, fp
 8010096:	4659      	mov	r1, fp
 8010098:	463d      	mov	r5, r7
 801009a:	bfd4      	ite	le
 801009c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80100a0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80100a4:	4630      	mov	r0, r6
 80100a6:	ee10 2a10 	vmov	r2, s0
 80100aa:	460b      	mov	r3, r1
 80100ac:	4629      	mov	r1, r5
 80100ae:	f7f0 fbcd 	bl	800084c <__aeabi_ddiv>
 80100b2:	ec41 0b10 	vmov	d0, r0, r1
 80100b6:	b003      	add	sp, #12
 80100b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080100bc <__copybits>:
 80100bc:	3901      	subs	r1, #1
 80100be:	b510      	push	{r4, lr}
 80100c0:	1149      	asrs	r1, r1, #5
 80100c2:	6914      	ldr	r4, [r2, #16]
 80100c4:	3101      	adds	r1, #1
 80100c6:	f102 0314 	add.w	r3, r2, #20
 80100ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80100ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80100d2:	42a3      	cmp	r3, r4
 80100d4:	4602      	mov	r2, r0
 80100d6:	d303      	bcc.n	80100e0 <__copybits+0x24>
 80100d8:	2300      	movs	r3, #0
 80100da:	428a      	cmp	r2, r1
 80100dc:	d305      	bcc.n	80100ea <__copybits+0x2e>
 80100de:	bd10      	pop	{r4, pc}
 80100e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80100e4:	f840 2b04 	str.w	r2, [r0], #4
 80100e8:	e7f3      	b.n	80100d2 <__copybits+0x16>
 80100ea:	f842 3b04 	str.w	r3, [r2], #4
 80100ee:	e7f4      	b.n	80100da <__copybits+0x1e>

080100f0 <__any_on>:
 80100f0:	f100 0214 	add.w	r2, r0, #20
 80100f4:	6900      	ldr	r0, [r0, #16]
 80100f6:	114b      	asrs	r3, r1, #5
 80100f8:	4298      	cmp	r0, r3
 80100fa:	b510      	push	{r4, lr}
 80100fc:	db11      	blt.n	8010122 <__any_on+0x32>
 80100fe:	dd0a      	ble.n	8010116 <__any_on+0x26>
 8010100:	f011 011f 	ands.w	r1, r1, #31
 8010104:	d007      	beq.n	8010116 <__any_on+0x26>
 8010106:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801010a:	fa24 f001 	lsr.w	r0, r4, r1
 801010e:	fa00 f101 	lsl.w	r1, r0, r1
 8010112:	428c      	cmp	r4, r1
 8010114:	d10b      	bne.n	801012e <__any_on+0x3e>
 8010116:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801011a:	4293      	cmp	r3, r2
 801011c:	d803      	bhi.n	8010126 <__any_on+0x36>
 801011e:	2000      	movs	r0, #0
 8010120:	bd10      	pop	{r4, pc}
 8010122:	4603      	mov	r3, r0
 8010124:	e7f7      	b.n	8010116 <__any_on+0x26>
 8010126:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801012a:	2900      	cmp	r1, #0
 801012c:	d0f5      	beq.n	801011a <__any_on+0x2a>
 801012e:	2001      	movs	r0, #1
 8010130:	e7f6      	b.n	8010120 <__any_on+0x30>

08010132 <_calloc_r>:
 8010132:	b538      	push	{r3, r4, r5, lr}
 8010134:	fb02 f401 	mul.w	r4, r2, r1
 8010138:	4621      	mov	r1, r4
 801013a:	f000 f857 	bl	80101ec <_malloc_r>
 801013e:	4605      	mov	r5, r0
 8010140:	b118      	cbz	r0, 801014a <_calloc_r+0x18>
 8010142:	4622      	mov	r2, r4
 8010144:	2100      	movs	r1, #0
 8010146:	f7fc fa24 	bl	800c592 <memset>
 801014a:	4628      	mov	r0, r5
 801014c:	bd38      	pop	{r3, r4, r5, pc}
	...

08010150 <_free_r>:
 8010150:	b538      	push	{r3, r4, r5, lr}
 8010152:	4605      	mov	r5, r0
 8010154:	2900      	cmp	r1, #0
 8010156:	d045      	beq.n	80101e4 <_free_r+0x94>
 8010158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801015c:	1f0c      	subs	r4, r1, #4
 801015e:	2b00      	cmp	r3, #0
 8010160:	bfb8      	it	lt
 8010162:	18e4      	addlt	r4, r4, r3
 8010164:	f000 fc0f 	bl	8010986 <__malloc_lock>
 8010168:	4a1f      	ldr	r2, [pc, #124]	; (80101e8 <_free_r+0x98>)
 801016a:	6813      	ldr	r3, [r2, #0]
 801016c:	4610      	mov	r0, r2
 801016e:	b933      	cbnz	r3, 801017e <_free_r+0x2e>
 8010170:	6063      	str	r3, [r4, #4]
 8010172:	6014      	str	r4, [r2, #0]
 8010174:	4628      	mov	r0, r5
 8010176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801017a:	f000 bc05 	b.w	8010988 <__malloc_unlock>
 801017e:	42a3      	cmp	r3, r4
 8010180:	d90c      	bls.n	801019c <_free_r+0x4c>
 8010182:	6821      	ldr	r1, [r4, #0]
 8010184:	1862      	adds	r2, r4, r1
 8010186:	4293      	cmp	r3, r2
 8010188:	bf04      	itt	eq
 801018a:	681a      	ldreq	r2, [r3, #0]
 801018c:	685b      	ldreq	r3, [r3, #4]
 801018e:	6063      	str	r3, [r4, #4]
 8010190:	bf04      	itt	eq
 8010192:	1852      	addeq	r2, r2, r1
 8010194:	6022      	streq	r2, [r4, #0]
 8010196:	6004      	str	r4, [r0, #0]
 8010198:	e7ec      	b.n	8010174 <_free_r+0x24>
 801019a:	4613      	mov	r3, r2
 801019c:	685a      	ldr	r2, [r3, #4]
 801019e:	b10a      	cbz	r2, 80101a4 <_free_r+0x54>
 80101a0:	42a2      	cmp	r2, r4
 80101a2:	d9fa      	bls.n	801019a <_free_r+0x4a>
 80101a4:	6819      	ldr	r1, [r3, #0]
 80101a6:	1858      	adds	r0, r3, r1
 80101a8:	42a0      	cmp	r0, r4
 80101aa:	d10b      	bne.n	80101c4 <_free_r+0x74>
 80101ac:	6820      	ldr	r0, [r4, #0]
 80101ae:	4401      	add	r1, r0
 80101b0:	1858      	adds	r0, r3, r1
 80101b2:	4282      	cmp	r2, r0
 80101b4:	6019      	str	r1, [r3, #0]
 80101b6:	d1dd      	bne.n	8010174 <_free_r+0x24>
 80101b8:	6810      	ldr	r0, [r2, #0]
 80101ba:	6852      	ldr	r2, [r2, #4]
 80101bc:	605a      	str	r2, [r3, #4]
 80101be:	4401      	add	r1, r0
 80101c0:	6019      	str	r1, [r3, #0]
 80101c2:	e7d7      	b.n	8010174 <_free_r+0x24>
 80101c4:	d902      	bls.n	80101cc <_free_r+0x7c>
 80101c6:	230c      	movs	r3, #12
 80101c8:	602b      	str	r3, [r5, #0]
 80101ca:	e7d3      	b.n	8010174 <_free_r+0x24>
 80101cc:	6820      	ldr	r0, [r4, #0]
 80101ce:	1821      	adds	r1, r4, r0
 80101d0:	428a      	cmp	r2, r1
 80101d2:	bf04      	itt	eq
 80101d4:	6811      	ldreq	r1, [r2, #0]
 80101d6:	6852      	ldreq	r2, [r2, #4]
 80101d8:	6062      	str	r2, [r4, #4]
 80101da:	bf04      	itt	eq
 80101dc:	1809      	addeq	r1, r1, r0
 80101de:	6021      	streq	r1, [r4, #0]
 80101e0:	605c      	str	r4, [r3, #4]
 80101e2:	e7c7      	b.n	8010174 <_free_r+0x24>
 80101e4:	bd38      	pop	{r3, r4, r5, pc}
 80101e6:	bf00      	nop
 80101e8:	20018638 	.word	0x20018638

080101ec <_malloc_r>:
 80101ec:	b570      	push	{r4, r5, r6, lr}
 80101ee:	1ccd      	adds	r5, r1, #3
 80101f0:	f025 0503 	bic.w	r5, r5, #3
 80101f4:	3508      	adds	r5, #8
 80101f6:	2d0c      	cmp	r5, #12
 80101f8:	bf38      	it	cc
 80101fa:	250c      	movcc	r5, #12
 80101fc:	2d00      	cmp	r5, #0
 80101fe:	4606      	mov	r6, r0
 8010200:	db01      	blt.n	8010206 <_malloc_r+0x1a>
 8010202:	42a9      	cmp	r1, r5
 8010204:	d903      	bls.n	801020e <_malloc_r+0x22>
 8010206:	230c      	movs	r3, #12
 8010208:	6033      	str	r3, [r6, #0]
 801020a:	2000      	movs	r0, #0
 801020c:	bd70      	pop	{r4, r5, r6, pc}
 801020e:	f000 fbba 	bl	8010986 <__malloc_lock>
 8010212:	4a21      	ldr	r2, [pc, #132]	; (8010298 <_malloc_r+0xac>)
 8010214:	6814      	ldr	r4, [r2, #0]
 8010216:	4621      	mov	r1, r4
 8010218:	b991      	cbnz	r1, 8010240 <_malloc_r+0x54>
 801021a:	4c20      	ldr	r4, [pc, #128]	; (801029c <_malloc_r+0xb0>)
 801021c:	6823      	ldr	r3, [r4, #0]
 801021e:	b91b      	cbnz	r3, 8010228 <_malloc_r+0x3c>
 8010220:	4630      	mov	r0, r6
 8010222:	f000 facf 	bl	80107c4 <_sbrk_r>
 8010226:	6020      	str	r0, [r4, #0]
 8010228:	4629      	mov	r1, r5
 801022a:	4630      	mov	r0, r6
 801022c:	f000 faca 	bl	80107c4 <_sbrk_r>
 8010230:	1c43      	adds	r3, r0, #1
 8010232:	d124      	bne.n	801027e <_malloc_r+0x92>
 8010234:	230c      	movs	r3, #12
 8010236:	6033      	str	r3, [r6, #0]
 8010238:	4630      	mov	r0, r6
 801023a:	f000 fba5 	bl	8010988 <__malloc_unlock>
 801023e:	e7e4      	b.n	801020a <_malloc_r+0x1e>
 8010240:	680b      	ldr	r3, [r1, #0]
 8010242:	1b5b      	subs	r3, r3, r5
 8010244:	d418      	bmi.n	8010278 <_malloc_r+0x8c>
 8010246:	2b0b      	cmp	r3, #11
 8010248:	d90f      	bls.n	801026a <_malloc_r+0x7e>
 801024a:	600b      	str	r3, [r1, #0]
 801024c:	50cd      	str	r5, [r1, r3]
 801024e:	18cc      	adds	r4, r1, r3
 8010250:	4630      	mov	r0, r6
 8010252:	f000 fb99 	bl	8010988 <__malloc_unlock>
 8010256:	f104 000b 	add.w	r0, r4, #11
 801025a:	1d23      	adds	r3, r4, #4
 801025c:	f020 0007 	bic.w	r0, r0, #7
 8010260:	1ac3      	subs	r3, r0, r3
 8010262:	d0d3      	beq.n	801020c <_malloc_r+0x20>
 8010264:	425a      	negs	r2, r3
 8010266:	50e2      	str	r2, [r4, r3]
 8010268:	e7d0      	b.n	801020c <_malloc_r+0x20>
 801026a:	428c      	cmp	r4, r1
 801026c:	684b      	ldr	r3, [r1, #4]
 801026e:	bf16      	itet	ne
 8010270:	6063      	strne	r3, [r4, #4]
 8010272:	6013      	streq	r3, [r2, #0]
 8010274:	460c      	movne	r4, r1
 8010276:	e7eb      	b.n	8010250 <_malloc_r+0x64>
 8010278:	460c      	mov	r4, r1
 801027a:	6849      	ldr	r1, [r1, #4]
 801027c:	e7cc      	b.n	8010218 <_malloc_r+0x2c>
 801027e:	1cc4      	adds	r4, r0, #3
 8010280:	f024 0403 	bic.w	r4, r4, #3
 8010284:	42a0      	cmp	r0, r4
 8010286:	d005      	beq.n	8010294 <_malloc_r+0xa8>
 8010288:	1a21      	subs	r1, r4, r0
 801028a:	4630      	mov	r0, r6
 801028c:	f000 fa9a 	bl	80107c4 <_sbrk_r>
 8010290:	3001      	adds	r0, #1
 8010292:	d0cf      	beq.n	8010234 <_malloc_r+0x48>
 8010294:	6025      	str	r5, [r4, #0]
 8010296:	e7db      	b.n	8010250 <_malloc_r+0x64>
 8010298:	20018638 	.word	0x20018638
 801029c:	2001863c 	.word	0x2001863c

080102a0 <__ssputs_r>:
 80102a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102a4:	688e      	ldr	r6, [r1, #8]
 80102a6:	429e      	cmp	r6, r3
 80102a8:	4682      	mov	sl, r0
 80102aa:	460c      	mov	r4, r1
 80102ac:	4690      	mov	r8, r2
 80102ae:	4699      	mov	r9, r3
 80102b0:	d837      	bhi.n	8010322 <__ssputs_r+0x82>
 80102b2:	898a      	ldrh	r2, [r1, #12]
 80102b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80102b8:	d031      	beq.n	801031e <__ssputs_r+0x7e>
 80102ba:	6825      	ldr	r5, [r4, #0]
 80102bc:	6909      	ldr	r1, [r1, #16]
 80102be:	1a6f      	subs	r7, r5, r1
 80102c0:	6965      	ldr	r5, [r4, #20]
 80102c2:	2302      	movs	r3, #2
 80102c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80102c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80102cc:	f109 0301 	add.w	r3, r9, #1
 80102d0:	443b      	add	r3, r7
 80102d2:	429d      	cmp	r5, r3
 80102d4:	bf38      	it	cc
 80102d6:	461d      	movcc	r5, r3
 80102d8:	0553      	lsls	r3, r2, #21
 80102da:	d530      	bpl.n	801033e <__ssputs_r+0x9e>
 80102dc:	4629      	mov	r1, r5
 80102de:	f7ff ff85 	bl	80101ec <_malloc_r>
 80102e2:	4606      	mov	r6, r0
 80102e4:	b950      	cbnz	r0, 80102fc <__ssputs_r+0x5c>
 80102e6:	230c      	movs	r3, #12
 80102e8:	f8ca 3000 	str.w	r3, [sl]
 80102ec:	89a3      	ldrh	r3, [r4, #12]
 80102ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102f2:	81a3      	strh	r3, [r4, #12]
 80102f4:	f04f 30ff 	mov.w	r0, #4294967295
 80102f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102fc:	463a      	mov	r2, r7
 80102fe:	6921      	ldr	r1, [r4, #16]
 8010300:	f7fc f93c 	bl	800c57c <memcpy>
 8010304:	89a3      	ldrh	r3, [r4, #12]
 8010306:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801030a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801030e:	81a3      	strh	r3, [r4, #12]
 8010310:	6126      	str	r6, [r4, #16]
 8010312:	6165      	str	r5, [r4, #20]
 8010314:	443e      	add	r6, r7
 8010316:	1bed      	subs	r5, r5, r7
 8010318:	6026      	str	r6, [r4, #0]
 801031a:	60a5      	str	r5, [r4, #8]
 801031c:	464e      	mov	r6, r9
 801031e:	454e      	cmp	r6, r9
 8010320:	d900      	bls.n	8010324 <__ssputs_r+0x84>
 8010322:	464e      	mov	r6, r9
 8010324:	4632      	mov	r2, r6
 8010326:	4641      	mov	r1, r8
 8010328:	6820      	ldr	r0, [r4, #0]
 801032a:	f000 fb13 	bl	8010954 <memmove>
 801032e:	68a3      	ldr	r3, [r4, #8]
 8010330:	1b9b      	subs	r3, r3, r6
 8010332:	60a3      	str	r3, [r4, #8]
 8010334:	6823      	ldr	r3, [r4, #0]
 8010336:	441e      	add	r6, r3
 8010338:	6026      	str	r6, [r4, #0]
 801033a:	2000      	movs	r0, #0
 801033c:	e7dc      	b.n	80102f8 <__ssputs_r+0x58>
 801033e:	462a      	mov	r2, r5
 8010340:	f000 fb23 	bl	801098a <_realloc_r>
 8010344:	4606      	mov	r6, r0
 8010346:	2800      	cmp	r0, #0
 8010348:	d1e2      	bne.n	8010310 <__ssputs_r+0x70>
 801034a:	6921      	ldr	r1, [r4, #16]
 801034c:	4650      	mov	r0, sl
 801034e:	f7ff feff 	bl	8010150 <_free_r>
 8010352:	e7c8      	b.n	80102e6 <__ssputs_r+0x46>

08010354 <_svfiprintf_r>:
 8010354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010358:	461d      	mov	r5, r3
 801035a:	898b      	ldrh	r3, [r1, #12]
 801035c:	061f      	lsls	r7, r3, #24
 801035e:	b09d      	sub	sp, #116	; 0x74
 8010360:	4680      	mov	r8, r0
 8010362:	460c      	mov	r4, r1
 8010364:	4616      	mov	r6, r2
 8010366:	d50f      	bpl.n	8010388 <_svfiprintf_r+0x34>
 8010368:	690b      	ldr	r3, [r1, #16]
 801036a:	b96b      	cbnz	r3, 8010388 <_svfiprintf_r+0x34>
 801036c:	2140      	movs	r1, #64	; 0x40
 801036e:	f7ff ff3d 	bl	80101ec <_malloc_r>
 8010372:	6020      	str	r0, [r4, #0]
 8010374:	6120      	str	r0, [r4, #16]
 8010376:	b928      	cbnz	r0, 8010384 <_svfiprintf_r+0x30>
 8010378:	230c      	movs	r3, #12
 801037a:	f8c8 3000 	str.w	r3, [r8]
 801037e:	f04f 30ff 	mov.w	r0, #4294967295
 8010382:	e0c8      	b.n	8010516 <_svfiprintf_r+0x1c2>
 8010384:	2340      	movs	r3, #64	; 0x40
 8010386:	6163      	str	r3, [r4, #20]
 8010388:	2300      	movs	r3, #0
 801038a:	9309      	str	r3, [sp, #36]	; 0x24
 801038c:	2320      	movs	r3, #32
 801038e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010392:	2330      	movs	r3, #48	; 0x30
 8010394:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010398:	9503      	str	r5, [sp, #12]
 801039a:	f04f 0b01 	mov.w	fp, #1
 801039e:	4637      	mov	r7, r6
 80103a0:	463d      	mov	r5, r7
 80103a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80103a6:	b10b      	cbz	r3, 80103ac <_svfiprintf_r+0x58>
 80103a8:	2b25      	cmp	r3, #37	; 0x25
 80103aa:	d13e      	bne.n	801042a <_svfiprintf_r+0xd6>
 80103ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80103b0:	d00b      	beq.n	80103ca <_svfiprintf_r+0x76>
 80103b2:	4653      	mov	r3, sl
 80103b4:	4632      	mov	r2, r6
 80103b6:	4621      	mov	r1, r4
 80103b8:	4640      	mov	r0, r8
 80103ba:	f7ff ff71 	bl	80102a0 <__ssputs_r>
 80103be:	3001      	adds	r0, #1
 80103c0:	f000 80a4 	beq.w	801050c <_svfiprintf_r+0x1b8>
 80103c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103c6:	4453      	add	r3, sl
 80103c8:	9309      	str	r3, [sp, #36]	; 0x24
 80103ca:	783b      	ldrb	r3, [r7, #0]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	f000 809d 	beq.w	801050c <_svfiprintf_r+0x1b8>
 80103d2:	2300      	movs	r3, #0
 80103d4:	f04f 32ff 	mov.w	r2, #4294967295
 80103d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103dc:	9304      	str	r3, [sp, #16]
 80103de:	9307      	str	r3, [sp, #28]
 80103e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80103e4:	931a      	str	r3, [sp, #104]	; 0x68
 80103e6:	462f      	mov	r7, r5
 80103e8:	2205      	movs	r2, #5
 80103ea:	f817 1b01 	ldrb.w	r1, [r7], #1
 80103ee:	4850      	ldr	r0, [pc, #320]	; (8010530 <_svfiprintf_r+0x1dc>)
 80103f0:	f7ef fef6 	bl	80001e0 <memchr>
 80103f4:	9b04      	ldr	r3, [sp, #16]
 80103f6:	b9d0      	cbnz	r0, 801042e <_svfiprintf_r+0xda>
 80103f8:	06d9      	lsls	r1, r3, #27
 80103fa:	bf44      	itt	mi
 80103fc:	2220      	movmi	r2, #32
 80103fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010402:	071a      	lsls	r2, r3, #28
 8010404:	bf44      	itt	mi
 8010406:	222b      	movmi	r2, #43	; 0x2b
 8010408:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801040c:	782a      	ldrb	r2, [r5, #0]
 801040e:	2a2a      	cmp	r2, #42	; 0x2a
 8010410:	d015      	beq.n	801043e <_svfiprintf_r+0xea>
 8010412:	9a07      	ldr	r2, [sp, #28]
 8010414:	462f      	mov	r7, r5
 8010416:	2000      	movs	r0, #0
 8010418:	250a      	movs	r5, #10
 801041a:	4639      	mov	r1, r7
 801041c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010420:	3b30      	subs	r3, #48	; 0x30
 8010422:	2b09      	cmp	r3, #9
 8010424:	d94d      	bls.n	80104c2 <_svfiprintf_r+0x16e>
 8010426:	b1b8      	cbz	r0, 8010458 <_svfiprintf_r+0x104>
 8010428:	e00f      	b.n	801044a <_svfiprintf_r+0xf6>
 801042a:	462f      	mov	r7, r5
 801042c:	e7b8      	b.n	80103a0 <_svfiprintf_r+0x4c>
 801042e:	4a40      	ldr	r2, [pc, #256]	; (8010530 <_svfiprintf_r+0x1dc>)
 8010430:	1a80      	subs	r0, r0, r2
 8010432:	fa0b f000 	lsl.w	r0, fp, r0
 8010436:	4318      	orrs	r0, r3
 8010438:	9004      	str	r0, [sp, #16]
 801043a:	463d      	mov	r5, r7
 801043c:	e7d3      	b.n	80103e6 <_svfiprintf_r+0x92>
 801043e:	9a03      	ldr	r2, [sp, #12]
 8010440:	1d11      	adds	r1, r2, #4
 8010442:	6812      	ldr	r2, [r2, #0]
 8010444:	9103      	str	r1, [sp, #12]
 8010446:	2a00      	cmp	r2, #0
 8010448:	db01      	blt.n	801044e <_svfiprintf_r+0xfa>
 801044a:	9207      	str	r2, [sp, #28]
 801044c:	e004      	b.n	8010458 <_svfiprintf_r+0x104>
 801044e:	4252      	negs	r2, r2
 8010450:	f043 0302 	orr.w	r3, r3, #2
 8010454:	9207      	str	r2, [sp, #28]
 8010456:	9304      	str	r3, [sp, #16]
 8010458:	783b      	ldrb	r3, [r7, #0]
 801045a:	2b2e      	cmp	r3, #46	; 0x2e
 801045c:	d10c      	bne.n	8010478 <_svfiprintf_r+0x124>
 801045e:	787b      	ldrb	r3, [r7, #1]
 8010460:	2b2a      	cmp	r3, #42	; 0x2a
 8010462:	d133      	bne.n	80104cc <_svfiprintf_r+0x178>
 8010464:	9b03      	ldr	r3, [sp, #12]
 8010466:	1d1a      	adds	r2, r3, #4
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	9203      	str	r2, [sp, #12]
 801046c:	2b00      	cmp	r3, #0
 801046e:	bfb8      	it	lt
 8010470:	f04f 33ff 	movlt.w	r3, #4294967295
 8010474:	3702      	adds	r7, #2
 8010476:	9305      	str	r3, [sp, #20]
 8010478:	4d2e      	ldr	r5, [pc, #184]	; (8010534 <_svfiprintf_r+0x1e0>)
 801047a:	7839      	ldrb	r1, [r7, #0]
 801047c:	2203      	movs	r2, #3
 801047e:	4628      	mov	r0, r5
 8010480:	f7ef feae 	bl	80001e0 <memchr>
 8010484:	b138      	cbz	r0, 8010496 <_svfiprintf_r+0x142>
 8010486:	2340      	movs	r3, #64	; 0x40
 8010488:	1b40      	subs	r0, r0, r5
 801048a:	fa03 f000 	lsl.w	r0, r3, r0
 801048e:	9b04      	ldr	r3, [sp, #16]
 8010490:	4303      	orrs	r3, r0
 8010492:	3701      	adds	r7, #1
 8010494:	9304      	str	r3, [sp, #16]
 8010496:	7839      	ldrb	r1, [r7, #0]
 8010498:	4827      	ldr	r0, [pc, #156]	; (8010538 <_svfiprintf_r+0x1e4>)
 801049a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801049e:	2206      	movs	r2, #6
 80104a0:	1c7e      	adds	r6, r7, #1
 80104a2:	f7ef fe9d 	bl	80001e0 <memchr>
 80104a6:	2800      	cmp	r0, #0
 80104a8:	d038      	beq.n	801051c <_svfiprintf_r+0x1c8>
 80104aa:	4b24      	ldr	r3, [pc, #144]	; (801053c <_svfiprintf_r+0x1e8>)
 80104ac:	bb13      	cbnz	r3, 80104f4 <_svfiprintf_r+0x1a0>
 80104ae:	9b03      	ldr	r3, [sp, #12]
 80104b0:	3307      	adds	r3, #7
 80104b2:	f023 0307 	bic.w	r3, r3, #7
 80104b6:	3308      	adds	r3, #8
 80104b8:	9303      	str	r3, [sp, #12]
 80104ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104bc:	444b      	add	r3, r9
 80104be:	9309      	str	r3, [sp, #36]	; 0x24
 80104c0:	e76d      	b.n	801039e <_svfiprintf_r+0x4a>
 80104c2:	fb05 3202 	mla	r2, r5, r2, r3
 80104c6:	2001      	movs	r0, #1
 80104c8:	460f      	mov	r7, r1
 80104ca:	e7a6      	b.n	801041a <_svfiprintf_r+0xc6>
 80104cc:	2300      	movs	r3, #0
 80104ce:	3701      	adds	r7, #1
 80104d0:	9305      	str	r3, [sp, #20]
 80104d2:	4619      	mov	r1, r3
 80104d4:	250a      	movs	r5, #10
 80104d6:	4638      	mov	r0, r7
 80104d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104dc:	3a30      	subs	r2, #48	; 0x30
 80104de:	2a09      	cmp	r2, #9
 80104e0:	d903      	bls.n	80104ea <_svfiprintf_r+0x196>
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d0c8      	beq.n	8010478 <_svfiprintf_r+0x124>
 80104e6:	9105      	str	r1, [sp, #20]
 80104e8:	e7c6      	b.n	8010478 <_svfiprintf_r+0x124>
 80104ea:	fb05 2101 	mla	r1, r5, r1, r2
 80104ee:	2301      	movs	r3, #1
 80104f0:	4607      	mov	r7, r0
 80104f2:	e7f0      	b.n	80104d6 <_svfiprintf_r+0x182>
 80104f4:	ab03      	add	r3, sp, #12
 80104f6:	9300      	str	r3, [sp, #0]
 80104f8:	4622      	mov	r2, r4
 80104fa:	4b11      	ldr	r3, [pc, #68]	; (8010540 <_svfiprintf_r+0x1ec>)
 80104fc:	a904      	add	r1, sp, #16
 80104fe:	4640      	mov	r0, r8
 8010500:	f7fc f8e4 	bl	800c6cc <_printf_float>
 8010504:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010508:	4681      	mov	r9, r0
 801050a:	d1d6      	bne.n	80104ba <_svfiprintf_r+0x166>
 801050c:	89a3      	ldrh	r3, [r4, #12]
 801050e:	065b      	lsls	r3, r3, #25
 8010510:	f53f af35 	bmi.w	801037e <_svfiprintf_r+0x2a>
 8010514:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010516:	b01d      	add	sp, #116	; 0x74
 8010518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801051c:	ab03      	add	r3, sp, #12
 801051e:	9300      	str	r3, [sp, #0]
 8010520:	4622      	mov	r2, r4
 8010522:	4b07      	ldr	r3, [pc, #28]	; (8010540 <_svfiprintf_r+0x1ec>)
 8010524:	a904      	add	r1, sp, #16
 8010526:	4640      	mov	r0, r8
 8010528:	f7fc fb86 	bl	800cc38 <_printf_i>
 801052c:	e7ea      	b.n	8010504 <_svfiprintf_r+0x1b0>
 801052e:	bf00      	nop
 8010530:	080112a4 	.word	0x080112a4
 8010534:	080112aa 	.word	0x080112aa
 8010538:	080112ae 	.word	0x080112ae
 801053c:	0800c6cd 	.word	0x0800c6cd
 8010540:	080102a1 	.word	0x080102a1

08010544 <__sfputc_r>:
 8010544:	6893      	ldr	r3, [r2, #8]
 8010546:	3b01      	subs	r3, #1
 8010548:	2b00      	cmp	r3, #0
 801054a:	b410      	push	{r4}
 801054c:	6093      	str	r3, [r2, #8]
 801054e:	da08      	bge.n	8010562 <__sfputc_r+0x1e>
 8010550:	6994      	ldr	r4, [r2, #24]
 8010552:	42a3      	cmp	r3, r4
 8010554:	db01      	blt.n	801055a <__sfputc_r+0x16>
 8010556:	290a      	cmp	r1, #10
 8010558:	d103      	bne.n	8010562 <__sfputc_r+0x1e>
 801055a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801055e:	f7fd bdb1 	b.w	800e0c4 <__swbuf_r>
 8010562:	6813      	ldr	r3, [r2, #0]
 8010564:	1c58      	adds	r0, r3, #1
 8010566:	6010      	str	r0, [r2, #0]
 8010568:	7019      	strb	r1, [r3, #0]
 801056a:	4608      	mov	r0, r1
 801056c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010570:	4770      	bx	lr

08010572 <__sfputs_r>:
 8010572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010574:	4606      	mov	r6, r0
 8010576:	460f      	mov	r7, r1
 8010578:	4614      	mov	r4, r2
 801057a:	18d5      	adds	r5, r2, r3
 801057c:	42ac      	cmp	r4, r5
 801057e:	d101      	bne.n	8010584 <__sfputs_r+0x12>
 8010580:	2000      	movs	r0, #0
 8010582:	e007      	b.n	8010594 <__sfputs_r+0x22>
 8010584:	463a      	mov	r2, r7
 8010586:	f814 1b01 	ldrb.w	r1, [r4], #1
 801058a:	4630      	mov	r0, r6
 801058c:	f7ff ffda 	bl	8010544 <__sfputc_r>
 8010590:	1c43      	adds	r3, r0, #1
 8010592:	d1f3      	bne.n	801057c <__sfputs_r+0xa>
 8010594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010598 <_vfiprintf_r>:
 8010598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801059c:	460c      	mov	r4, r1
 801059e:	b09d      	sub	sp, #116	; 0x74
 80105a0:	4617      	mov	r7, r2
 80105a2:	461d      	mov	r5, r3
 80105a4:	4606      	mov	r6, r0
 80105a6:	b118      	cbz	r0, 80105b0 <_vfiprintf_r+0x18>
 80105a8:	6983      	ldr	r3, [r0, #24]
 80105aa:	b90b      	cbnz	r3, 80105b0 <_vfiprintf_r+0x18>
 80105ac:	f7fe fd80 	bl	800f0b0 <__sinit>
 80105b0:	4b7c      	ldr	r3, [pc, #496]	; (80107a4 <_vfiprintf_r+0x20c>)
 80105b2:	429c      	cmp	r4, r3
 80105b4:	d158      	bne.n	8010668 <_vfiprintf_r+0xd0>
 80105b6:	6874      	ldr	r4, [r6, #4]
 80105b8:	89a3      	ldrh	r3, [r4, #12]
 80105ba:	0718      	lsls	r0, r3, #28
 80105bc:	d55e      	bpl.n	801067c <_vfiprintf_r+0xe4>
 80105be:	6923      	ldr	r3, [r4, #16]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d05b      	beq.n	801067c <_vfiprintf_r+0xe4>
 80105c4:	2300      	movs	r3, #0
 80105c6:	9309      	str	r3, [sp, #36]	; 0x24
 80105c8:	2320      	movs	r3, #32
 80105ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80105ce:	2330      	movs	r3, #48	; 0x30
 80105d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80105d4:	9503      	str	r5, [sp, #12]
 80105d6:	f04f 0b01 	mov.w	fp, #1
 80105da:	46b8      	mov	r8, r7
 80105dc:	4645      	mov	r5, r8
 80105de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80105e2:	b10b      	cbz	r3, 80105e8 <_vfiprintf_r+0x50>
 80105e4:	2b25      	cmp	r3, #37	; 0x25
 80105e6:	d154      	bne.n	8010692 <_vfiprintf_r+0xfa>
 80105e8:	ebb8 0a07 	subs.w	sl, r8, r7
 80105ec:	d00b      	beq.n	8010606 <_vfiprintf_r+0x6e>
 80105ee:	4653      	mov	r3, sl
 80105f0:	463a      	mov	r2, r7
 80105f2:	4621      	mov	r1, r4
 80105f4:	4630      	mov	r0, r6
 80105f6:	f7ff ffbc 	bl	8010572 <__sfputs_r>
 80105fa:	3001      	adds	r0, #1
 80105fc:	f000 80c2 	beq.w	8010784 <_vfiprintf_r+0x1ec>
 8010600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010602:	4453      	add	r3, sl
 8010604:	9309      	str	r3, [sp, #36]	; 0x24
 8010606:	f898 3000 	ldrb.w	r3, [r8]
 801060a:	2b00      	cmp	r3, #0
 801060c:	f000 80ba 	beq.w	8010784 <_vfiprintf_r+0x1ec>
 8010610:	2300      	movs	r3, #0
 8010612:	f04f 32ff 	mov.w	r2, #4294967295
 8010616:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801061a:	9304      	str	r3, [sp, #16]
 801061c:	9307      	str	r3, [sp, #28]
 801061e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010622:	931a      	str	r3, [sp, #104]	; 0x68
 8010624:	46a8      	mov	r8, r5
 8010626:	2205      	movs	r2, #5
 8010628:	f818 1b01 	ldrb.w	r1, [r8], #1
 801062c:	485e      	ldr	r0, [pc, #376]	; (80107a8 <_vfiprintf_r+0x210>)
 801062e:	f7ef fdd7 	bl	80001e0 <memchr>
 8010632:	9b04      	ldr	r3, [sp, #16]
 8010634:	bb78      	cbnz	r0, 8010696 <_vfiprintf_r+0xfe>
 8010636:	06d9      	lsls	r1, r3, #27
 8010638:	bf44      	itt	mi
 801063a:	2220      	movmi	r2, #32
 801063c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010640:	071a      	lsls	r2, r3, #28
 8010642:	bf44      	itt	mi
 8010644:	222b      	movmi	r2, #43	; 0x2b
 8010646:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801064a:	782a      	ldrb	r2, [r5, #0]
 801064c:	2a2a      	cmp	r2, #42	; 0x2a
 801064e:	d02a      	beq.n	80106a6 <_vfiprintf_r+0x10e>
 8010650:	9a07      	ldr	r2, [sp, #28]
 8010652:	46a8      	mov	r8, r5
 8010654:	2000      	movs	r0, #0
 8010656:	250a      	movs	r5, #10
 8010658:	4641      	mov	r1, r8
 801065a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801065e:	3b30      	subs	r3, #48	; 0x30
 8010660:	2b09      	cmp	r3, #9
 8010662:	d969      	bls.n	8010738 <_vfiprintf_r+0x1a0>
 8010664:	b360      	cbz	r0, 80106c0 <_vfiprintf_r+0x128>
 8010666:	e024      	b.n	80106b2 <_vfiprintf_r+0x11a>
 8010668:	4b50      	ldr	r3, [pc, #320]	; (80107ac <_vfiprintf_r+0x214>)
 801066a:	429c      	cmp	r4, r3
 801066c:	d101      	bne.n	8010672 <_vfiprintf_r+0xda>
 801066e:	68b4      	ldr	r4, [r6, #8]
 8010670:	e7a2      	b.n	80105b8 <_vfiprintf_r+0x20>
 8010672:	4b4f      	ldr	r3, [pc, #316]	; (80107b0 <_vfiprintf_r+0x218>)
 8010674:	429c      	cmp	r4, r3
 8010676:	bf08      	it	eq
 8010678:	68f4      	ldreq	r4, [r6, #12]
 801067a:	e79d      	b.n	80105b8 <_vfiprintf_r+0x20>
 801067c:	4621      	mov	r1, r4
 801067e:	4630      	mov	r0, r6
 8010680:	f7fd fd72 	bl	800e168 <__swsetup_r>
 8010684:	2800      	cmp	r0, #0
 8010686:	d09d      	beq.n	80105c4 <_vfiprintf_r+0x2c>
 8010688:	f04f 30ff 	mov.w	r0, #4294967295
 801068c:	b01d      	add	sp, #116	; 0x74
 801068e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010692:	46a8      	mov	r8, r5
 8010694:	e7a2      	b.n	80105dc <_vfiprintf_r+0x44>
 8010696:	4a44      	ldr	r2, [pc, #272]	; (80107a8 <_vfiprintf_r+0x210>)
 8010698:	1a80      	subs	r0, r0, r2
 801069a:	fa0b f000 	lsl.w	r0, fp, r0
 801069e:	4318      	orrs	r0, r3
 80106a0:	9004      	str	r0, [sp, #16]
 80106a2:	4645      	mov	r5, r8
 80106a4:	e7be      	b.n	8010624 <_vfiprintf_r+0x8c>
 80106a6:	9a03      	ldr	r2, [sp, #12]
 80106a8:	1d11      	adds	r1, r2, #4
 80106aa:	6812      	ldr	r2, [r2, #0]
 80106ac:	9103      	str	r1, [sp, #12]
 80106ae:	2a00      	cmp	r2, #0
 80106b0:	db01      	blt.n	80106b6 <_vfiprintf_r+0x11e>
 80106b2:	9207      	str	r2, [sp, #28]
 80106b4:	e004      	b.n	80106c0 <_vfiprintf_r+0x128>
 80106b6:	4252      	negs	r2, r2
 80106b8:	f043 0302 	orr.w	r3, r3, #2
 80106bc:	9207      	str	r2, [sp, #28]
 80106be:	9304      	str	r3, [sp, #16]
 80106c0:	f898 3000 	ldrb.w	r3, [r8]
 80106c4:	2b2e      	cmp	r3, #46	; 0x2e
 80106c6:	d10e      	bne.n	80106e6 <_vfiprintf_r+0x14e>
 80106c8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80106cc:	2b2a      	cmp	r3, #42	; 0x2a
 80106ce:	d138      	bne.n	8010742 <_vfiprintf_r+0x1aa>
 80106d0:	9b03      	ldr	r3, [sp, #12]
 80106d2:	1d1a      	adds	r2, r3, #4
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	9203      	str	r2, [sp, #12]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	bfb8      	it	lt
 80106dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80106e0:	f108 0802 	add.w	r8, r8, #2
 80106e4:	9305      	str	r3, [sp, #20]
 80106e6:	4d33      	ldr	r5, [pc, #204]	; (80107b4 <_vfiprintf_r+0x21c>)
 80106e8:	f898 1000 	ldrb.w	r1, [r8]
 80106ec:	2203      	movs	r2, #3
 80106ee:	4628      	mov	r0, r5
 80106f0:	f7ef fd76 	bl	80001e0 <memchr>
 80106f4:	b140      	cbz	r0, 8010708 <_vfiprintf_r+0x170>
 80106f6:	2340      	movs	r3, #64	; 0x40
 80106f8:	1b40      	subs	r0, r0, r5
 80106fa:	fa03 f000 	lsl.w	r0, r3, r0
 80106fe:	9b04      	ldr	r3, [sp, #16]
 8010700:	4303      	orrs	r3, r0
 8010702:	f108 0801 	add.w	r8, r8, #1
 8010706:	9304      	str	r3, [sp, #16]
 8010708:	f898 1000 	ldrb.w	r1, [r8]
 801070c:	482a      	ldr	r0, [pc, #168]	; (80107b8 <_vfiprintf_r+0x220>)
 801070e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010712:	2206      	movs	r2, #6
 8010714:	f108 0701 	add.w	r7, r8, #1
 8010718:	f7ef fd62 	bl	80001e0 <memchr>
 801071c:	2800      	cmp	r0, #0
 801071e:	d037      	beq.n	8010790 <_vfiprintf_r+0x1f8>
 8010720:	4b26      	ldr	r3, [pc, #152]	; (80107bc <_vfiprintf_r+0x224>)
 8010722:	bb1b      	cbnz	r3, 801076c <_vfiprintf_r+0x1d4>
 8010724:	9b03      	ldr	r3, [sp, #12]
 8010726:	3307      	adds	r3, #7
 8010728:	f023 0307 	bic.w	r3, r3, #7
 801072c:	3308      	adds	r3, #8
 801072e:	9303      	str	r3, [sp, #12]
 8010730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010732:	444b      	add	r3, r9
 8010734:	9309      	str	r3, [sp, #36]	; 0x24
 8010736:	e750      	b.n	80105da <_vfiprintf_r+0x42>
 8010738:	fb05 3202 	mla	r2, r5, r2, r3
 801073c:	2001      	movs	r0, #1
 801073e:	4688      	mov	r8, r1
 8010740:	e78a      	b.n	8010658 <_vfiprintf_r+0xc0>
 8010742:	2300      	movs	r3, #0
 8010744:	f108 0801 	add.w	r8, r8, #1
 8010748:	9305      	str	r3, [sp, #20]
 801074a:	4619      	mov	r1, r3
 801074c:	250a      	movs	r5, #10
 801074e:	4640      	mov	r0, r8
 8010750:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010754:	3a30      	subs	r2, #48	; 0x30
 8010756:	2a09      	cmp	r2, #9
 8010758:	d903      	bls.n	8010762 <_vfiprintf_r+0x1ca>
 801075a:	2b00      	cmp	r3, #0
 801075c:	d0c3      	beq.n	80106e6 <_vfiprintf_r+0x14e>
 801075e:	9105      	str	r1, [sp, #20]
 8010760:	e7c1      	b.n	80106e6 <_vfiprintf_r+0x14e>
 8010762:	fb05 2101 	mla	r1, r5, r1, r2
 8010766:	2301      	movs	r3, #1
 8010768:	4680      	mov	r8, r0
 801076a:	e7f0      	b.n	801074e <_vfiprintf_r+0x1b6>
 801076c:	ab03      	add	r3, sp, #12
 801076e:	9300      	str	r3, [sp, #0]
 8010770:	4622      	mov	r2, r4
 8010772:	4b13      	ldr	r3, [pc, #76]	; (80107c0 <_vfiprintf_r+0x228>)
 8010774:	a904      	add	r1, sp, #16
 8010776:	4630      	mov	r0, r6
 8010778:	f7fb ffa8 	bl	800c6cc <_printf_float>
 801077c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010780:	4681      	mov	r9, r0
 8010782:	d1d5      	bne.n	8010730 <_vfiprintf_r+0x198>
 8010784:	89a3      	ldrh	r3, [r4, #12]
 8010786:	065b      	lsls	r3, r3, #25
 8010788:	f53f af7e 	bmi.w	8010688 <_vfiprintf_r+0xf0>
 801078c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801078e:	e77d      	b.n	801068c <_vfiprintf_r+0xf4>
 8010790:	ab03      	add	r3, sp, #12
 8010792:	9300      	str	r3, [sp, #0]
 8010794:	4622      	mov	r2, r4
 8010796:	4b0a      	ldr	r3, [pc, #40]	; (80107c0 <_vfiprintf_r+0x228>)
 8010798:	a904      	add	r1, sp, #16
 801079a:	4630      	mov	r0, r6
 801079c:	f7fc fa4c 	bl	800cc38 <_printf_i>
 80107a0:	e7ec      	b.n	801077c <_vfiprintf_r+0x1e4>
 80107a2:	bf00      	nop
 80107a4:	08011158 	.word	0x08011158
 80107a8:	080112a4 	.word	0x080112a4
 80107ac:	08011178 	.word	0x08011178
 80107b0:	08011138 	.word	0x08011138
 80107b4:	080112aa 	.word	0x080112aa
 80107b8:	080112ae 	.word	0x080112ae
 80107bc:	0800c6cd 	.word	0x0800c6cd
 80107c0:	08010573 	.word	0x08010573

080107c4 <_sbrk_r>:
 80107c4:	b538      	push	{r3, r4, r5, lr}
 80107c6:	4c06      	ldr	r4, [pc, #24]	; (80107e0 <_sbrk_r+0x1c>)
 80107c8:	2300      	movs	r3, #0
 80107ca:	4605      	mov	r5, r0
 80107cc:	4608      	mov	r0, r1
 80107ce:	6023      	str	r3, [r4, #0]
 80107d0:	f7f5 fd4c 	bl	800626c <_sbrk>
 80107d4:	1c43      	adds	r3, r0, #1
 80107d6:	d102      	bne.n	80107de <_sbrk_r+0x1a>
 80107d8:	6823      	ldr	r3, [r4, #0]
 80107da:	b103      	cbz	r3, 80107de <_sbrk_r+0x1a>
 80107dc:	602b      	str	r3, [r5, #0]
 80107de:	bd38      	pop	{r3, r4, r5, pc}
 80107e0:	20018b80 	.word	0x20018b80

080107e4 <__sread>:
 80107e4:	b510      	push	{r4, lr}
 80107e6:	460c      	mov	r4, r1
 80107e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107ec:	f000 f8f4 	bl	80109d8 <_read_r>
 80107f0:	2800      	cmp	r0, #0
 80107f2:	bfab      	itete	ge
 80107f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80107f6:	89a3      	ldrhlt	r3, [r4, #12]
 80107f8:	181b      	addge	r3, r3, r0
 80107fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80107fe:	bfac      	ite	ge
 8010800:	6563      	strge	r3, [r4, #84]	; 0x54
 8010802:	81a3      	strhlt	r3, [r4, #12]
 8010804:	bd10      	pop	{r4, pc}

08010806 <__swrite>:
 8010806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801080a:	461f      	mov	r7, r3
 801080c:	898b      	ldrh	r3, [r1, #12]
 801080e:	05db      	lsls	r3, r3, #23
 8010810:	4605      	mov	r5, r0
 8010812:	460c      	mov	r4, r1
 8010814:	4616      	mov	r6, r2
 8010816:	d505      	bpl.n	8010824 <__swrite+0x1e>
 8010818:	2302      	movs	r3, #2
 801081a:	2200      	movs	r2, #0
 801081c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010820:	f000 f886 	bl	8010930 <_lseek_r>
 8010824:	89a3      	ldrh	r3, [r4, #12]
 8010826:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801082a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801082e:	81a3      	strh	r3, [r4, #12]
 8010830:	4632      	mov	r2, r6
 8010832:	463b      	mov	r3, r7
 8010834:	4628      	mov	r0, r5
 8010836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801083a:	f000 b835 	b.w	80108a8 <_write_r>

0801083e <__sseek>:
 801083e:	b510      	push	{r4, lr}
 8010840:	460c      	mov	r4, r1
 8010842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010846:	f000 f873 	bl	8010930 <_lseek_r>
 801084a:	1c43      	adds	r3, r0, #1
 801084c:	89a3      	ldrh	r3, [r4, #12]
 801084e:	bf15      	itete	ne
 8010850:	6560      	strne	r0, [r4, #84]	; 0x54
 8010852:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010856:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801085a:	81a3      	strheq	r3, [r4, #12]
 801085c:	bf18      	it	ne
 801085e:	81a3      	strhne	r3, [r4, #12]
 8010860:	bd10      	pop	{r4, pc}

08010862 <__sclose>:
 8010862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010866:	f000 b831 	b.w	80108cc <_close_r>

0801086a <strncmp>:
 801086a:	b510      	push	{r4, lr}
 801086c:	b16a      	cbz	r2, 801088a <strncmp+0x20>
 801086e:	3901      	subs	r1, #1
 8010870:	1884      	adds	r4, r0, r2
 8010872:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010876:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801087a:	4293      	cmp	r3, r2
 801087c:	d103      	bne.n	8010886 <strncmp+0x1c>
 801087e:	42a0      	cmp	r0, r4
 8010880:	d001      	beq.n	8010886 <strncmp+0x1c>
 8010882:	2b00      	cmp	r3, #0
 8010884:	d1f5      	bne.n	8010872 <strncmp+0x8>
 8010886:	1a98      	subs	r0, r3, r2
 8010888:	bd10      	pop	{r4, pc}
 801088a:	4610      	mov	r0, r2
 801088c:	e7fc      	b.n	8010888 <strncmp+0x1e>

0801088e <__ascii_wctomb>:
 801088e:	b149      	cbz	r1, 80108a4 <__ascii_wctomb+0x16>
 8010890:	2aff      	cmp	r2, #255	; 0xff
 8010892:	bf85      	ittet	hi
 8010894:	238a      	movhi	r3, #138	; 0x8a
 8010896:	6003      	strhi	r3, [r0, #0]
 8010898:	700a      	strbls	r2, [r1, #0]
 801089a:	f04f 30ff 	movhi.w	r0, #4294967295
 801089e:	bf98      	it	ls
 80108a0:	2001      	movls	r0, #1
 80108a2:	4770      	bx	lr
 80108a4:	4608      	mov	r0, r1
 80108a6:	4770      	bx	lr

080108a8 <_write_r>:
 80108a8:	b538      	push	{r3, r4, r5, lr}
 80108aa:	4c07      	ldr	r4, [pc, #28]	; (80108c8 <_write_r+0x20>)
 80108ac:	4605      	mov	r5, r0
 80108ae:	4608      	mov	r0, r1
 80108b0:	4611      	mov	r1, r2
 80108b2:	2200      	movs	r2, #0
 80108b4:	6022      	str	r2, [r4, #0]
 80108b6:	461a      	mov	r2, r3
 80108b8:	f7f5 fc87 	bl	80061ca <_write>
 80108bc:	1c43      	adds	r3, r0, #1
 80108be:	d102      	bne.n	80108c6 <_write_r+0x1e>
 80108c0:	6823      	ldr	r3, [r4, #0]
 80108c2:	b103      	cbz	r3, 80108c6 <_write_r+0x1e>
 80108c4:	602b      	str	r3, [r5, #0]
 80108c6:	bd38      	pop	{r3, r4, r5, pc}
 80108c8:	20018b80 	.word	0x20018b80

080108cc <_close_r>:
 80108cc:	b538      	push	{r3, r4, r5, lr}
 80108ce:	4c06      	ldr	r4, [pc, #24]	; (80108e8 <_close_r+0x1c>)
 80108d0:	2300      	movs	r3, #0
 80108d2:	4605      	mov	r5, r0
 80108d4:	4608      	mov	r0, r1
 80108d6:	6023      	str	r3, [r4, #0]
 80108d8:	f7f5 fc93 	bl	8006202 <_close>
 80108dc:	1c43      	adds	r3, r0, #1
 80108de:	d102      	bne.n	80108e6 <_close_r+0x1a>
 80108e0:	6823      	ldr	r3, [r4, #0]
 80108e2:	b103      	cbz	r3, 80108e6 <_close_r+0x1a>
 80108e4:	602b      	str	r3, [r5, #0]
 80108e6:	bd38      	pop	{r3, r4, r5, pc}
 80108e8:	20018b80 	.word	0x20018b80

080108ec <_fstat_r>:
 80108ec:	b538      	push	{r3, r4, r5, lr}
 80108ee:	4c07      	ldr	r4, [pc, #28]	; (801090c <_fstat_r+0x20>)
 80108f0:	2300      	movs	r3, #0
 80108f2:	4605      	mov	r5, r0
 80108f4:	4608      	mov	r0, r1
 80108f6:	4611      	mov	r1, r2
 80108f8:	6023      	str	r3, [r4, #0]
 80108fa:	f7f5 fc8e 	bl	800621a <_fstat>
 80108fe:	1c43      	adds	r3, r0, #1
 8010900:	d102      	bne.n	8010908 <_fstat_r+0x1c>
 8010902:	6823      	ldr	r3, [r4, #0]
 8010904:	b103      	cbz	r3, 8010908 <_fstat_r+0x1c>
 8010906:	602b      	str	r3, [r5, #0]
 8010908:	bd38      	pop	{r3, r4, r5, pc}
 801090a:	bf00      	nop
 801090c:	20018b80 	.word	0x20018b80

08010910 <_isatty_r>:
 8010910:	b538      	push	{r3, r4, r5, lr}
 8010912:	4c06      	ldr	r4, [pc, #24]	; (801092c <_isatty_r+0x1c>)
 8010914:	2300      	movs	r3, #0
 8010916:	4605      	mov	r5, r0
 8010918:	4608      	mov	r0, r1
 801091a:	6023      	str	r3, [r4, #0]
 801091c:	f7f5 fc8d 	bl	800623a <_isatty>
 8010920:	1c43      	adds	r3, r0, #1
 8010922:	d102      	bne.n	801092a <_isatty_r+0x1a>
 8010924:	6823      	ldr	r3, [r4, #0]
 8010926:	b103      	cbz	r3, 801092a <_isatty_r+0x1a>
 8010928:	602b      	str	r3, [r5, #0]
 801092a:	bd38      	pop	{r3, r4, r5, pc}
 801092c:	20018b80 	.word	0x20018b80

08010930 <_lseek_r>:
 8010930:	b538      	push	{r3, r4, r5, lr}
 8010932:	4c07      	ldr	r4, [pc, #28]	; (8010950 <_lseek_r+0x20>)
 8010934:	4605      	mov	r5, r0
 8010936:	4608      	mov	r0, r1
 8010938:	4611      	mov	r1, r2
 801093a:	2200      	movs	r2, #0
 801093c:	6022      	str	r2, [r4, #0]
 801093e:	461a      	mov	r2, r3
 8010940:	f7f5 fc86 	bl	8006250 <_lseek>
 8010944:	1c43      	adds	r3, r0, #1
 8010946:	d102      	bne.n	801094e <_lseek_r+0x1e>
 8010948:	6823      	ldr	r3, [r4, #0]
 801094a:	b103      	cbz	r3, 801094e <_lseek_r+0x1e>
 801094c:	602b      	str	r3, [r5, #0]
 801094e:	bd38      	pop	{r3, r4, r5, pc}
 8010950:	20018b80 	.word	0x20018b80

08010954 <memmove>:
 8010954:	4288      	cmp	r0, r1
 8010956:	b510      	push	{r4, lr}
 8010958:	eb01 0302 	add.w	r3, r1, r2
 801095c:	d807      	bhi.n	801096e <memmove+0x1a>
 801095e:	1e42      	subs	r2, r0, #1
 8010960:	4299      	cmp	r1, r3
 8010962:	d00a      	beq.n	801097a <memmove+0x26>
 8010964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010968:	f802 4f01 	strb.w	r4, [r2, #1]!
 801096c:	e7f8      	b.n	8010960 <memmove+0xc>
 801096e:	4283      	cmp	r3, r0
 8010970:	d9f5      	bls.n	801095e <memmove+0xa>
 8010972:	1881      	adds	r1, r0, r2
 8010974:	1ad2      	subs	r2, r2, r3
 8010976:	42d3      	cmn	r3, r2
 8010978:	d100      	bne.n	801097c <memmove+0x28>
 801097a:	bd10      	pop	{r4, pc}
 801097c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010980:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010984:	e7f7      	b.n	8010976 <memmove+0x22>

08010986 <__malloc_lock>:
 8010986:	4770      	bx	lr

08010988 <__malloc_unlock>:
 8010988:	4770      	bx	lr

0801098a <_realloc_r>:
 801098a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801098c:	4607      	mov	r7, r0
 801098e:	4614      	mov	r4, r2
 8010990:	460e      	mov	r6, r1
 8010992:	b921      	cbnz	r1, 801099e <_realloc_r+0x14>
 8010994:	4611      	mov	r1, r2
 8010996:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801099a:	f7ff bc27 	b.w	80101ec <_malloc_r>
 801099e:	b922      	cbnz	r2, 80109aa <_realloc_r+0x20>
 80109a0:	f7ff fbd6 	bl	8010150 <_free_r>
 80109a4:	4625      	mov	r5, r4
 80109a6:	4628      	mov	r0, r5
 80109a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80109aa:	f000 f827 	bl	80109fc <_malloc_usable_size_r>
 80109ae:	42a0      	cmp	r0, r4
 80109b0:	d20f      	bcs.n	80109d2 <_realloc_r+0x48>
 80109b2:	4621      	mov	r1, r4
 80109b4:	4638      	mov	r0, r7
 80109b6:	f7ff fc19 	bl	80101ec <_malloc_r>
 80109ba:	4605      	mov	r5, r0
 80109bc:	2800      	cmp	r0, #0
 80109be:	d0f2      	beq.n	80109a6 <_realloc_r+0x1c>
 80109c0:	4631      	mov	r1, r6
 80109c2:	4622      	mov	r2, r4
 80109c4:	f7fb fdda 	bl	800c57c <memcpy>
 80109c8:	4631      	mov	r1, r6
 80109ca:	4638      	mov	r0, r7
 80109cc:	f7ff fbc0 	bl	8010150 <_free_r>
 80109d0:	e7e9      	b.n	80109a6 <_realloc_r+0x1c>
 80109d2:	4635      	mov	r5, r6
 80109d4:	e7e7      	b.n	80109a6 <_realloc_r+0x1c>
	...

080109d8 <_read_r>:
 80109d8:	b538      	push	{r3, r4, r5, lr}
 80109da:	4c07      	ldr	r4, [pc, #28]	; (80109f8 <_read_r+0x20>)
 80109dc:	4605      	mov	r5, r0
 80109de:	4608      	mov	r0, r1
 80109e0:	4611      	mov	r1, r2
 80109e2:	2200      	movs	r2, #0
 80109e4:	6022      	str	r2, [r4, #0]
 80109e6:	461a      	mov	r2, r3
 80109e8:	f7f5 fbd2 	bl	8006190 <_read>
 80109ec:	1c43      	adds	r3, r0, #1
 80109ee:	d102      	bne.n	80109f6 <_read_r+0x1e>
 80109f0:	6823      	ldr	r3, [r4, #0]
 80109f2:	b103      	cbz	r3, 80109f6 <_read_r+0x1e>
 80109f4:	602b      	str	r3, [r5, #0]
 80109f6:	bd38      	pop	{r3, r4, r5, pc}
 80109f8:	20018b80 	.word	0x20018b80

080109fc <_malloc_usable_size_r>:
 80109fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a00:	1f18      	subs	r0, r3, #4
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	bfbc      	itt	lt
 8010a06:	580b      	ldrlt	r3, [r1, r0]
 8010a08:	18c0      	addlt	r0, r0, r3
 8010a0a:	4770      	bx	lr

08010a0c <_init>:
 8010a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a0e:	bf00      	nop
 8010a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a12:	bc08      	pop	{r3}
 8010a14:	469e      	mov	lr, r3
 8010a16:	4770      	bx	lr

08010a18 <_fini>:
 8010a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a1a:	bf00      	nop
 8010a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a1e:	bc08      	pop	{r3}
 8010a20:	469e      	mov	lr, r3
 8010a22:	4770      	bx	lr
