-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_loop_height_pro is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    imag_1_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag_1_data_stream_0_V_full_n : IN STD_LOGIC;
    imag_1_data_stream_0_V_write : OUT STD_LOGIC;
    imag_1_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag_1_data_stream_1_V_full_n : IN STD_LOGIC;
    imag_1_data_stream_1_V_write : OUT STD_LOGIC;
    imag_1_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imag_1_data_stream_2_V_full_n : IN STD_LOGIC;
    imag_1_data_stream_2_V_write : OUT STD_LOGIC;
    imag0_0_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imag0_0_data_stream_0_V_empty_n : IN STD_LOGIC;
    imag0_0_data_stream_0_V_read : OUT STD_LOGIC;
    imag0_0_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imag0_0_data_stream_1_V_empty_n : IN STD_LOGIC;
    imag0_0_data_stream_1_V_read : OUT STD_LOGIC;
    imag0_0_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imag0_0_data_stream_2_V_empty_n : IN STD_LOGIC;
    imag0_0_data_stream_2_V_read : OUT STD_LOGIC );
end;


architecture behav of Loop_loop_height_pro is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_3C0 : STD_LOGIC_VECTOR (9 downto 0) := "1111000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_1E0 : STD_LOGIC_VECTOR (9 downto 0) := "0111100000";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_280 : STD_LOGIC_VECTOR (10 downto 0) := "01010000000";
    constant ap_const_lv11_A0 : STD_LOGIC_VECTOR (10 downto 0) := "00010100000";
    constant ap_const_lv11_140 : STD_LOGIC_VECTOR (10 downto 0) := "00101000000";
    constant ap_const_lv11_1DF : STD_LOGIC_VECTOR (10 downto 0) := "00111011111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv22_556 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010101010110";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal imag_1_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal imag_1_data_stream_1_V_blk_n : STD_LOGIC;
    signal imag_1_data_stream_2_V_blk_n : STD_LOGIC;
    signal imag0_0_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal or_cond_reg_570 : STD_LOGIC_VECTOR (0 downto 0);
    signal imag0_0_data_stream_1_V_blk_n : STD_LOGIC;
    signal imag0_0_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_1_reg_253 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond1_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_315_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_547 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_552 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal imag3_0_data_stream_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imag3_0_data_stream_s_empty_n : STD_LOGIC;
    signal imag3_0_data_stream_s_read : STD_LOGIC;
    signal tmp_7_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op58_read_state4 : BOOLEAN;
    signal imag3_0_data_stream_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imag3_0_data_stream_1_empty_n : STD_LOGIC;
    signal imag3_0_data_stream_1_read : STD_LOGIC;
    signal imag3_0_data_stream_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imag3_0_data_stream_2_empty_n : STD_LOGIC;
    signal imag3_0_data_stream_2_read : STD_LOGIC;
    signal imag2_0_data_stream_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imag2_0_data_stream_s_empty_n : STD_LOGIC;
    signal imag2_0_data_stream_s_read : STD_LOGIC;
    signal ap_predicate_op68_read_state4 : BOOLEAN;
    signal imag2_0_data_stream_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imag2_0_data_stream_1_empty_n : STD_LOGIC;
    signal imag2_0_data_stream_1_read : STD_LOGIC;
    signal imag2_0_data_stream_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imag2_0_data_stream_2_empty_n : STD_LOGIC;
    signal imag2_0_data_stream_2_read : STD_LOGIC;
    signal imag3_0_data_stream_s_din : STD_LOGIC_VECTOR (7 downto 0);
    signal imag3_0_data_stream_s_full_n : STD_LOGIC;
    signal imag3_0_data_stream_s_write : STD_LOGIC;
    signal ap_predicate_op90_write_state4 : BOOLEAN;
    signal imag3_0_data_stream_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal imag3_0_data_stream_1_full_n : STD_LOGIC;
    signal imag3_0_data_stream_1_write : STD_LOGIC;
    signal imag3_0_data_stream_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal imag3_0_data_stream_2_full_n : STD_LOGIC;
    signal imag3_0_data_stream_2_write : STD_LOGIC;
    signal ap_predicate_op97_read_state4 : BOOLEAN;
    signal imag2_0_data_stream_s_full_n : STD_LOGIC;
    signal imag2_0_data_stream_s_write : STD_LOGIC;
    signal imag2_0_data_stream_1_full_n : STD_LOGIC;
    signal imag2_0_data_stream_1_write : STD_LOGIC;
    signal imag2_0_data_stream_2_full_n : STD_LOGIC;
    signal imag2_0_data_stream_2_write : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_333_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_7_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_7_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_7_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond_reg_570 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond_reg_570 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_574 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_580 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_s_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_s_reg_586 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_390_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_reg_592 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_418_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_reg_597 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_460_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal s_val_0_reg_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal t_V_reg_242 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_phi_mux_storemerge256_in_in_phi_fu_267_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_storemerge256_in_in_reg_264 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_tmp_22_phi_fu_276_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_22_reg_273 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_22_reg_273 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_22_reg_273 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_22_reg_273 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_tmp_23_phi_fu_288_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_23_reg_285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_23_reg_285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_23_reg_285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_23_reg_285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_tmp_24_phi_fu_300_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_24_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_24_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_24_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_24_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_23_cast_fu_372_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_22_cast_fu_368_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_fu_376_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_25_cast_fu_382_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_cast_fu_386_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_cast_fu_400_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_cast_fu_396_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_fu_404_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_cast_fu_410_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_cast_fu_414_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal not_tmp_1_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_tmp_s_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_tmp_1_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_2_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_val_2_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_val_1_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_val_0_3_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_fu_500_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_fu_500_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_fu_500_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_fu_500_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_182 : BOOLEAN;
    signal ap_condition_350 : BOOLEAN;

    component vip1_m_mul_mul_10bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component fifo_w8_d640_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    vip1_m_mul_mul_10bkb_U11 : component vip1_m_mul_mul_10bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 22)
    port map (
        din0 => mul_fu_500_p0,
        din1 => mul_fu_500_p1,
        dout => mul_fu_500_p2);

    imag2_0_data_stream_s_fifo_U : component fifo_w8_d640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => imag0_0_data_stream_0_V_dout,
        if_full_n => imag2_0_data_stream_s_full_n,
        if_write => imag2_0_data_stream_s_write,
        if_dout => imag2_0_data_stream_s_dout,
        if_empty_n => imag2_0_data_stream_s_empty_n,
        if_read => imag2_0_data_stream_s_read);

    imag2_0_data_stream_1_fifo_U : component fifo_w8_d640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => imag0_0_data_stream_1_V_dout,
        if_full_n => imag2_0_data_stream_1_full_n,
        if_write => imag2_0_data_stream_1_write,
        if_dout => imag2_0_data_stream_1_dout,
        if_empty_n => imag2_0_data_stream_1_empty_n,
        if_read => imag2_0_data_stream_1_read);

    imag2_0_data_stream_2_fifo_U : component fifo_w8_d640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => imag0_0_data_stream_2_V_dout,
        if_full_n => imag2_0_data_stream_2_full_n,
        if_write => imag2_0_data_stream_2_write,
        if_dout => imag2_0_data_stream_2_dout,
        if_empty_n => imag2_0_data_stream_2_empty_n,
        if_read => imag2_0_data_stream_2_read);

    imag3_0_data_stream_s_fifo_U : component fifo_w8_d640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => imag3_0_data_stream_s_din,
        if_full_n => imag3_0_data_stream_s_full_n,
        if_write => imag3_0_data_stream_s_write,
        if_dout => imag3_0_data_stream_s_dout,
        if_empty_n => imag3_0_data_stream_s_empty_n,
        if_read => imag3_0_data_stream_s_read);

    imag3_0_data_stream_1_fifo_U : component fifo_w8_d640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => imag3_0_data_stream_1_din,
        if_full_n => imag3_0_data_stream_1_full_n,
        if_write => imag3_0_data_stream_1_write,
        if_dout => imag3_0_data_stream_1_dout,
        if_empty_n => imag3_0_data_stream_1_empty_n,
        if_read => imag3_0_data_stream_1_read);

    imag3_0_data_stream_2_fifo_U : component fifo_w8_d640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => imag3_0_data_stream_2_din,
        if_full_n => imag3_0_data_stream_2_full_n,
        if_write => imag3_0_data_stream_2_write,
        if_dout => imag3_0_data_stream_2_dout,
        if_empty_n => imag3_0_data_stream_2_empty_n,
        if_read => imag3_0_data_stream_2_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond1_fu_309_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond1_fu_309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((exitcond1_fu_309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_tmp_22_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_350)) then
                if ((ap_const_boolean_1 = ap_condition_182)) then 
                    ap_phi_reg_pp0_iter2_tmp_22_reg_273 <= tmp_9_fu_478_p3;
                elsif (((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_tmp_22_reg_273 <= imag0_0_data_stream_0_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_tmp_22_reg_273 <= ap_phi_reg_pp0_iter1_tmp_22_reg_273;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_23_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_350)) then
                if ((ap_const_boolean_1 = ap_condition_182)) then 
                    ap_phi_reg_pp0_iter2_tmp_23_reg_285 <= tmp_6_fu_469_p3;
                elsif (((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_tmp_23_reg_285 <= imag0_0_data_stream_1_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_tmp_23_reg_285 <= ap_phi_reg_pp0_iter1_tmp_23_reg_285;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_24_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_350)) then
                if ((ap_const_boolean_1 = ap_condition_182)) then 
                    ap_phi_reg_pp0_iter2_tmp_24_reg_297 <= tmp_3_fu_460_p3;
                elsif (((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_tmp_24_reg_297 <= imag0_0_data_stream_2_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_tmp_24_reg_297 <= ap_phi_reg_pp0_iter1_tmp_24_reg_297;
                end if;
            end if; 
        end if;
    end process;

    t_V_1_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_327_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                t_V_1_reg_253 <= j_V_fu_333_p2;
            elsif (((exitcond1_fu_309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_1_reg_253 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_reg_242 <= i_V_reg_547;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_242 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_tmp_22_reg_273 <= ap_phi_reg_pp0_iter0_tmp_22_reg_273;
                ap_phi_reg_pp0_iter1_tmp_23_reg_285 <= ap_phi_reg_pp0_iter0_tmp_23_reg_285;
                ap_phi_reg_pp0_iter1_tmp_24_reg_297 <= ap_phi_reg_pp0_iter0_tmp_24_reg_297;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_tmp_22_reg_273 <= ap_phi_reg_pp0_iter2_tmp_22_reg_273;
                ap_phi_reg_pp0_iter3_tmp_23_reg_285 <= ap_phi_reg_pp0_iter2_tmp_23_reg_285;
                ap_phi_reg_pp0_iter3_tmp_24_reg_297 <= ap_phi_reg_pp0_iter2_tmp_24_reg_297;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_exitcond_reg_557 <= exitcond_reg_557;
                ap_reg_pp0_iter1_or_cond_reg_570 <= or_cond_reg_570;
                ap_reg_pp0_iter1_tmp_7_reg_566 <= tmp_7_reg_566;
                exitcond_reg_557 <= exitcond_fu_327_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_exitcond_reg_557 <= ap_reg_pp0_iter1_exitcond_reg_557;
                ap_reg_pp0_iter2_or_cond_reg_570 <= ap_reg_pp0_iter1_or_cond_reg_570;
                ap_reg_pp0_iter2_tmp_7_reg_566 <= ap_reg_pp0_iter1_tmp_7_reg_566;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_547 <= i_V_fu_315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_339_p2 = ap_const_lv1_1) and (or_cond_fu_345_p2 = ap_const_lv1_0) and (exitcond_fu_327_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                not_tmp_s_reg_586 <= not_tmp_s_fu_362_p2;
                tmp_8_reg_580 <= tmp_8_fu_356_p2;
                tmp_s_reg_574 <= tmp_s_fu_350_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_327_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_cond_reg_570 <= or_cond_fu_345_p2;
                tmp_7_reg_566 <= tmp_7_fu_339_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_or_cond_reg_570 = ap_const_lv1_0) and (ap_reg_pp0_iter1_tmp_7_reg_566 = ap_const_lv1_0) and (ap_reg_pp0_iter1_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                s_val_0_reg_632 <= mul_fu_500_p2(19 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1))) then
                tmp_13_reg_597 <= tmp_13_fu_418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1))) then
                tmp_20_reg_592 <= tmp_20_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_5_reg_552 <= tmp_5_fu_321_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, exitcond1_fu_309_p2, ap_CS_fsm_state2, exitcond_fu_327_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_309_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond_fu_327_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((exitcond_fu_327_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(imag_1_data_stream_0_V_full_n, imag_1_data_stream_1_V_full_n, imag_1_data_stream_2_V_full_n, imag0_0_data_stream_0_V_empty_n, imag0_0_data_stream_1_V_empty_n, imag0_0_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_exitcond_reg_557, ap_enable_reg_pp0_iter1, imag3_0_data_stream_s_empty_n, ap_predicate_op58_read_state4, imag3_0_data_stream_1_empty_n, imag3_0_data_stream_2_empty_n, imag2_0_data_stream_s_empty_n, ap_predicate_op68_read_state4, imag2_0_data_stream_1_empty_n, imag2_0_data_stream_2_empty_n, imag3_0_data_stream_s_full_n, ap_predicate_op90_write_state4, imag3_0_data_stream_1_full_n, imag3_0_data_stream_2_full_n, ap_predicate_op97_read_state4, imag2_0_data_stream_s_full_n, imag2_0_data_stream_1_full_n, imag2_0_data_stream_2_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((imag2_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(imag_1_data_stream_0_V_full_n, imag_1_data_stream_1_V_full_n, imag_1_data_stream_2_V_full_n, imag0_0_data_stream_0_V_empty_n, imag0_0_data_stream_1_V_empty_n, imag0_0_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_exitcond_reg_557, ap_enable_reg_pp0_iter1, imag3_0_data_stream_s_empty_n, ap_predicate_op58_read_state4, imag3_0_data_stream_1_empty_n, imag3_0_data_stream_2_empty_n, imag2_0_data_stream_s_empty_n, ap_predicate_op68_read_state4, imag2_0_data_stream_1_empty_n, imag2_0_data_stream_2_empty_n, imag3_0_data_stream_s_full_n, ap_predicate_op90_write_state4, imag3_0_data_stream_1_full_n, imag3_0_data_stream_2_full_n, ap_predicate_op97_read_state4, imag2_0_data_stream_s_full_n, imag2_0_data_stream_1_full_n, imag2_0_data_stream_2_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((imag2_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(imag_1_data_stream_0_V_full_n, imag_1_data_stream_1_V_full_n, imag_1_data_stream_2_V_full_n, imag0_0_data_stream_0_V_empty_n, imag0_0_data_stream_1_V_empty_n, imag0_0_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_exitcond_reg_557, ap_enable_reg_pp0_iter1, imag3_0_data_stream_s_empty_n, ap_predicate_op58_read_state4, imag3_0_data_stream_1_empty_n, imag3_0_data_stream_2_empty_n, imag2_0_data_stream_s_empty_n, ap_predicate_op68_read_state4, imag2_0_data_stream_1_empty_n, imag2_0_data_stream_2_empty_n, imag3_0_data_stream_s_full_n, ap_predicate_op90_write_state4, imag3_0_data_stream_1_full_n, imag3_0_data_stream_2_full_n, ap_predicate_op97_read_state4, imag2_0_data_stream_s_full_n, imag2_0_data_stream_1_full_n, imag2_0_data_stream_2_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((imag2_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(imag0_0_data_stream_0_V_empty_n, imag0_0_data_stream_1_V_empty_n, imag0_0_data_stream_2_V_empty_n, imag3_0_data_stream_s_empty_n, ap_predicate_op58_read_state4, imag3_0_data_stream_1_empty_n, imag3_0_data_stream_2_empty_n, imag2_0_data_stream_s_empty_n, ap_predicate_op68_read_state4, imag2_0_data_stream_1_empty_n, imag2_0_data_stream_2_empty_n, imag3_0_data_stream_s_full_n, ap_predicate_op90_write_state4, imag3_0_data_stream_1_full_n, imag3_0_data_stream_2_full_n, ap_predicate_op97_read_state4, imag2_0_data_stream_s_full_n, imag2_0_data_stream_1_full_n, imag2_0_data_stream_2_full_n)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((imag2_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag0_0_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_full_n = ap_const_logic_0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag2_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_2_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_1_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)) or ((imag3_0_data_stream_s_empty_n = ap_const_logic_0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter3_assign_proc : process(imag_1_data_stream_0_V_full_n, imag_1_data_stream_1_V_full_n, imag_1_data_stream_2_V_full_n, ap_reg_pp0_iter2_exitcond_reg_557)
    begin
                ap_block_state6_pp0_stage0_iter3 <= (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (imag_1_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_182_assign_proc : process(exitcond_reg_557, or_cond_reg_570, tmp_7_reg_566)
    begin
                ap_condition_182 <= ((tmp_7_reg_566 = ap_const_lv1_1) and (or_cond_reg_570 = ap_const_lv1_0) and (exitcond_reg_557 = ap_const_lv1_0));
    end process;


    ap_condition_350_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_350 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_598_assign_proc : process(ap_block_pp0_stage0, ap_reg_pp0_iter1_exitcond_reg_557, ap_reg_pp0_iter1_tmp_7_reg_566, ap_reg_pp0_iter1_or_cond_reg_570, ap_enable_reg_pp0_iter2)
    begin
                ap_condition_598 <= ((ap_reg_pp0_iter1_or_cond_reg_570 = ap_const_lv1_0) and (ap_reg_pp0_iter1_tmp_7_reg_566 = ap_const_lv1_0) and (ap_reg_pp0_iter1_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_fu_327_p2)
    begin
        if ((exitcond_fu_327_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond1_fu_309_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_fu_309_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge256_in_in_phi_fu_267_p4_assign_proc : process(tmp_5_reg_552, tmp_20_reg_592, tmp_13_reg_597, ap_phi_reg_pp0_iter2_storemerge256_in_in_reg_264, ap_condition_598)
    begin
        if ((ap_const_boolean_1 = ap_condition_598)) then
            if ((tmp_5_reg_552 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge256_in_in_phi_fu_267_p4 <= tmp_13_reg_597;
            elsif ((tmp_5_reg_552 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge256_in_in_phi_fu_267_p4 <= tmp_20_reg_592;
            else 
                ap_phi_mux_storemerge256_in_in_phi_fu_267_p4 <= ap_phi_reg_pp0_iter2_storemerge256_in_in_reg_264;
            end if;
        else 
            ap_phi_mux_storemerge256_in_in_phi_fu_267_p4 <= ap_phi_reg_pp0_iter2_storemerge256_in_in_reg_264;
        end if; 
    end process;


    ap_phi_mux_tmp_22_phi_fu_276_p6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond_reg_557, ap_reg_pp0_iter2_tmp_7_reg_566, ap_reg_pp0_iter2_or_cond_reg_570, s_val_0_reg_632, ap_phi_reg_pp0_iter3_tmp_22_reg_273)
    begin
        if (((ap_reg_pp0_iter2_or_cond_reg_570 = ap_const_lv1_0) and (ap_reg_pp0_iter2_tmp_7_reg_566 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_tmp_22_phi_fu_276_p6 <= s_val_0_reg_632;
        else 
            ap_phi_mux_tmp_22_phi_fu_276_p6 <= ap_phi_reg_pp0_iter3_tmp_22_reg_273;
        end if; 
    end process;


    ap_phi_mux_tmp_23_phi_fu_288_p6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond_reg_557, ap_reg_pp0_iter2_tmp_7_reg_566, ap_reg_pp0_iter2_or_cond_reg_570, s_val_0_reg_632, ap_phi_reg_pp0_iter3_tmp_23_reg_285)
    begin
        if (((ap_reg_pp0_iter2_or_cond_reg_570 = ap_const_lv1_0) and (ap_reg_pp0_iter2_tmp_7_reg_566 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_tmp_23_phi_fu_288_p6 <= s_val_0_reg_632;
        else 
            ap_phi_mux_tmp_23_phi_fu_288_p6 <= ap_phi_reg_pp0_iter3_tmp_23_reg_285;
        end if; 
    end process;


    ap_phi_mux_tmp_24_phi_fu_300_p6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond_reg_557, ap_reg_pp0_iter2_tmp_7_reg_566, ap_reg_pp0_iter2_or_cond_reg_570, s_val_0_reg_632, ap_phi_reg_pp0_iter3_tmp_24_reg_297)
    begin
        if (((ap_reg_pp0_iter2_or_cond_reg_570 = ap_const_lv1_0) and (ap_reg_pp0_iter2_tmp_7_reg_566 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_tmp_24_phi_fu_300_p6 <= s_val_0_reg_632;
        else 
            ap_phi_mux_tmp_24_phi_fu_300_p6 <= ap_phi_reg_pp0_iter3_tmp_24_reg_297;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_22_reg_273 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_23_reg_285 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_24_reg_297 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_storemerge256_in_in_reg_264 <= "XXXXXXXXXX";

    ap_predicate_op58_read_state4_assign_proc : process(exitcond_reg_557, or_cond_reg_570, tmp_5_reg_552, tmp_7_reg_566)
    begin
                ap_predicate_op58_read_state4 <= ((or_cond_reg_570 = ap_const_lv1_0) and (tmp_7_reg_566 = ap_const_lv1_0) and (tmp_5_reg_552 = ap_const_lv1_0) and (exitcond_reg_557 = ap_const_lv1_0));
    end process;


    ap_predicate_op68_read_state4_assign_proc : process(exitcond_reg_557, or_cond_reg_570, tmp_5_reg_552, tmp_7_reg_566)
    begin
                ap_predicate_op68_read_state4 <= ((tmp_5_reg_552 = ap_const_lv1_1) and (or_cond_reg_570 = ap_const_lv1_0) and (tmp_7_reg_566 = ap_const_lv1_0) and (exitcond_reg_557 = ap_const_lv1_0));
    end process;


    ap_predicate_op90_write_state4_assign_proc : process(exitcond_reg_557, or_cond_reg_570, tmp_7_reg_566)
    begin
                ap_predicate_op90_write_state4 <= ((tmp_7_reg_566 = ap_const_lv1_1) and (or_cond_reg_570 = ap_const_lv1_0) and (exitcond_reg_557 = ap_const_lv1_0));
    end process;


    ap_predicate_op97_read_state4_assign_proc : process(exitcond_reg_557, or_cond_reg_570)
    begin
                ap_predicate_op97_read_state4 <= ((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    exitcond1_fu_309_p2 <= "1" when (t_V_reg_242 = ap_const_lv10_3C0) else "0";
    exitcond_fu_327_p2 <= "1" when (t_V_1_reg_253 = ap_const_lv11_500) else "0";
    i_V_fu_315_p2 <= std_logic_vector(unsigned(t_V_reg_242) + unsigned(ap_const_lv10_1));

    imag0_0_data_stream_0_V_blk_n_assign_proc : process(imag0_0_data_stream_0_V_empty_n, ap_block_pp0_stage0, exitcond_reg_557, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_570)
    begin
        if (((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_0_V_blk_n <= imag0_0_data_stream_0_V_empty_n;
        else 
            imag0_0_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imag0_0_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op97_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1))) then 
            imag0_0_data_stream_0_V_read <= ap_const_logic_1;
        else 
            imag0_0_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    imag0_0_data_stream_1_V_blk_n_assign_proc : process(imag0_0_data_stream_1_V_empty_n, ap_block_pp0_stage0, exitcond_reg_557, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_570)
    begin
        if (((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_1_V_blk_n <= imag0_0_data_stream_1_V_empty_n;
        else 
            imag0_0_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imag0_0_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op97_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1))) then 
            imag0_0_data_stream_1_V_read <= ap_const_logic_1;
        else 
            imag0_0_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    imag0_0_data_stream_2_V_blk_n_assign_proc : process(imag0_0_data_stream_2_V_empty_n, ap_block_pp0_stage0, exitcond_reg_557, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_570)
    begin
        if (((or_cond_reg_570 = ap_const_lv1_1) and (exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imag0_0_data_stream_2_V_blk_n <= imag0_0_data_stream_2_V_empty_n;
        else 
            imag0_0_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imag0_0_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op97_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1))) then 
            imag0_0_data_stream_2_V_read <= ap_const_logic_1;
        else 
            imag0_0_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    imag2_0_data_stream_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op68_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1))) then 
            imag2_0_data_stream_1_read <= ap_const_logic_1;
        else 
            imag2_0_data_stream_1_read <= ap_const_logic_0;
        end if; 
    end process;


    imag2_0_data_stream_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op97_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1))) then 
            imag2_0_data_stream_1_write <= ap_const_logic_1;
        else 
            imag2_0_data_stream_1_write <= ap_const_logic_0;
        end if; 
    end process;


    imag2_0_data_stream_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op68_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1))) then 
            imag2_0_data_stream_2_read <= ap_const_logic_1;
        else 
            imag2_0_data_stream_2_read <= ap_const_logic_0;
        end if; 
    end process;


    imag2_0_data_stream_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op97_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1))) then 
            imag2_0_data_stream_2_write <= ap_const_logic_1;
        else 
            imag2_0_data_stream_2_write <= ap_const_logic_0;
        end if; 
    end process;


    imag2_0_data_stream_s_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op68_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_read_state4 = ap_const_boolean_1))) then 
            imag2_0_data_stream_s_read <= ap_const_logic_1;
        else 
            imag2_0_data_stream_s_read <= ap_const_logic_0;
        end if; 
    end process;


    imag2_0_data_stream_s_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op97_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op97_read_state4 = ap_const_boolean_1))) then 
            imag2_0_data_stream_s_write <= ap_const_logic_1;
        else 
            imag2_0_data_stream_s_write <= ap_const_logic_0;
        end if; 
    end process;

    imag3_0_data_stream_1_din <= 
        ap_const_lv8_FF when (s_val_1_fu_448_p2(0) = '1') else 
        ap_const_lv8_0;

    imag3_0_data_stream_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1))) then 
            imag3_0_data_stream_1_read <= ap_const_logic_1;
        else 
            imag3_0_data_stream_1_read <= ap_const_logic_0;
        end if; 
    end process;


    imag3_0_data_stream_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op90_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1))) then 
            imag3_0_data_stream_1_write <= ap_const_logic_1;
        else 
            imag3_0_data_stream_1_write <= ap_const_logic_0;
        end if; 
    end process;

    imag3_0_data_stream_2_din <= 
        ap_const_lv8_FF when (s_val_2_fu_454_p2(0) = '1') else 
        ap_const_lv8_0;

    imag3_0_data_stream_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1))) then 
            imag3_0_data_stream_2_read <= ap_const_logic_1;
        else 
            imag3_0_data_stream_2_read <= ap_const_logic_0;
        end if; 
    end process;


    imag3_0_data_stream_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op90_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1))) then 
            imag3_0_data_stream_2_write <= ap_const_logic_1;
        else 
            imag3_0_data_stream_2_write <= ap_const_logic_0;
        end if; 
    end process;

    imag3_0_data_stream_s_din <= 
        ap_const_lv8_FF when (s_val_0_3_fu_438_p2(0) = '1') else 
        ap_const_lv8_0;

    imag3_0_data_stream_s_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_read_state4 = ap_const_boolean_1))) then 
            imag3_0_data_stream_s_read <= ap_const_logic_1;
        else 
            imag3_0_data_stream_s_read <= ap_const_logic_0;
        end if; 
    end process;


    imag3_0_data_stream_s_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op90_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op90_write_state4 = ap_const_boolean_1))) then 
            imag3_0_data_stream_s_write <= ap_const_logic_1;
        else 
            imag3_0_data_stream_s_write <= ap_const_logic_0;
        end if; 
    end process;


    imag_1_data_stream_0_V_blk_n_assign_proc : process(imag_1_data_stream_0_V_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond_reg_557)
    begin
        if (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            imag_1_data_stream_0_V_blk_n <= imag_1_data_stream_0_V_full_n;
        else 
            imag_1_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imag_1_data_stream_0_V_din <= ap_phi_mux_tmp_22_phi_fu_276_p6;

    imag_1_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_exitcond_reg_557, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            imag_1_data_stream_0_V_write <= ap_const_logic_1;
        else 
            imag_1_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    imag_1_data_stream_1_V_blk_n_assign_proc : process(imag_1_data_stream_1_V_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond_reg_557)
    begin
        if (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            imag_1_data_stream_1_V_blk_n <= imag_1_data_stream_1_V_full_n;
        else 
            imag_1_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imag_1_data_stream_1_V_din <= ap_phi_mux_tmp_23_phi_fu_288_p6;

    imag_1_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_exitcond_reg_557, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            imag_1_data_stream_1_V_write <= ap_const_logic_1;
        else 
            imag_1_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    imag_1_data_stream_2_V_blk_n_assign_proc : process(imag_1_data_stream_2_V_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond_reg_557)
    begin
        if (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            imag_1_data_stream_2_V_blk_n <= imag_1_data_stream_2_V_full_n;
        else 
            imag_1_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imag_1_data_stream_2_V_din <= ap_phi_mux_tmp_24_phi_fu_300_p6;

    imag_1_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_exitcond_reg_557, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter2_exitcond_reg_557 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            imag_1_data_stream_2_V_write <= ap_const_logic_1;
        else 
            imag_1_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(exitcond1_fu_309_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_fu_309_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_333_p2 <= std_logic_vector(unsigned(t_V_1_reg_253) + unsigned(ap_const_lv11_1));
    mul_fu_500_p0 <= mul_fu_500_p00(10 - 1 downto 0);
    mul_fu_500_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_storemerge256_in_in_phi_fu_267_p4),22));
    mul_fu_500_p1 <= ap_const_lv22_556(12 - 1 downto 0);
    not_tmp_1_fu_424_p2 <= (tmp_8_reg_580 xor ap_const_lv1_1);
    not_tmp_2_fu_443_p2 <= (tmp_s_reg_574 xor ap_const_lv1_1);
    not_tmp_s_fu_362_p2 <= "1" when (unsigned(t_V_1_reg_253) > unsigned(ap_const_lv11_1DF)) else "0";
    or_cond_fu_345_p2 <= (tmp_7_fu_339_p2 and tmp_5_reg_552);
    p_not_tmp_1_fu_434_p2 <= (tmp_8_reg_580 or not_tmp_s_reg_586);
    p_not_tmp_s_fu_429_p2 <= (not_tmp_s_reg_586 and not_tmp_1_fu_424_p2);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    s_val_0_3_fu_438_p2 <= (tmp_s_reg_574 or p_not_tmp_s_fu_429_p2);
    s_val_1_fu_448_p2 <= (p_not_tmp_1_fu_434_p2 and not_tmp_2_fu_443_p2);
    s_val_2_fu_454_p2 <= (not_tmp_2_fu_443_p2 and not_tmp_1_fu_424_p2);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_12_fu_404_p2 <= std_logic_vector(unsigned(tmp_16_cast_fu_400_p1) + unsigned(tmp_15_cast_fu_396_p1));
    tmp_13_fu_418_p2 <= std_logic_vector(unsigned(tmp_18_cast_fu_410_p1) + unsigned(tmp_17_cast_fu_414_p1));
    tmp_15_cast_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imag2_0_data_stream_s_dout),9));
    tmp_16_cast_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imag2_0_data_stream_1_dout),9));
    tmp_17_cast_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imag2_0_data_stream_2_dout),10));
    tmp_18_cast_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_404_p2),10));
    tmp_18_fu_376_p2 <= std_logic_vector(unsigned(tmp_23_cast_fu_372_p1) + unsigned(tmp_22_cast_fu_368_p1));
    tmp_20_fu_390_p2 <= std_logic_vector(unsigned(tmp_25_cast_fu_382_p1) + unsigned(tmp_24_cast_fu_386_p1));
    tmp_22_cast_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imag3_0_data_stream_s_dout),9));
    tmp_23_cast_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imag3_0_data_stream_1_dout),9));
    tmp_24_cast_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imag3_0_data_stream_2_dout),10));
    tmp_25_cast_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_376_p2),10));
    tmp_3_fu_460_p3 <= 
        ap_const_lv8_FF when (s_val_2_fu_454_p2(0) = '1') else 
        ap_const_lv8_0;
    tmp_5_fu_321_p2 <= "1" when (unsigned(t_V_reg_242) < unsigned(ap_const_lv10_1E0)) else "0";
    tmp_6_fu_469_p3 <= 
        ap_const_lv8_FF when (s_val_1_fu_448_p2(0) = '1') else 
        ap_const_lv8_0;
    tmp_7_fu_339_p2 <= "1" when (unsigned(t_V_1_reg_253) < unsigned(ap_const_lv11_280)) else "0";
    tmp_8_fu_356_p2 <= "1" when (unsigned(t_V_1_reg_253) < unsigned(ap_const_lv11_140)) else "0";
    tmp_9_fu_478_p3 <= 
        ap_const_lv8_FF when (s_val_0_3_fu_438_p2(0) = '1') else 
        ap_const_lv8_0;
    tmp_s_fu_350_p2 <= "1" when (unsigned(t_V_1_reg_253) < unsigned(ap_const_lv11_A0)) else "0";
end behav;
