// Seed: 3630022246
module module_0 (
    input tri1  id_0,
    input uwire id_1,
    input wand  id_2,
    input wand  id_3
);
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri  id_2,
    input tri0 id_3,
    input tri  id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_2 = 0;
  always @(posedge 1) $clog2(86);
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output tri id_1;
  logic id_16;
  assign id_1 = 1;
endmodule
module module_3 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2
    , id_7,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5
);
  always @(id_1) begin : LABEL_0
    $signed(24);
    ;
  end
  assign id_7 = -1;
  wire [-1 : 1] id_8;
  wire id_9;
  ;
  logic id_10 = id_2 - 1, id_11;
  module_2 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9,
      id_11,
      id_8
  );
endmodule
