# TCL File Generated by Component Editor 16.0
# Tue Feb 21 17:59:48 CET 2017
# DO NOT MODIFY


# 
# MTL_ip "MTL_ip" v1.0
#  2017.02.21.17:59:48
# 
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module MTL_ip
# 
set_module_property DESCRIPTION ""
set_module_property NAME MTL_ip
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME MTL_ip
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL MTL_custom_ip
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file MTL_custom_ip.sv SYSTEM_VERILOG PATH MTL_custom_ip.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point s0
# 
add_interface s0 avalon end
set_interface_property s0 addressUnits WORDS
set_interface_property s0 associatedClock clock_sink
set_interface_property s0 associatedReset reset_sink
set_interface_property s0 bitsPerSymbol 8
set_interface_property s0 burstOnBurstBoundariesOnly false
set_interface_property s0 burstcountUnits WORDS
set_interface_property s0 explicitAddressSpan 0
set_interface_property s0 holdTime 0
set_interface_property s0 linewrapBursts false
set_interface_property s0 maximumPendingReadTransactions 0
set_interface_property s0 maximumPendingWriteTransactions 0
set_interface_property s0 readLatency 0
set_interface_property s0 readWaitTime 1
set_interface_property s0 setupTime 0
set_interface_property s0 timingUnits Cycles
set_interface_property s0 writeWaitTime 0
set_interface_property s0 ENABLED true
set_interface_property s0 EXPORT_OF ""
set_interface_property s0 PORT_NAME_MAP ""
set_interface_property s0 CMSIS_SVD_VARIABLES ""
set_interface_property s0 SVD_ADDRESS_GROUP ""

add_interface_port s0 avs_s0_address address Input 8
add_interface_port s0 avs_s0_read read Input 1
add_interface_port s0 avs_s0_readdata readdata Output 32
add_interface_port s0 avs_s0_write write Input 1
add_interface_port s0 avs_s0_writedata writedata Input 32
add_interface_port s0 avs_s0_waitrequest waitrequest Output 1
set_interface_assignment s0 embeddedsw.configuration.isFlash 0
set_interface_assignment s0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_reset reset_n Input 1


# 
# connection point MTL_conduit
# 
add_interface MTL_conduit conduit end
set_interface_property MTL_conduit associatedClock ""
set_interface_property MTL_conduit associatedReset ""
set_interface_property MTL_conduit ENABLED true
set_interface_property MTL_conduit EXPORT_OF ""
set_interface_property MTL_conduit PORT_NAME_MAP ""
set_interface_property MTL_conduit CMSIS_SVD_VARIABLES ""
set_interface_property MTL_conduit SVD_ADDRESS_GROUP ""

add_interface_port MTL_conduit MTL_DCLK export Output 1
add_interface_port MTL_conduit MTL_HSD export Output 1
add_interface_port MTL_conduit MTL_VSD export Output 1
add_interface_port MTL_conduit MTL_TOUCH_I2C_SCL export Output 1
add_interface_port MTL_conduit MTL_TOUCH_I2C_SDA export Bidir 1
add_interface_port MTL_conduit MTL_TOUCH_INT_n export Input 1
add_interface_port MTL_conduit MTL_R export Output 8
add_interface_port MTL_conduit MTL_G export Output 8
add_interface_port MTL_conduit MTL_B export Output 8


# 
# connection point SDRAM_conduit
# 
add_interface SDRAM_conduit conduit end
set_interface_property SDRAM_conduit associatedClock ""
set_interface_property SDRAM_conduit associatedReset ""
set_interface_property SDRAM_conduit ENABLED true
set_interface_property SDRAM_conduit EXPORT_OF ""
set_interface_property SDRAM_conduit PORT_NAME_MAP ""
set_interface_property SDRAM_conduit CMSIS_SVD_VARIABLES ""
set_interface_property SDRAM_conduit SVD_ADDRESS_GROUP ""

add_interface_port SDRAM_conduit DRAM_ADDR export Output 13
add_interface_port SDRAM_conduit DRAM_BA export Output 2
add_interface_port SDRAM_conduit DRAM_CAS_N export Output 1
add_interface_port SDRAM_conduit DRAM_CKE export Output 1
add_interface_port SDRAM_conduit DRAM_CLK export Output 1
add_interface_port SDRAM_conduit DRAM_CS_N export Output 1
add_interface_port SDRAM_conduit DRAM_DQ export Bidir 16
add_interface_port SDRAM_conduit DRAM_DQM export Output 2
add_interface_port SDRAM_conduit DRAM_RAS_N export Output 1
add_interface_port SDRAM_conduit DRAM_WE_N export Output 1


# 
# connection point SPI_conduit
# 
add_interface SPI_conduit conduit end
set_interface_property SPI_conduit associatedClock ""
set_interface_property SPI_conduit associatedReset ""
set_interface_property SPI_conduit ENABLED true
set_interface_property SPI_conduit EXPORT_OF ""
set_interface_property SPI_conduit PORT_NAME_MAP ""
set_interface_property SPI_conduit CMSIS_SVD_VARIABLES ""
set_interface_property SPI_conduit SVD_ADDRESS_GROUP ""

add_interface_port SPI_conduit iSPI_CLK export Input 1
add_interface_port SPI_conduit iSPI_CS export Input 1
add_interface_port SPI_conduit iSPI_MOSI export Input 1
add_interface_port SPI_conduit oSPI_MISO export Output 1

