|test
SW[0] => five_to_one_mult_comp:M0.Y[0]
SW[1] => five_to_one_mult_comp:M0.Y[1]
SW[2] => five_to_one_mult_comp:M0.Y[2]
SW[3] => five_to_one_mult_comp:M0.X[0]
SW[4] => five_to_one_mult_comp:M0.X[1]
SW[5] => five_to_one_mult_comp:M0.X[2]
SW[6] => five_to_one_mult_comp:M0.W[0]
SW[7] => five_to_one_mult_comp:M0.W[1]
SW[8] => five_to_one_mult_comp:M0.W[2]
SW[9] => five_to_one_mult_comp:M0.V[0]
SW[10] => five_to_one_mult_comp:M0.V[1]
SW[11] => five_to_one_mult_comp:M0.V[2]
SW[12] => five_to_one_mult_comp:M0.U[0]
SW[13] => five_to_one_mult_comp:M0.U[1]
SW[14] => five_to_one_mult_comp:M0.U[2]
SW[15] => five_to_one_mult_comp:M0.S[0]
SW[16] => five_to_one_mult_comp:M0.S[1]
SW[17] => five_to_one_mult_comp:M0.S[2]
HEX0[2] <= five_to_one_mult_comp:M0.M[0]
HEX0[1] <= five_to_one_mult_comp:M0.M[1]
HEX0[0] <= five_to_one_mult_comp:M0.M[2]


|test|five_to_one_mult_comp:M0
S[0] => Mux2.IN5
S[0] => Mux1.IN5
S[0] => Mux0.IN5
S[1] => Mux2.IN4
S[1] => Mux1.IN4
S[1] => Mux0.IN4
S[2] => Mux2.IN3
S[2] => Mux1.IN3
S[2] => Mux0.IN3
U[0] => Mux2.IN6
U[1] => Mux1.IN6
U[2] => Mux0.IN6
V[0] => Mux2.IN7
V[1] => Mux1.IN7
V[2] => Mux0.IN7
W[0] => Mux2.IN8
W[1] => Mux1.IN8
W[2] => Mux0.IN8
X[0] => Mux2.IN9
X[1] => Mux1.IN9
X[2] => Mux0.IN9
Y[0] => Mux2.IN10
Y[1] => Mux1.IN10
Y[2] => Mux0.IN10
LEDG[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


