// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1chan (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_image_0_V_address0,
        in_image_0_V_ce0,
        in_image_0_V_q0,
        in_image_0_V_address1,
        in_image_0_V_ce1,
        in_image_0_V_q1,
        in_image_1_V_address0,
        in_image_1_V_ce0,
        in_image_1_V_q0,
        in_image_1_V_address1,
        in_image_1_V_ce1,
        in_image_1_V_q1,
        in_image_2_V_address0,
        in_image_2_V_ce0,
        in_image_2_V_q0,
        in_image_2_V_address1,
        in_image_2_V_ce1,
        in_image_2_V_q1,
        in_image_3_V_address0,
        in_image_3_V_ce0,
        in_image_3_V_q0,
        in_image_3_V_address1,
        in_image_3_V_ce1,
        in_image_3_V_q1,
        in_image_4_V_address0,
        in_image_4_V_ce0,
        in_image_4_V_q0,
        in_image_4_V_address1,
        in_image_4_V_ce1,
        in_image_4_V_q1,
        in_image_5_V_address0,
        in_image_5_V_ce0,
        in_image_5_V_q0,
        in_image_5_V_address1,
        in_image_5_V_ce1,
        in_image_5_V_q1,
        in_image_6_V_address0,
        in_image_6_V_ce0,
        in_image_6_V_q0,
        in_image_6_V_address1,
        in_image_6_V_ce1,
        in_image_6_V_q1,
        in_image_7_V_address0,
        in_image_7_V_ce0,
        in_image_7_V_q0,
        in_image_7_V_address1,
        in_image_7_V_ce1,
        in_image_7_V_q1,
        in_image_8_V_address0,
        in_image_8_V_ce0,
        in_image_8_V_q0,
        in_image_8_V_address1,
        in_image_8_V_ce1,
        in_image_8_V_q1,
        in_image_9_V_address0,
        in_image_9_V_ce0,
        in_image_9_V_q0,
        in_image_9_V_address1,
        in_image_9_V_ce1,
        in_image_9_V_q1,
        in_image_10_V_address0,
        in_image_10_V_ce0,
        in_image_10_V_q0,
        in_image_10_V_address1,
        in_image_10_V_ce1,
        in_image_10_V_q1,
        in_image_11_V_address0,
        in_image_11_V_ce0,
        in_image_11_V_q0,
        in_image_11_V_address1,
        in_image_11_V_ce1,
        in_image_11_V_q1,
        in_image_12_V_address0,
        in_image_12_V_ce0,
        in_image_12_V_q0,
        in_image_12_V_address1,
        in_image_12_V_ce1,
        in_image_12_V_q1,
        in_image_13_V_address0,
        in_image_13_V_ce0,
        in_image_13_V_q0,
        in_image_13_V_address1,
        in_image_13_V_ce1,
        in_image_13_V_q1,
        in_image_14_V_address0,
        in_image_14_V_ce0,
        in_image_14_V_q0,
        in_image_14_V_address1,
        in_image_14_V_ce1,
        in_image_14_V_q1,
        in_image_15_V_address0,
        in_image_15_V_ce0,
        in_image_15_V_q0,
        in_image_15_V_address1,
        in_image_15_V_ce1,
        in_image_15_V_q1,
        in_image_16_V_address0,
        in_image_16_V_ce0,
        in_image_16_V_q0,
        in_image_16_V_address1,
        in_image_16_V_ce1,
        in_image_16_V_q1,
        in_image_17_V_address0,
        in_image_17_V_ce0,
        in_image_17_V_q0,
        in_image_17_V_address1,
        in_image_17_V_ce1,
        in_image_17_V_q1,
        in_image_18_V_address0,
        in_image_18_V_ce0,
        in_image_18_V_q0,
        in_image_18_V_address1,
        in_image_18_V_ce1,
        in_image_18_V_q1,
        in_image_19_V_address0,
        in_image_19_V_ce0,
        in_image_19_V_q0,
        in_image_19_V_address1,
        in_image_19_V_ce1,
        in_image_19_V_q1,
        in_image_20_V_address0,
        in_image_20_V_ce0,
        in_image_20_V_q0,
        in_image_20_V_address1,
        in_image_20_V_ce1,
        in_image_20_V_q1,
        in_image_21_V_address0,
        in_image_21_V_ce0,
        in_image_21_V_q0,
        in_image_21_V_address1,
        in_image_21_V_ce1,
        in_image_21_V_q1,
        in_image_22_V_address0,
        in_image_22_V_ce0,
        in_image_22_V_q0,
        in_image_22_V_address1,
        in_image_22_V_ce1,
        in_image_22_V_q1,
        in_image_23_V_address0,
        in_image_23_V_ce0,
        in_image_23_V_q0,
        in_image_23_V_address1,
        in_image_23_V_ce1,
        in_image_23_V_q1,
        in_image_24_V_address0,
        in_image_24_V_ce0,
        in_image_24_V_q0,
        in_image_24_V_address1,
        in_image_24_V_ce1,
        in_image_24_V_q1,
        in_image_25_V_address0,
        in_image_25_V_ce0,
        in_image_25_V_q0,
        in_image_25_V_address1,
        in_image_25_V_ce1,
        in_image_25_V_q1,
        in_image_26_V_address0,
        in_image_26_V_ce0,
        in_image_26_V_q0,
        in_image_26_V_address1,
        in_image_26_V_ce1,
        in_image_26_V_q1,
        in_image_27_V_address0,
        in_image_27_V_ce0,
        in_image_27_V_q0,
        in_image_27_V_address1,
        in_image_27_V_ce1,
        in_image_27_V_q1,
        out_image_0_V_address0,
        out_image_0_V_ce0,
        out_image_0_V_we0,
        out_image_0_V_d0,
        out_image_1_V_address0,
        out_image_1_V_ce0,
        out_image_1_V_we0,
        out_image_1_V_d0,
        out_image_2_V_address0,
        out_image_2_V_ce0,
        out_image_2_V_we0,
        out_image_2_V_d0,
        out_image_3_V_address0,
        out_image_3_V_ce0,
        out_image_3_V_we0,
        out_image_3_V_d0,
        out_image_4_V_address0,
        out_image_4_V_ce0,
        out_image_4_V_we0,
        out_image_4_V_d0,
        out_image_5_V_address0,
        out_image_5_V_ce0,
        out_image_5_V_we0,
        out_image_5_V_d0,
        out_image_6_V_address0,
        out_image_6_V_ce0,
        out_image_6_V_we0,
        out_image_6_V_d0,
        out_image_7_V_address0,
        out_image_7_V_ce0,
        out_image_7_V_we0,
        out_image_7_V_d0,
        out_image_8_V_address0,
        out_image_8_V_ce0,
        out_image_8_V_we0,
        out_image_8_V_d0,
        out_image_9_V_address0,
        out_image_9_V_ce0,
        out_image_9_V_we0,
        out_image_9_V_d0,
        out_image_10_V_address0,
        out_image_10_V_ce0,
        out_image_10_V_we0,
        out_image_10_V_d0,
        out_image_11_V_address0,
        out_image_11_V_ce0,
        out_image_11_V_we0,
        out_image_11_V_d0,
        out_image_12_V_address0,
        out_image_12_V_ce0,
        out_image_12_V_we0,
        out_image_12_V_d0,
        out_image_13_V_address0,
        out_image_13_V_ce0,
        out_image_13_V_we0,
        out_image_13_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [4:0] in_image_0_V_address0;
output   in_image_0_V_ce0;
input  [47:0] in_image_0_V_q0;
output  [4:0] in_image_0_V_address1;
output   in_image_0_V_ce1;
input  [47:0] in_image_0_V_q1;
output  [4:0] in_image_1_V_address0;
output   in_image_1_V_ce0;
input  [47:0] in_image_1_V_q0;
output  [4:0] in_image_1_V_address1;
output   in_image_1_V_ce1;
input  [47:0] in_image_1_V_q1;
output  [4:0] in_image_2_V_address0;
output   in_image_2_V_ce0;
input  [47:0] in_image_2_V_q0;
output  [4:0] in_image_2_V_address1;
output   in_image_2_V_ce1;
input  [47:0] in_image_2_V_q1;
output  [4:0] in_image_3_V_address0;
output   in_image_3_V_ce0;
input  [47:0] in_image_3_V_q0;
output  [4:0] in_image_3_V_address1;
output   in_image_3_V_ce1;
input  [47:0] in_image_3_V_q1;
output  [4:0] in_image_4_V_address0;
output   in_image_4_V_ce0;
input  [47:0] in_image_4_V_q0;
output  [4:0] in_image_4_V_address1;
output   in_image_4_V_ce1;
input  [47:0] in_image_4_V_q1;
output  [4:0] in_image_5_V_address0;
output   in_image_5_V_ce0;
input  [47:0] in_image_5_V_q0;
output  [4:0] in_image_5_V_address1;
output   in_image_5_V_ce1;
input  [47:0] in_image_5_V_q1;
output  [4:0] in_image_6_V_address0;
output   in_image_6_V_ce0;
input  [47:0] in_image_6_V_q0;
output  [4:0] in_image_6_V_address1;
output   in_image_6_V_ce1;
input  [47:0] in_image_6_V_q1;
output  [4:0] in_image_7_V_address0;
output   in_image_7_V_ce0;
input  [47:0] in_image_7_V_q0;
output  [4:0] in_image_7_V_address1;
output   in_image_7_V_ce1;
input  [47:0] in_image_7_V_q1;
output  [4:0] in_image_8_V_address0;
output   in_image_8_V_ce0;
input  [47:0] in_image_8_V_q0;
output  [4:0] in_image_8_V_address1;
output   in_image_8_V_ce1;
input  [47:0] in_image_8_V_q1;
output  [4:0] in_image_9_V_address0;
output   in_image_9_V_ce0;
input  [47:0] in_image_9_V_q0;
output  [4:0] in_image_9_V_address1;
output   in_image_9_V_ce1;
input  [47:0] in_image_9_V_q1;
output  [4:0] in_image_10_V_address0;
output   in_image_10_V_ce0;
input  [47:0] in_image_10_V_q0;
output  [4:0] in_image_10_V_address1;
output   in_image_10_V_ce1;
input  [47:0] in_image_10_V_q1;
output  [4:0] in_image_11_V_address0;
output   in_image_11_V_ce0;
input  [47:0] in_image_11_V_q0;
output  [4:0] in_image_11_V_address1;
output   in_image_11_V_ce1;
input  [47:0] in_image_11_V_q1;
output  [4:0] in_image_12_V_address0;
output   in_image_12_V_ce0;
input  [47:0] in_image_12_V_q0;
output  [4:0] in_image_12_V_address1;
output   in_image_12_V_ce1;
input  [47:0] in_image_12_V_q1;
output  [4:0] in_image_13_V_address0;
output   in_image_13_V_ce0;
input  [47:0] in_image_13_V_q0;
output  [4:0] in_image_13_V_address1;
output   in_image_13_V_ce1;
input  [47:0] in_image_13_V_q1;
output  [4:0] in_image_14_V_address0;
output   in_image_14_V_ce0;
input  [47:0] in_image_14_V_q0;
output  [4:0] in_image_14_V_address1;
output   in_image_14_V_ce1;
input  [47:0] in_image_14_V_q1;
output  [4:0] in_image_15_V_address0;
output   in_image_15_V_ce0;
input  [47:0] in_image_15_V_q0;
output  [4:0] in_image_15_V_address1;
output   in_image_15_V_ce1;
input  [47:0] in_image_15_V_q1;
output  [4:0] in_image_16_V_address0;
output   in_image_16_V_ce0;
input  [47:0] in_image_16_V_q0;
output  [4:0] in_image_16_V_address1;
output   in_image_16_V_ce1;
input  [47:0] in_image_16_V_q1;
output  [4:0] in_image_17_V_address0;
output   in_image_17_V_ce0;
input  [47:0] in_image_17_V_q0;
output  [4:0] in_image_17_V_address1;
output   in_image_17_V_ce1;
input  [47:0] in_image_17_V_q1;
output  [4:0] in_image_18_V_address0;
output   in_image_18_V_ce0;
input  [47:0] in_image_18_V_q0;
output  [4:0] in_image_18_V_address1;
output   in_image_18_V_ce1;
input  [47:0] in_image_18_V_q1;
output  [4:0] in_image_19_V_address0;
output   in_image_19_V_ce0;
input  [47:0] in_image_19_V_q0;
output  [4:0] in_image_19_V_address1;
output   in_image_19_V_ce1;
input  [47:0] in_image_19_V_q1;
output  [4:0] in_image_20_V_address0;
output   in_image_20_V_ce0;
input  [47:0] in_image_20_V_q0;
output  [4:0] in_image_20_V_address1;
output   in_image_20_V_ce1;
input  [47:0] in_image_20_V_q1;
output  [4:0] in_image_21_V_address0;
output   in_image_21_V_ce0;
input  [47:0] in_image_21_V_q0;
output  [4:0] in_image_21_V_address1;
output   in_image_21_V_ce1;
input  [47:0] in_image_21_V_q1;
output  [4:0] in_image_22_V_address0;
output   in_image_22_V_ce0;
input  [47:0] in_image_22_V_q0;
output  [4:0] in_image_22_V_address1;
output   in_image_22_V_ce1;
input  [47:0] in_image_22_V_q1;
output  [4:0] in_image_23_V_address0;
output   in_image_23_V_ce0;
input  [47:0] in_image_23_V_q0;
output  [4:0] in_image_23_V_address1;
output   in_image_23_V_ce1;
input  [47:0] in_image_23_V_q1;
output  [4:0] in_image_24_V_address0;
output   in_image_24_V_ce0;
input  [47:0] in_image_24_V_q0;
output  [4:0] in_image_24_V_address1;
output   in_image_24_V_ce1;
input  [47:0] in_image_24_V_q1;
output  [4:0] in_image_25_V_address0;
output   in_image_25_V_ce0;
input  [47:0] in_image_25_V_q0;
output  [4:0] in_image_25_V_address1;
output   in_image_25_V_ce1;
input  [47:0] in_image_25_V_q1;
output  [4:0] in_image_26_V_address0;
output   in_image_26_V_ce0;
input  [47:0] in_image_26_V_q0;
output  [4:0] in_image_26_V_address1;
output   in_image_26_V_ce1;
input  [47:0] in_image_26_V_q1;
output  [4:0] in_image_27_V_address0;
output   in_image_27_V_ce0;
input  [47:0] in_image_27_V_q0;
output  [4:0] in_image_27_V_address1;
output   in_image_27_V_ce1;
input  [47:0] in_image_27_V_q1;
output  [3:0] out_image_0_V_address0;
output   out_image_0_V_ce0;
output   out_image_0_V_we0;
output  [24:0] out_image_0_V_d0;
output  [3:0] out_image_1_V_address0;
output   out_image_1_V_ce0;
output   out_image_1_V_we0;
output  [24:0] out_image_1_V_d0;
output  [3:0] out_image_2_V_address0;
output   out_image_2_V_ce0;
output   out_image_2_V_we0;
output  [24:0] out_image_2_V_d0;
output  [3:0] out_image_3_V_address0;
output   out_image_3_V_ce0;
output   out_image_3_V_we0;
output  [24:0] out_image_3_V_d0;
output  [3:0] out_image_4_V_address0;
output   out_image_4_V_ce0;
output   out_image_4_V_we0;
output  [24:0] out_image_4_V_d0;
output  [3:0] out_image_5_V_address0;
output   out_image_5_V_ce0;
output   out_image_5_V_we0;
output  [24:0] out_image_5_V_d0;
output  [3:0] out_image_6_V_address0;
output   out_image_6_V_ce0;
output   out_image_6_V_we0;
output  [24:0] out_image_6_V_d0;
output  [3:0] out_image_7_V_address0;
output   out_image_7_V_ce0;
output   out_image_7_V_we0;
output  [24:0] out_image_7_V_d0;
output  [3:0] out_image_8_V_address0;
output   out_image_8_V_ce0;
output   out_image_8_V_we0;
output  [24:0] out_image_8_V_d0;
output  [3:0] out_image_9_V_address0;
output   out_image_9_V_ce0;
output   out_image_9_V_we0;
output  [24:0] out_image_9_V_d0;
output  [3:0] out_image_10_V_address0;
output   out_image_10_V_ce0;
output   out_image_10_V_we0;
output  [24:0] out_image_10_V_d0;
output  [3:0] out_image_11_V_address0;
output   out_image_11_V_ce0;
output   out_image_11_V_we0;
output  [24:0] out_image_11_V_d0;
output  [3:0] out_image_12_V_address0;
output   out_image_12_V_ce0;
output   out_image_12_V_we0;
output  [24:0] out_image_12_V_d0;
output  [3:0] out_image_13_V_address0;
output   out_image_13_V_ce0;
output   out_image_13_V_we0;
output  [24:0] out_image_13_V_d0;

reg ap_done;
reg ap_idle;
reg in_image_0_V_ce0;
reg in_image_0_V_ce1;
reg in_image_1_V_ce0;
reg in_image_1_V_ce1;
reg in_image_2_V_ce0;
reg in_image_2_V_ce1;
reg in_image_3_V_ce0;
reg in_image_3_V_ce1;
reg in_image_4_V_ce0;
reg in_image_4_V_ce1;
reg in_image_5_V_ce0;
reg in_image_5_V_ce1;
reg in_image_6_V_ce0;
reg in_image_6_V_ce1;
reg in_image_7_V_ce0;
reg in_image_7_V_ce1;
reg in_image_8_V_ce0;
reg in_image_8_V_ce1;
reg in_image_9_V_ce0;
reg in_image_9_V_ce1;
reg in_image_10_V_ce0;
reg in_image_10_V_ce1;
reg in_image_11_V_ce0;
reg in_image_11_V_ce1;
reg in_image_12_V_ce0;
reg in_image_12_V_ce1;
reg in_image_13_V_ce0;
reg in_image_13_V_ce1;
reg in_image_14_V_ce0;
reg in_image_14_V_ce1;
reg in_image_15_V_ce0;
reg in_image_15_V_ce1;
reg in_image_16_V_ce0;
reg in_image_16_V_ce1;
reg in_image_17_V_ce0;
reg in_image_17_V_ce1;
reg in_image_18_V_ce0;
reg in_image_18_V_ce1;
reg in_image_19_V_ce0;
reg in_image_19_V_ce1;
reg in_image_20_V_ce0;
reg in_image_20_V_ce1;
reg in_image_21_V_ce0;
reg in_image_21_V_ce1;
reg in_image_22_V_ce0;
reg in_image_22_V_ce1;
reg in_image_23_V_ce0;
reg in_image_23_V_ce1;
reg in_image_24_V_ce0;
reg in_image_24_V_ce1;
reg in_image_25_V_ce0;
reg in_image_25_V_ce1;
reg in_image_26_V_ce0;
reg in_image_26_V_ce1;
reg in_image_27_V_ce0;
reg in_image_27_V_ce1;
reg out_image_0_V_ce0;
reg out_image_0_V_we0;
reg out_image_1_V_ce0;
reg out_image_1_V_we0;
reg out_image_2_V_ce0;
reg out_image_2_V_we0;
reg out_image_3_V_ce0;
reg out_image_3_V_we0;
reg out_image_4_V_ce0;
reg out_image_4_V_we0;
reg out_image_5_V_ce0;
reg out_image_5_V_we0;
reg out_image_6_V_ce0;
reg out_image_6_V_we0;
reg out_image_7_V_ce0;
reg out_image_7_V_we0;
reg out_image_8_V_ce0;
reg out_image_8_V_we0;
reg out_image_9_V_ce0;
reg out_image_9_V_we0;
reg out_image_10_V_ce0;
reg out_image_10_V_we0;
reg out_image_11_V_ce0;
reg out_image_11_V_we0;
reg out_image_12_V_ce0;
reg out_image_12_V_we0;
reg out_image_13_V_ce0;
reg out_image_13_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] exitcond_flatten_reg_1920;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_14_reg_1090;
reg   [4:0] j4_reg_1104;
reg   [4:0] i3_reg_1118;
reg   [7:0] indvar_flatten2_reg_1132;
reg   [24:0] p_Val2_5_reg_1212;
reg   [47:0] p_Val2_8_reg_1255;
reg   [31:0] y_s_reg_1289;
reg   [31:0] x_s_reg_1303;
wire   [4:0] i_mid2_fu_1365_p3;
reg   [4:0] i_mid2_reg_1616;
wire    ap_enable_reg_pp0_iter0;
wire   [7:0] indvar_flatten_next_fu_1405_p2;
reg   [7:0] indvar_flatten_next_reg_1691;
wire   [4:0] tmp_41_t_fu_1449_p2;
reg   [4:0] tmp_41_t_reg_1766;
wire   [4:0] j_fu_1455_p2;
reg   [4:0] j_reg_1910;
wire   [0:0] tmp_s_fu_1461_p2;
reg   [0:0] tmp_s_reg_1915;
wire   [0:0] exitcond_flatten_fu_1467_p2;
reg   [0:0] exitcond_flatten_reg_1920_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_1920_pp0_iter2_reg;
wire   [0:0] tmp_6_fu_1492_p2;
wire   [0:0] tmp_8_fu_1517_p2;
reg   [0:0] tmp_8_reg_2208;
wire   [31:0] p_x_1_fu_1598_p3;
reg    ap_enable_reg_pp0_iter3;
wire   [31:0] p_s_fu_1606_p3;
reg    rewind_ap_ready;
reg    rewind_ap_ready_reg;
reg    rewind_enable;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_phi_mux_tmp_14_phi_fu_1094_p6;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_j4_phi_fu_1108_p6;
reg   [4:0] ap_phi_mux_i3_phi_fu_1122_p6;
reg   [7:0] ap_phi_mux_indvar_flatten2_phi_fu_1136_p6;
wire   [47:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_1146;
reg   [47:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_1146;
reg   [47:0] ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146;
wire   [47:0] ap_phi_reg_pp0_iter0_p_Val2_4_reg_1179;
reg   [47:0] ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179;
reg   [47:0] ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179;
reg   [24:0] ap_phi_mux_p_Val2_5_phi_fu_1215_p4;
wire   [24:0] ap_phi_reg_pp0_iter2_p_Val2_5_reg_1212;
wire   [24:0] max_V_4_fu_1473_p4;
wire   [47:0] ap_phi_reg_pp0_iter0_p_Val2_6_reg_1222;
reg   [47:0] ap_phi_reg_pp0_iter1_p_Val2_6_reg_1222;
reg   [47:0] ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222;
wire   [47:0] ap_phi_reg_pp0_iter0_p_Val2_8_reg_1255;
reg   [47:0] ap_phi_reg_pp0_iter1_p_Val2_8_reg_1255;
reg   [47:0] ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255;
reg   [24:0] ap_phi_mux_p_Val2_7_phi_fu_1320_p4;
wire   [24:0] ap_phi_reg_pp0_iter0_p_Val2_7_reg_1317;
reg   [24:0] ap_phi_reg_pp0_iter1_p_Val2_7_reg_1317;
reg   [24:0] ap_phi_reg_pp0_iter2_p_Val2_7_reg_1317;
reg   [24:0] ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317;
reg   [24:0] ap_phi_mux_max_2_phi_fu_1330_p4;
wire   [24:0] ap_phi_reg_pp0_iter3_max_2_reg_1327;
wire   [0:0] tmp_11_fu_1541_p2;
wire   [63:0] tmp_9_fu_1373_p1;
wire   [63:0] tmp_4_fu_1417_p1;
wire   [63:0] tmp_12_fu_1558_p1;
wire   [3:0] tmp_fu_1576_p1;
wire   [4:0] i_fu_1351_p2;
wire   [4:0] j_mid2_fu_1357_p3;
wire   [4:0] tmp_3_fu_1411_p2;
wire   [47:0] tmp_5_fu_1484_p3;
wire   [47:0] tmp_7_fu_1509_p3;
wire   [47:0] tmp_10_fu_1533_p3;
wire   [31:0] y_fu_1580_p2;
wire   [0:0] tmp_13_fu_1586_p2;
wire   [31:0] x_fu_1592_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_789;
reg    ap_condition_637;
reg    ap_condition_45;
reg    ap_condition_730;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 rewind_ap_ready_reg = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= rewind_enable;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rewind_ap_ready_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (ap_start == 1'b1))) begin
            rewind_ap_ready_reg <= rewind_ap_ready;
        end else begin
            rewind_ap_ready_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((1'b1 == ap_condition_637)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_26_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd24)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_24_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd22)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_22_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd20)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_20_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd18)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_18_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd16)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_16_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd14)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_14_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd12)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_12_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd10)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_10_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd8)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_8_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd6)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_6_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd4)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_4_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd2)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_2_V_q1;
        end else if ((i_mid2_reg_1616 == 5'd0)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= in_image_0_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179 <= ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((1'b1 == ap_condition_730)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_27_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd25)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_25_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd23)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_23_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd21)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_21_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd19)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_19_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd17)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_17_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd15)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_15_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd13)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_13_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd11)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_11_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd9)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_9_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd7)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_7_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd5)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_5_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd3)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_3_V_q0;
        end else if ((tmp_41_t_reg_1766 == 5'd1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= in_image_1_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222 <= ap_phi_reg_pp0_iter1_p_Val2_6_reg_1222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((1'b1 == ap_condition_730)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_27_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd25)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_25_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd23)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_23_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd21)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_21_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd19)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_19_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd17)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_17_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd15)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_15_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd13)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_13_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd11)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_11_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd9)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_9_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd7)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_7_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd5)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_5_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd3)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_3_V_q1;
        end else if ((tmp_41_t_reg_1766 == 5'd1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= in_image_1_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255 <= ap_phi_reg_pp0_iter1_p_Val2_8_reg_1255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((1'b1 == ap_condition_637)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_26_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd24)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_24_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd22)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_22_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd20)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_20_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd18)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_18_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd16)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_16_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd14)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_14_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd12)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_12_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd10)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_10_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd8)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_8_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd6)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_6_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd4)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_4_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd2)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_2_V_q0;
        end else if ((i_mid2_reg_1616 == 5'd0)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= in_image_0_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146 <= ap_phi_reg_pp0_iter1_p_Val2_s_reg_1146;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_8_fu_1517_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317 <= {{ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222[47:23]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317 <= ap_phi_reg_pp0_iter2_p_Val2_7_reg_1317;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i3_reg_1118 <= i_mid2_reg_1616;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        i3_reg_1118 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten2_reg_1132 <= indvar_flatten_next_reg_1691;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten2_reg_1132 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j4_reg_1104 <= j_reg_1910;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        j4_reg_1104 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_6_fu_1492_p2 == 1'd0)) begin
            p_Val2_5_reg_1212 <= {{ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146[47:23]}};
        end else if ((tmp_6_fu_1492_p2 == 1'd1)) begin
            p_Val2_5_reg_1212 <= {{ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179[47:23]}};
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_5_reg_1212 <= ap_phi_reg_pp0_iter2_p_Val2_5_reg_1212;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_14_reg_1090 <= tmp_s_reg_1915;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        tmp_14_reg_1090 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1920_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_s_reg_1303 <= p_x_1_fu_1598_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        x_s_reg_1303 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1920_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_s_reg_1289 <= p_s_fu_1606_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        y_s_reg_1289 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179 <= ap_phi_reg_pp0_iter0_p_Val2_4_reg_1179;
        ap_phi_reg_pp0_iter1_p_Val2_6_reg_1222 <= ap_phi_reg_pp0_iter0_p_Val2_6_reg_1222;
        ap_phi_reg_pp0_iter1_p_Val2_7_reg_1317 <= ap_phi_reg_pp0_iter0_p_Val2_7_reg_1317;
        ap_phi_reg_pp0_iter1_p_Val2_8_reg_1255 <= ap_phi_reg_pp0_iter0_p_Val2_8_reg_1255;
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1146 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_1146;
        i_mid2_reg_1616 <= i_mid2_fu_1365_p3;
        indvar_flatten_next_reg_1691 <= indvar_flatten_next_fu_1405_p2;
        j_reg_1910 <= j_fu_1455_p2;
        tmp_s_reg_1915 <= tmp_s_fu_1461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_7_reg_1317 <= ap_phi_reg_pp0_iter1_p_Val2_7_reg_1317;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_1920 <= exitcond_flatten_fu_1467_p2;
        exitcond_flatten_reg_1920_pp0_iter1_reg <= exitcond_flatten_reg_1920;
        tmp_41_t_reg_1766[4 : 1] <= tmp_41_t_fu_1449_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_1920_pp0_iter2_reg <= exitcond_flatten_reg_1920_pp0_iter1_reg;
        tmp_8_reg_2208 <= tmp_8_fu_1517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_8_reg_1255 <= ap_phi_reg_pp0_iter2_p_Val2_8_reg_1255;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_789)) begin
        if ((exitcond_flatten_reg_1920 == 1'd1)) begin
            ap_phi_mux_i3_phi_fu_1122_p6 = 5'd0;
        end else if ((exitcond_flatten_reg_1920 == 1'd0)) begin
            ap_phi_mux_i3_phi_fu_1122_p6 = i_mid2_reg_1616;
        end else begin
            ap_phi_mux_i3_phi_fu_1122_p6 = i3_reg_1118;
        end
    end else begin
        ap_phi_mux_i3_phi_fu_1122_p6 = i3_reg_1118;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_789)) begin
        if ((exitcond_flatten_reg_1920 == 1'd1)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_1136_p6 = 8'd0;
        end else if ((exitcond_flatten_reg_1920 == 1'd0)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_1136_p6 = indvar_flatten_next_reg_1691;
        end else begin
            ap_phi_mux_indvar_flatten2_phi_fu_1136_p6 = indvar_flatten2_reg_1132;
        end
    end else begin
        ap_phi_mux_indvar_flatten2_phi_fu_1136_p6 = indvar_flatten2_reg_1132;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_789)) begin
        if ((exitcond_flatten_reg_1920 == 1'd1)) begin
            ap_phi_mux_j4_phi_fu_1108_p6 = 5'd0;
        end else if ((exitcond_flatten_reg_1920 == 1'd0)) begin
            ap_phi_mux_j4_phi_fu_1108_p6 = j_reg_1910;
        end else begin
            ap_phi_mux_j4_phi_fu_1108_p6 = j4_reg_1104;
        end
    end else begin
        ap_phi_mux_j4_phi_fu_1108_p6 = j4_reg_1104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((tmp_11_fu_1541_p2 == 1'd0)) begin
            ap_phi_mux_max_2_phi_fu_1330_p4 = ap_phi_mux_p_Val2_7_phi_fu_1320_p4;
        end else if ((tmp_11_fu_1541_p2 == 1'd1)) begin
            ap_phi_mux_max_2_phi_fu_1330_p4 = {{p_Val2_8_reg_1255[47:23]}};
        end else begin
            ap_phi_mux_max_2_phi_fu_1330_p4 = ap_phi_reg_pp0_iter3_max_2_reg_1327;
        end
    end else begin
        ap_phi_mux_max_2_phi_fu_1330_p4 = ap_phi_reg_pp0_iter3_max_2_reg_1327;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_6_fu_1492_p2 == 1'd0)) begin
            ap_phi_mux_p_Val2_5_phi_fu_1215_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146[47:23]}};
        end else if ((tmp_6_fu_1492_p2 == 1'd1)) begin
            ap_phi_mux_p_Val2_5_phi_fu_1215_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179[47:23]}};
        end else begin
            ap_phi_mux_p_Val2_5_phi_fu_1215_p4 = ap_phi_reg_pp0_iter2_p_Val2_5_reg_1212;
        end
    end else begin
        ap_phi_mux_p_Val2_5_phi_fu_1215_p4 = ap_phi_reg_pp0_iter2_p_Val2_5_reg_1212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_8_reg_2208 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_7_phi_fu_1320_p4 = p_Val2_5_reg_1212;
    end else begin
        ap_phi_mux_p_Val2_7_phi_fu_1320_p4 = ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_789)) begin
        if ((exitcond_flatten_reg_1920 == 1'd1)) begin
            ap_phi_mux_tmp_14_phi_fu_1094_p6 = 1'd1;
        end else if ((exitcond_flatten_reg_1920 == 1'd0)) begin
            ap_phi_mux_tmp_14_phi_fu_1094_p6 = tmp_s_reg_1915;
        end else begin
            ap_phi_mux_tmp_14_phi_fu_1094_p6 = tmp_14_reg_1090;
        end
    end else begin
        ap_phi_mux_tmp_14_phi_fu_1094_p6 = tmp_14_reg_1090;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_0_V_ce0 = 1'b1;
    end else begin
        in_image_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_0_V_ce1 = 1'b1;
    end else begin
        in_image_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_10_V_ce0 = 1'b1;
    end else begin
        in_image_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_10_V_ce1 = 1'b1;
    end else begin
        in_image_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_11_V_ce0 = 1'b1;
    end else begin
        in_image_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_11_V_ce1 = 1'b1;
    end else begin
        in_image_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_12_V_ce0 = 1'b1;
    end else begin
        in_image_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_12_V_ce1 = 1'b1;
    end else begin
        in_image_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_13_V_ce0 = 1'b1;
    end else begin
        in_image_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_13_V_ce1 = 1'b1;
    end else begin
        in_image_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_14_V_ce0 = 1'b1;
    end else begin
        in_image_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_14_V_ce1 = 1'b1;
    end else begin
        in_image_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_15_V_ce0 = 1'b1;
    end else begin
        in_image_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_15_V_ce1 = 1'b1;
    end else begin
        in_image_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_16_V_ce0 = 1'b1;
    end else begin
        in_image_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_16_V_ce1 = 1'b1;
    end else begin
        in_image_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_17_V_ce0 = 1'b1;
    end else begin
        in_image_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_17_V_ce1 = 1'b1;
    end else begin
        in_image_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_18_V_ce0 = 1'b1;
    end else begin
        in_image_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_18_V_ce1 = 1'b1;
    end else begin
        in_image_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_19_V_ce0 = 1'b1;
    end else begin
        in_image_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_19_V_ce1 = 1'b1;
    end else begin
        in_image_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_1_V_ce0 = 1'b1;
    end else begin
        in_image_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_1_V_ce1 = 1'b1;
    end else begin
        in_image_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_20_V_ce0 = 1'b1;
    end else begin
        in_image_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_20_V_ce1 = 1'b1;
    end else begin
        in_image_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_21_V_ce0 = 1'b1;
    end else begin
        in_image_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_21_V_ce1 = 1'b1;
    end else begin
        in_image_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_22_V_ce0 = 1'b1;
    end else begin
        in_image_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_22_V_ce1 = 1'b1;
    end else begin
        in_image_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_23_V_ce0 = 1'b1;
    end else begin
        in_image_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_23_V_ce1 = 1'b1;
    end else begin
        in_image_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_24_V_ce0 = 1'b1;
    end else begin
        in_image_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_24_V_ce1 = 1'b1;
    end else begin
        in_image_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_25_V_ce0 = 1'b1;
    end else begin
        in_image_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_25_V_ce1 = 1'b1;
    end else begin
        in_image_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_26_V_ce0 = 1'b1;
    end else begin
        in_image_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_26_V_ce1 = 1'b1;
    end else begin
        in_image_26_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_27_V_ce0 = 1'b1;
    end else begin
        in_image_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_27_V_ce1 = 1'b1;
    end else begin
        in_image_27_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_2_V_ce0 = 1'b1;
    end else begin
        in_image_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_2_V_ce1 = 1'b1;
    end else begin
        in_image_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_3_V_ce0 = 1'b1;
    end else begin
        in_image_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_3_V_ce1 = 1'b1;
    end else begin
        in_image_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_4_V_ce0 = 1'b1;
    end else begin
        in_image_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_4_V_ce1 = 1'b1;
    end else begin
        in_image_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_5_V_ce0 = 1'b1;
    end else begin
        in_image_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_5_V_ce1 = 1'b1;
    end else begin
        in_image_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_6_V_ce0 = 1'b1;
    end else begin
        in_image_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_6_V_ce1 = 1'b1;
    end else begin
        in_image_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_7_V_ce0 = 1'b1;
    end else begin
        in_image_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_7_V_ce1 = 1'b1;
    end else begin
        in_image_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_8_V_ce0 = 1'b1;
    end else begin
        in_image_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_8_V_ce1 = 1'b1;
    end else begin
        in_image_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_9_V_ce0 = 1'b1;
    end else begin
        in_image_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_image_9_V_ce1 = 1'b1;
    end else begin
        in_image_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1920 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_0_V_ce0 = 1'b1;
    end else begin
        out_image_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_0_V_we0 = 1'b1;
    end else begin
        out_image_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_10_V_ce0 = 1'b1;
    end else begin
        out_image_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_10_V_we0 = 1'b1;
    end else begin
        out_image_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_11_V_ce0 = 1'b1;
    end else begin
        out_image_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_11_V_we0 = 1'b1;
    end else begin
        out_image_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_12_V_ce0 = 1'b1;
    end else begin
        out_image_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_12_V_we0 = 1'b1;
    end else begin
        out_image_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_13_V_ce0 = 1'b1;
    end else begin
        out_image_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_fu_1576_p1 == 4'd15) | (tmp_fu_1576_p1 == 4'd14) | (tmp_fu_1576_p1 == 4'd13)))) begin
        out_image_13_V_we0 = 1'b1;
    end else begin
        out_image_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_1_V_ce0 = 1'b1;
    end else begin
        out_image_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_1_V_we0 = 1'b1;
    end else begin
        out_image_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_2_V_ce0 = 1'b1;
    end else begin
        out_image_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_2_V_we0 = 1'b1;
    end else begin
        out_image_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_3_V_ce0 = 1'b1;
    end else begin
        out_image_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_3_V_we0 = 1'b1;
    end else begin
        out_image_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_4_V_ce0 = 1'b1;
    end else begin
        out_image_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_4_V_we0 = 1'b1;
    end else begin
        out_image_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_5_V_ce0 = 1'b1;
    end else begin
        out_image_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_5_V_we0 = 1'b1;
    end else begin
        out_image_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_6_V_ce0 = 1'b1;
    end else begin
        out_image_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_6_V_we0 = 1'b1;
    end else begin
        out_image_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_7_V_ce0 = 1'b1;
    end else begin
        out_image_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_7_V_we0 = 1'b1;
    end else begin
        out_image_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_8_V_ce0 = 1'b1;
    end else begin
        out_image_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_8_V_we0 = 1'b1;
    end else begin
        out_image_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_9_V_ce0 = 1'b1;
    end else begin
        out_image_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_1576_p1 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_image_9_V_we0 = 1'b1;
    end else begin
        out_image_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1467_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rewind_ap_ready = 1'b1;
    end else begin
        rewind_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b0) & (ap_start == 1'b1))) begin
        rewind_enable = 1'b1;
    end else begin
        rewind_enable = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_45 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_637 = (~(i_mid2_reg_1616 == 5'd0) & ~(i_mid2_reg_1616 == 5'd2) & ~(i_mid2_reg_1616 == 5'd4) & ~(i_mid2_reg_1616 == 5'd6) & ~(i_mid2_reg_1616 == 5'd8) & ~(i_mid2_reg_1616 == 5'd10) & ~(i_mid2_reg_1616 == 5'd12) & ~(i_mid2_reg_1616 == 5'd14) & ~(i_mid2_reg_1616 == 5'd16) & ~(i_mid2_reg_1616 == 5'd18) & ~(i_mid2_reg_1616 == 5'd20) & ~(i_mid2_reg_1616 == 5'd22) & ~(i_mid2_reg_1616 == 5'd24));
end

always @ (*) begin
    ap_condition_730 = (~(tmp_41_t_reg_1766 == 5'd1) & ~(tmp_41_t_reg_1766 == 5'd3) & ~(tmp_41_t_reg_1766 == 5'd5) & ~(tmp_41_t_reg_1766 == 5'd7) & ~(tmp_41_t_reg_1766 == 5'd9) & ~(tmp_41_t_reg_1766 == 5'd11) & ~(tmp_41_t_reg_1766 == 5'd13) & ~(tmp_41_t_reg_1766 == 5'd15) & ~(tmp_41_t_reg_1766 == 5'd17) & ~(tmp_41_t_reg_1766 == 5'd19) & ~(tmp_41_t_reg_1766 == 5'd21) & ~(tmp_41_t_reg_1766 == 5'd23) & ~(tmp_41_t_reg_1766 == 5'd25));
end

always @ (*) begin
    ap_condition_789 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = rewind_enable;

assign ap_phi_reg_pp0_iter0_p_Val2_4_reg_1179 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_6_reg_1222 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_7_reg_1317 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_8_reg_1255 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_1146 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_5_reg_1212 = 'bx;

assign ap_phi_reg_pp0_iter3_max_2_reg_1327 = 'bx;

assign ap_ready = internal_ap_ready;

assign exitcond_flatten_fu_1467_p2 = ((ap_phi_mux_indvar_flatten2_phi_fu_1136_p6 == 8'd195) ? 1'b1 : 1'b0);

assign i_fu_1351_p2 = (ap_phi_mux_i3_phi_fu_1122_p6 + 5'd2);

assign i_mid2_fu_1365_p3 = ((ap_phi_mux_tmp_14_phi_fu_1094_p6[0:0] === 1'b1) ? ap_phi_mux_i3_phi_fu_1122_p6 : i_fu_1351_p2);

assign in_image_0_V_address0 = tmp_9_fu_1373_p1;

assign in_image_0_V_address1 = tmp_4_fu_1417_p1;

assign in_image_10_V_address0 = tmp_9_fu_1373_p1;

assign in_image_10_V_address1 = tmp_4_fu_1417_p1;

assign in_image_11_V_address0 = tmp_9_fu_1373_p1;

assign in_image_11_V_address1 = tmp_4_fu_1417_p1;

assign in_image_12_V_address0 = tmp_9_fu_1373_p1;

assign in_image_12_V_address1 = tmp_4_fu_1417_p1;

assign in_image_13_V_address0 = tmp_9_fu_1373_p1;

assign in_image_13_V_address1 = tmp_4_fu_1417_p1;

assign in_image_14_V_address0 = tmp_9_fu_1373_p1;

assign in_image_14_V_address1 = tmp_4_fu_1417_p1;

assign in_image_15_V_address0 = tmp_9_fu_1373_p1;

assign in_image_15_V_address1 = tmp_4_fu_1417_p1;

assign in_image_16_V_address0 = tmp_9_fu_1373_p1;

assign in_image_16_V_address1 = tmp_4_fu_1417_p1;

assign in_image_17_V_address0 = tmp_9_fu_1373_p1;

assign in_image_17_V_address1 = tmp_4_fu_1417_p1;

assign in_image_18_V_address0 = tmp_9_fu_1373_p1;

assign in_image_18_V_address1 = tmp_4_fu_1417_p1;

assign in_image_19_V_address0 = tmp_9_fu_1373_p1;

assign in_image_19_V_address1 = tmp_4_fu_1417_p1;

assign in_image_1_V_address0 = tmp_9_fu_1373_p1;

assign in_image_1_V_address1 = tmp_4_fu_1417_p1;

assign in_image_20_V_address0 = tmp_9_fu_1373_p1;

assign in_image_20_V_address1 = tmp_4_fu_1417_p1;

assign in_image_21_V_address0 = tmp_9_fu_1373_p1;

assign in_image_21_V_address1 = tmp_4_fu_1417_p1;

assign in_image_22_V_address0 = tmp_9_fu_1373_p1;

assign in_image_22_V_address1 = tmp_4_fu_1417_p1;

assign in_image_23_V_address0 = tmp_9_fu_1373_p1;

assign in_image_23_V_address1 = tmp_4_fu_1417_p1;

assign in_image_24_V_address0 = tmp_9_fu_1373_p1;

assign in_image_24_V_address1 = tmp_4_fu_1417_p1;

assign in_image_25_V_address0 = tmp_9_fu_1373_p1;

assign in_image_25_V_address1 = tmp_4_fu_1417_p1;

assign in_image_26_V_address0 = tmp_9_fu_1373_p1;

assign in_image_26_V_address1 = tmp_4_fu_1417_p1;

assign in_image_27_V_address0 = tmp_9_fu_1373_p1;

assign in_image_27_V_address1 = tmp_4_fu_1417_p1;

assign in_image_2_V_address0 = tmp_9_fu_1373_p1;

assign in_image_2_V_address1 = tmp_4_fu_1417_p1;

assign in_image_3_V_address0 = tmp_9_fu_1373_p1;

assign in_image_3_V_address1 = tmp_4_fu_1417_p1;

assign in_image_4_V_address0 = tmp_9_fu_1373_p1;

assign in_image_4_V_address1 = tmp_4_fu_1417_p1;

assign in_image_5_V_address0 = tmp_9_fu_1373_p1;

assign in_image_5_V_address1 = tmp_4_fu_1417_p1;

assign in_image_6_V_address0 = tmp_9_fu_1373_p1;

assign in_image_6_V_address1 = tmp_4_fu_1417_p1;

assign in_image_7_V_address0 = tmp_9_fu_1373_p1;

assign in_image_7_V_address1 = tmp_4_fu_1417_p1;

assign in_image_8_V_address0 = tmp_9_fu_1373_p1;

assign in_image_8_V_address1 = tmp_4_fu_1417_p1;

assign in_image_9_V_address0 = tmp_9_fu_1373_p1;

assign in_image_9_V_address1 = tmp_4_fu_1417_p1;

assign indvar_flatten_next_fu_1405_p2 = (ap_phi_mux_indvar_flatten2_phi_fu_1136_p6 + 8'd1);

assign j_fu_1455_p2 = (j_mid2_fu_1357_p3 + 5'd2);

assign j_mid2_fu_1357_p3 = ((ap_phi_mux_tmp_14_phi_fu_1094_p6[0:0] === 1'b1) ? ap_phi_mux_j4_phi_fu_1108_p6 : 5'd0);

assign max_V_4_fu_1473_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146[47:23]}};

assign out_image_0_V_address0 = tmp_12_fu_1558_p1;

assign out_image_0_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_10_V_address0 = tmp_12_fu_1558_p1;

assign out_image_10_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_11_V_address0 = tmp_12_fu_1558_p1;

assign out_image_11_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_12_V_address0 = tmp_12_fu_1558_p1;

assign out_image_12_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_13_V_address0 = tmp_12_fu_1558_p1;

assign out_image_13_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_1_V_address0 = tmp_12_fu_1558_p1;

assign out_image_1_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_2_V_address0 = tmp_12_fu_1558_p1;

assign out_image_2_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_3_V_address0 = tmp_12_fu_1558_p1;

assign out_image_3_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_4_V_address0 = tmp_12_fu_1558_p1;

assign out_image_4_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_5_V_address0 = tmp_12_fu_1558_p1;

assign out_image_5_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_6_V_address0 = tmp_12_fu_1558_p1;

assign out_image_6_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_7_V_address0 = tmp_12_fu_1558_p1;

assign out_image_7_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_8_V_address0 = tmp_12_fu_1558_p1;

assign out_image_8_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign out_image_9_V_address0 = tmp_12_fu_1558_p1;

assign out_image_9_V_d0 = ap_phi_mux_max_2_phi_fu_1330_p4;

assign p_s_fu_1606_p3 = ((tmp_13_fu_1586_p2[0:0] === 1'b1) ? 32'd0 : y_fu_1580_p2);

assign p_x_1_fu_1598_p3 = ((tmp_13_fu_1586_p2[0:0] === 1'b1) ? x_fu_1592_p2 : x_s_reg_1303);

assign tmp_10_fu_1533_p3 = {{ap_phi_mux_p_Val2_7_phi_fu_1320_p4}, {23'd0}};

assign tmp_11_fu_1541_p2 = (($signed(p_Val2_8_reg_1255) > $signed(tmp_10_fu_1533_p3)) ? 1'b1 : 1'b0);

assign tmp_12_fu_1558_p1 = y_s_reg_1289;

assign tmp_13_fu_1586_p2 = ((y_fu_1580_p2 == 32'd14) ? 1'b1 : 1'b0);

assign tmp_3_fu_1411_p2 = (j_mid2_fu_1357_p3 | 5'd1);

assign tmp_41_t_fu_1449_p2 = (i_mid2_fu_1365_p3 | 5'd1);

assign tmp_4_fu_1417_p1 = tmp_3_fu_1411_p2;

assign tmp_5_fu_1484_p3 = {{max_V_4_fu_1473_p4}, {23'd0}};

assign tmp_6_fu_1492_p2 = (($signed(ap_phi_reg_pp0_iter2_p_Val2_4_reg_1179) > $signed(tmp_5_fu_1484_p3)) ? 1'b1 : 1'b0);

assign tmp_7_fu_1509_p3 = {{ap_phi_mux_p_Val2_5_phi_fu_1215_p4}, {23'd0}};

assign tmp_8_fu_1517_p2 = (($signed(ap_phi_reg_pp0_iter2_p_Val2_6_reg_1222) > $signed(tmp_7_fu_1509_p3)) ? 1'b1 : 1'b0);

assign tmp_9_fu_1373_p1 = j_mid2_fu_1357_p3;

assign tmp_fu_1576_p1 = x_s_reg_1303[3:0];

assign tmp_s_fu_1461_p2 = ((j_fu_1455_p2 < 5'd28) ? 1'b1 : 1'b0);

assign x_fu_1592_p2 = (x_s_reg_1303 + 32'd1);

assign y_fu_1580_p2 = (y_s_reg_1289 + 32'd1);

always @ (posedge ap_clk) begin
    tmp_41_t_reg_1766[0] <= 1'b1;
end

endmodule //max_pool_1chan
