+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009043    0.036559    0.175829    0.297984 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036562    0.000371    0.298355 v fanout58/A (sg13g2_buf_8)
     4    0.029631    0.026566    0.081327    0.379682 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026590    0.001375    0.381058 v _210_/B (sg13g2_xnor2_1)
     1    0.005518    0.044828    0.063709    0.444767 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.044829    0.000222    0.444989 v _211_/B (sg13g2_xnor2_1)
     1    0.002607    0.030782    0.057472    0.502461 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030782    0.000096    0.502557 v _299_/D (sg13g2_dfrbpq_1)
                                              0.502557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272155   clock uncertainty
                                  0.000000    0.272155   clock reconvergence pessimism
                                 -0.037196    0.234959   library hold time
                                              0.234959   data required time
---------------------------------------------------------------------------------------------
                                              0.234959   data required time
                                             -0.502557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267598   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011626    0.044146    0.182150    0.304701 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044150    0.000443    0.305144 v fanout53/A (sg13g2_buf_8)
     8    0.037931    0.029497    0.087576    0.392720 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029721    0.001984    0.394704 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004694    0.050140    0.096776    0.491480 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.050140    0.000305    0.491784 ^ _219_/A (sg13g2_inv_1)
     1    0.001987    0.018905    0.030632    0.522416 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018905    0.000131    0.522547 v _301_/D (sg13g2_dfrbpq_1)
                                              0.522547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272552   clock uncertainty
                                  0.000000    0.272552   clock reconvergence pessimism
                                 -0.033412    0.239139   library hold time
                                              0.239139   data required time
---------------------------------------------------------------------------------------------
                                              0.239139   data required time
                                             -0.522547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283407   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011626    0.044146    0.182150    0.304701 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044150    0.000443    0.305144 v fanout53/A (sg13g2_buf_8)
     8    0.037931    0.029497    0.087576    0.392720 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029747    0.002127    0.394846 v _213_/A (sg13g2_nand3_1)
     2    0.010955    0.057034    0.058167    0.453013 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057052    0.000810    0.453823 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003497    0.036134    0.065613    0.519436 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036134    0.000195    0.519631 v _300_/D (sg13g2_dfrbpq_1)
                                              0.519631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272551   clock uncertainty
                                  0.000000    0.272551   clock reconvergence pessimism
                                 -0.038873    0.233679   library hold time
                                              0.233679   data required time
---------------------------------------------------------------------------------------------
                                              0.233679   data required time
                                             -0.519631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285952   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009194    0.036942    0.176128    0.298680 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036958    0.000699    0.299379 v output2/A (sg13g2_buf_2)
     1    0.050922    0.086699    0.134495    0.433874 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086817    0.002265    0.436139 v sign (out)
                                              0.436139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.436139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286139   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011626    0.044146    0.182150    0.304701 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044150    0.000443    0.305144 v fanout53/A (sg13g2_buf_8)
     8    0.037931    0.029497    0.087576    0.392720 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029719    0.001969    0.394689 v _195_/B (sg13g2_xor2_1)
     2    0.009137    0.043979    0.078284    0.472973 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043981    0.000300    0.473273 v _196_/B (sg13g2_xor2_1)
     1    0.002470    0.026424    0.055079    0.528352 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026425    0.000171    0.528523 v _295_/D (sg13g2_dfrbpq_1)
                                              0.528523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272540   clock uncertainty
                                  0.000000    0.272540   clock reconvergence pessimism
                                 -0.035795    0.236744   library hold time
                                              0.236744   data required time
---------------------------------------------------------------------------------------------
                                              0.236744   data required time
                                             -0.528523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291779   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008674    0.035484    0.174983    0.297218 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035487    0.000353    0.297571 v fanout75/A (sg13g2_buf_8)
     6    0.035681    0.028479    0.082459    0.380030 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028879    0.002843    0.382873 v _191_/A (sg13g2_xnor2_1)
     2    0.009260    0.065273    0.087338    0.470211 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.065286    0.000734    0.470945 v _192_/B (sg13g2_xnor2_1)
     1    0.001602    0.026494    0.059889    0.530834 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026494    0.000062    0.530896 v _294_/D (sg13g2_dfrbpq_1)
                                              0.530896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272236   clock uncertainty
                                  0.000000    0.272236   clock reconvergence pessimism
                                 -0.035818    0.236417   library hold time
                                              0.236417   data required time
---------------------------------------------------------------------------------------------
                                              0.236417   data required time
                                             -0.530896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294479   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011626    0.044146    0.182150    0.304701 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044150    0.000443    0.305144 v fanout53/A (sg13g2_buf_8)
     8    0.037931    0.029497    0.087576    0.392720 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029654    0.001566    0.394286 v _202_/B (sg13g2_xor2_1)
     2    0.012753    0.054800    0.093609    0.487896 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.054812    0.000788    0.488684 v _204_/A (sg13g2_xor2_1)
     1    0.002224    0.025638    0.063101    0.551784 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025639    0.000151    0.551935 v _297_/D (sg13g2_dfrbpq_1)
                                              0.551935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272636   clock uncertainty
                                  0.000000    0.272636   clock reconvergence pessimism
                                 -0.035565    0.237071   library hold time
                                              0.237071   data required time
---------------------------------------------------------------------------------------------
                                              0.237071   data required time
                                             -0.551935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314864   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011626    0.044146    0.182150    0.304701 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044147    0.000298    0.304999 v fanout54/A (sg13g2_buf_2)
     5    0.029306    0.057626    0.109651    0.414650 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.057678    0.001570    0.416219 v _199_/B (sg13g2_xnor2_1)
     2    0.009033    0.065429    0.090584    0.506804 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065429    0.000312    0.507116 v _200_/B (sg13g2_xor2_1)
     1    0.002856    0.027121    0.065154    0.572269 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.027121    0.000176    0.572445 v _296_/D (sg13g2_dfrbpq_1)
                                              0.572445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022918    0.001224    0.122910 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272910   clock uncertainty
                                  0.000000    0.272910   clock reconvergence pessimism
                                 -0.036032    0.236878   library hold time
                                              0.236878   data required time
---------------------------------------------------------------------------------------------
                                              0.236878   data required time
                                             -0.572445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335568   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009348    0.047519    0.182440    0.304991 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047526    0.000583    0.305574 ^ _127_/A (sg13g2_inv_1)
     1    0.007951    0.035098    0.046090    0.351664 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035119    0.000705    0.352370 v output3/A (sg13g2_buf_2)
     1    0.052079    0.088854    0.134781    0.487151 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.088987    0.002460    0.489611 v signB (out)
                                              0.489611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339611   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011626    0.044146    0.182150    0.304701 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044147    0.000298    0.304999 v fanout54/A (sg13g2_buf_2)
     5    0.029306    0.057626    0.109651    0.414650 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.057804    0.002477    0.417126 v _206_/B (sg13g2_xnor2_1)
     2    0.010477    0.073254    0.097082    0.514208 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073255    0.000380    0.514588 v _208_/A (sg13g2_xor2_1)
     1    0.002255    0.025913    0.070228    0.584816 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025913    0.000085    0.584902 v _298_/D (sg13g2_dfrbpq_1)
                                              0.584902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272141   clock uncertainty
                                  0.000000    0.272141   clock reconvergence pessimism
                                 -0.035653    0.236488   library hold time
                                              0.236488   data required time
---------------------------------------------------------------------------------------------
                                              0.236488   data required time
                                             -0.584902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348414   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.079017    0.004457    0.418929 ^ _275_/A (sg13g2_nor2_1)
     1    0.005108    0.028704    0.057781    0.476710 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028706    0.000206    0.476916 v output30/A (sg13g2_buf_2)
     1    0.054568    0.092053    0.135020    0.611937 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.092132    0.001756    0.613693 v sine_out[3] (out)
                                              0.613693   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.613693   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463693   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002831    0.023707    0.163691    0.286326 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023707    0.000112    0.286439 ^ fanout68/A (sg13g2_buf_2)
     5    0.037778    0.086206    0.112739    0.399178 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.086388    0.003257    0.402435 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004024    0.025447    0.095527    0.497962 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.025447    0.000157    0.498119 v output12/A (sg13g2_buf_2)
     1    0.051675    0.087710    0.130377    0.628496 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087738    0.001485    0.629981 v sine_out[17] (out)
                                              0.629981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.629981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479981   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032990    0.004755    0.465503 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004483    0.023589    0.034444    0.499948 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.023591    0.000178    0.500126 v output11/A (sg13g2_buf_2)
     1    0.051733    0.088061    0.129759    0.629885 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088075    0.001116    0.631002 v sine_out[16] (out)
                                              0.631002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.631002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481002   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032696    0.004018    0.464766 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004735    0.024220    0.034952    0.499718 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.024224    0.000296    0.500013 v output16/A (sg13g2_buf_2)
     1    0.053064    0.090387    0.129869    0.629882 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.090601    0.003611    0.633493 v sine_out[20] (out)
                                              0.633493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.633493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483493   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032218    0.002547    0.463295 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006265    0.028465    0.038431    0.501726 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.028494    0.000708    0.502433 v output13/A (sg13g2_buf_2)
     1    0.051712    0.087788    0.131875    0.634308 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.087817    0.001503    0.635811 v sine_out[18] (out)
                                              0.635811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.635811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485811   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.079011    0.004424    0.418897 ^ _212_/A (sg13g2_nor2_1)
     2    0.010842    0.045587    0.074528    0.493425 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.045613    0.000895    0.494320 v output26/A (sg13g2_buf_2)
     1    0.056166    0.095243    0.143081    0.637400 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.095548    0.004422    0.641823 v sine_out[2] (out)
                                              0.641823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.641823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491823   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032592    0.003733    0.464481 ^ _167_/A (sg13g2_nor2_1)
     1    0.005837    0.030336    0.041653    0.506134 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.030346    0.000370    0.506504 v output19/A (sg13g2_buf_2)
     1    0.052817    0.090067    0.132477    0.638981 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090289    0.003674    0.642655 v sine_out[23] (out)
                                              0.642655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.642655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492655   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.033072    0.004944    0.465692 ^ _160_/A (sg13g2_nor2_1)
     1    0.007434    0.034394    0.045645    0.511337 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.034417    0.000703    0.512040 v output14/A (sg13g2_buf_2)
     1    0.051817    0.087988    0.134807    0.646847 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088019    0.001563    0.648410 v sine_out[19] (out)
                                              0.648410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.648410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498410   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.034055    0.001985    0.464835 ^ _281_/A (sg13g2_nor2_1)
     1    0.008290    0.036075    0.048010    0.512845 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.036112    0.000937    0.513782 v output35/A (sg13g2_buf_2)
     1    0.052372    0.089434    0.134807    0.648589 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089650    0.003612    0.652201 v sine_out[8] (out)
                                              0.652201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.652201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502201   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.034812    0.004371    0.467221 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005347    0.047043    0.058086    0.525306 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.047046    0.000385    0.525691 v output15/A (sg13g2_buf_2)
     1    0.054343    0.091856    0.143310    0.669000 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091965    0.002186    0.671186 v sine_out[1] (out)
                                              0.671186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521186   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009045    0.046384    0.181681    0.304221 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046386    0.000368    0.304588 ^ fanout72/A (sg13g2_buf_8)
     8    0.057025    0.041339    0.089067    0.393655 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.042320    0.004897    0.398552 ^ fanout71/A (sg13g2_buf_8)
     8    0.034643    0.030578    0.080090    0.478642 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030601    0.001248    0.479890 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004642    0.046951    0.066052    0.545942 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046952    0.000304    0.546246 v output28/A (sg13g2_buf_2)
     1    0.055969    0.094949    0.143599    0.689846 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095241    0.004318    0.694164 v sine_out[31] (out)
                                              0.694164   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694164   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544164   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009045    0.046384    0.181681    0.304221 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046386    0.000368    0.304588 ^ fanout72/A (sg13g2_buf_8)
     8    0.057025    0.041339    0.089067    0.393655 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.042399    0.005106    0.398762 ^ _140_/B (sg13g2_nor2_2)
     5    0.028399    0.053323    0.064653    0.463415 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.053395    0.001601    0.465016 v _169_/A (sg13g2_nand2_1)
     1    0.006443    0.040667    0.049747    0.514762 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.040714    0.000664    0.515426 ^ _170_/B (sg13g2_nand2_1)
     1    0.003731    0.034500    0.053697    0.569123 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.034502    0.000370    0.569492 v output20/A (sg13g2_buf_2)
     1    0.052461    0.088941    0.135688    0.705180 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088966    0.001405    0.706585 v sine_out[24] (out)
                                              0.706585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.706585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556585   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002831    0.023707    0.163691    0.286326 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023707    0.000112    0.286439 ^ fanout68/A (sg13g2_buf_2)
     5    0.037778    0.086206    0.112739    0.399178 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.086384    0.003226    0.402404 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010260    0.053518    0.108005    0.510409 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.053532    0.000842    0.511251 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003437    0.034932    0.060524    0.571776 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.034932    0.000135    0.571911 v output23/A (sg13g2_buf_2)
     1    0.054670    0.092953    0.135191    0.707102 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093546    0.006046    0.713147 v sine_out[27] (out)
                                              0.713147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563147   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008759    0.035730    0.175190    0.297730 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035733    0.000356    0.298085 v fanout72/A (sg13g2_buf_8)
     8    0.055364    0.035974    0.088168    0.386254 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037226    0.005198    0.391452 v _215_/C (sg13g2_nand3_1)
     2    0.012091    0.062280    0.071652    0.463103 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.062313    0.001148    0.464251 ^ _284_/B (sg13g2_and2_1)
     1    0.006052    0.037687    0.103694    0.567946 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.037691    0.000372    0.568317 ^ output7/A (sg13g2_buf_2)
     1    0.052659    0.114132    0.141404    0.709722 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.114304    0.003630    0.713351 ^ sine_out[12] (out)
                                              0.713351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563352   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002831    0.023707    0.163691    0.286326 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023707    0.000112    0.286439 ^ fanout68/A (sg13g2_buf_2)
     5    0.037778    0.086206    0.112739    0.399178 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.086352    0.002934    0.402112 ^ fanout67/A (sg13g2_buf_8)
     8    0.041837    0.035323    0.103318    0.505430 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035606    0.001972    0.507402 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003430    0.041227    0.062636    0.570039 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.041228    0.000258    0.570297 v output29/A (sg13g2_buf_2)
     1    0.054509    0.092713    0.139223    0.709520 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.093011    0.004304    0.713824 v sine_out[32] (out)
                                              0.713824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713824   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563824   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009043    0.036559    0.175829    0.297984 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036562    0.000371    0.298355 v fanout58/A (sg13g2_buf_8)
     4    0.029631    0.026566    0.081327    0.379682 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026589    0.001347    0.381029 v _239_/A (sg13g2_and3_1)
     1    0.008417    0.035963    0.082501    0.463530 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035976    0.000630    0.464160 v _256_/A2 (sg13g2_a22oi_1)
     1    0.004598    0.063530    0.089143    0.553303 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.063530    0.000312    0.553615 ^ output4/A (sg13g2_buf_2)
     1    0.055301    0.119609    0.157269    0.710884 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.119863    0.004501    0.715385 ^ sine_out[0] (out)
                                              0.715385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565385   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002831    0.023707    0.163691    0.286326 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023707    0.000112    0.286439 ^ fanout68/A (sg13g2_buf_2)
     5    0.037778    0.086206    0.112739    0.399178 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.086382    0.003212    0.402390 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004399    0.023665    0.080812    0.483202 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.023676    0.000318    0.483520 v _179_/B (sg13g2_nand2_1)
     2    0.007365    0.042314    0.046398    0.529918 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042337    0.000451    0.530369 ^ _180_/B (sg13g2_nand2_1)
     1    0.006343    0.048231    0.065486    0.595855 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.048233    0.000402    0.596256 v output24/A (sg13g2_buf_2)
     1    0.054371    0.092539    0.142647    0.738903 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.092799    0.004019    0.742922 v sine_out[28] (out)
                                              0.742922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592922   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045238    0.001566    0.828385 v _293_/D (sg13g2_dfrbpq_1)
                                              0.828385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272385   clock uncertainty
                                  0.000000    0.272385   clock reconvergence pessimism
                                 -0.041758    0.230627   library hold time
                                              0.230627   data required time
---------------------------------------------------------------------------------------------
                                              0.230627   data required time
                                             -0.828385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597758   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009045    0.046384    0.181681    0.304221 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046386    0.000368    0.304588 ^ fanout72/A (sg13g2_buf_8)
     8    0.057025    0.041339    0.089067    0.393655 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.042399    0.005106    0.398762 ^ _140_/B (sg13g2_nor2_2)
     5    0.028399    0.053323    0.064653    0.463415 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.053427    0.001913    0.465328 v _144_/A (sg13g2_nand2_1)
     2    0.009076    0.051142    0.058377    0.523705 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.051154    0.000642    0.524346 ^ _145_/B (sg13g2_nand2_1)
     1    0.010080    0.069357    0.084514    0.608861 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.069390    0.001232    0.610093 v output9/A (sg13g2_buf_2)
     1    0.051816    0.088231    0.151683    0.761775 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088260    0.001538    0.763314 v sine_out[14] (out)
                                              0.763314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613314   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009045    0.046384    0.181681    0.304221 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046386    0.000368    0.304588 ^ fanout72/A (sg13g2_buf_8)
     8    0.057025    0.041339    0.089067    0.393655 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.042399    0.005106    0.398762 ^ _140_/B (sg13g2_nor2_2)
     5    0.028399    0.053323    0.064653    0.463415 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.053402    0.001672    0.465087 v _152_/B (sg13g2_nor2_2)
     4    0.019243    0.094026    0.099978    0.565066 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094051    0.001240    0.566306 ^ _277_/B (sg13g2_nor2_1)
     1    0.005862    0.035616    0.058823    0.625129 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.035617    0.000355    0.625484 v output32/A (sg13g2_buf_2)
     1    0.053080    0.089885    0.136622    0.762105 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.089971    0.001838    0.763943 v sine_out[5] (out)
                                              0.763943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613943   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032555    0.003627    0.464375 ^ _183_/B (sg13g2_and2_1)
     2    0.008415    0.045956    0.098981    0.563356 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.045960    0.000476    0.563831 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003691    0.031483    0.061602    0.625433 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.031483    0.000143    0.625576 v output27/A (sg13g2_buf_2)
     1    0.055255    0.093814    0.134064    0.759640 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.094420    0.006143    0.765783 v sine_out[30] (out)
                                              0.765783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.765783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615783   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032759    0.004186    0.464933 ^ fanout56/A (sg13g2_buf_2)
     8    0.036647    0.083574    0.115935    0.580868 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.083631    0.001814    0.582682 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004228    0.032374    0.049925    0.632607 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.032374    0.000281    0.632888 v output18/A (sg13g2_buf_2)
     1    0.052492    0.089588    0.133141    0.766029 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089804    0.003615    0.769644 v sine_out[22] (out)
                                              0.769644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.769644   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619644   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032555    0.003627    0.464375 ^ _183_/B (sg13g2_and2_1)
     2    0.008415    0.045956    0.098981    0.563356 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.045962    0.000529    0.563885 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004332    0.033098    0.068286    0.632171 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.033098    0.000170    0.632342 v output25/A (sg13g2_buf_2)
     1    0.054744    0.092353    0.137143    0.769485 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.092450    0.002031    0.771516 v sine_out[29] (out)
                                              0.771516   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621516   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028900    0.000812    0.386746 ^ fanout57/A (sg13g2_buf_8)
     8    0.038833    0.031760    0.074001    0.460748 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032759    0.004186    0.464933 ^ fanout56/A (sg13g2_buf_2)
     8    0.036647    0.083574    0.115935    0.580868 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.083624    0.001712    0.582580 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004784    0.033772    0.051720    0.634300 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.033773    0.000296    0.634596 v output17/A (sg13g2_buf_2)
     1    0.053309    0.090833    0.134651    0.769247 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.091055    0.003686    0.772933 v sine_out[21] (out)
                                              0.772933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622933   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035258    0.005411    0.468261 ^ _130_/B (sg13g2_nor2_1)
     2    0.013985    0.052133    0.058672    0.526933 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.052191    0.001439    0.528372 v _136_/B (sg13g2_nand2b_2)
     4    0.022905    0.060230    0.063415    0.591788 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060285    0.001500    0.593288 ^ _279_/A (sg13g2_nor2_1)
     1    0.004473    0.032005    0.048792    0.642080 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.032006    0.000293    0.642372 v output34/A (sg13g2_buf_2)
     1    0.053214    0.090680    0.133646    0.776018 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.090915    0.003785    0.779803 v sine_out[7] (out)
                                              0.779803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.779803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629803   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009043    0.036559    0.175829    0.297984 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036562    0.000371    0.298355 v fanout58/A (sg13g2_buf_8)
     4    0.029631    0.026566    0.081327    0.379682 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026574    0.000794    0.380476 v fanout57/A (sg13g2_buf_8)
     8    0.038174    0.029032    0.078362    0.458838 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030089    0.004103    0.462941 v fanout56/A (sg13g2_buf_2)
     8    0.035745    0.067458    0.111343    0.574284 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.067574    0.002461    0.576745 v _172_/A (sg13g2_nand2_1)
     1    0.007351    0.045343    0.057731    0.634476 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.045369    0.000524    0.635001 ^ output21/A (sg13g2_buf_2)
     1    0.052990    0.114835    0.145557    0.780558 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115024    0.003805    0.784362 ^ sine_out[25] (out)
                                              0.784362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.784362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634362   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002831    0.023707    0.163691    0.286326 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023707    0.000112    0.286439 ^ fanout68/A (sg13g2_buf_2)
     5    0.037778    0.086206    0.112739    0.399178 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.086375    0.003148    0.402326 ^ fanout66/A (sg13g2_buf_8)
     8    0.046593    0.037737    0.104714    0.507040 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.039162    0.005598    0.512638 ^ fanout64/A (sg13g2_buf_8)
     8    0.041229    0.033223    0.080240    0.592878 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.033458    0.001801    0.594679 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003438    0.036491    0.055562    0.650241 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036491    0.000244    0.650485 v output5/A (sg13g2_buf_2)
     1    0.053254    0.090755    0.135999    0.786484 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.090974    0.003659    0.790143 v sine_out[10] (out)
                                              0.790143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.790143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.640143   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009043    0.036559    0.175829    0.297984 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036562    0.000371    0.298355 v fanout58/A (sg13g2_buf_8)
     4    0.029631    0.026566    0.081327    0.379682 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026574    0.000794    0.380476 v fanout57/A (sg13g2_buf_8)
     8    0.038174    0.029032    0.078362    0.458838 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.030089    0.004103    0.462941 v fanout56/A (sg13g2_buf_2)
     8    0.035745    0.067458    0.111343    0.574284 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.067649    0.002832    0.577117 v _175_/A (sg13g2_nand2_1)
     1    0.008534    0.049253    0.061726    0.638843 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.049277    0.000837    0.639681 ^ output22/A (sg13g2_buf_2)
     1    0.053625    0.116100    0.148505    0.788185 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.116269    0.003618    0.791804 ^ sine_out[26] (out)
                                              0.791804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.791804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641804   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009045    0.046384    0.181681    0.304221 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046386    0.000368    0.304588 ^ fanout72/A (sg13g2_buf_8)
     8    0.057025    0.041339    0.089067    0.393655 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.042399    0.005106    0.398762 ^ _140_/B (sg13g2_nor2_2)
     5    0.028399    0.053323    0.064653    0.463415 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.053402    0.001672    0.465087 v _152_/B (sg13g2_nor2_2)
     4    0.019243    0.094026    0.099978    0.565066 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094044    0.001064    0.566130 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.005028    0.040563    0.089977    0.656107 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.040564    0.000318    0.656425 v output6/A (sg13g2_buf_2)
     1    0.052791    0.090096    0.137397    0.793822 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.090316    0.003647    0.797469 v sine_out[11] (out)
                                              0.797469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.797469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647469   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035142    0.005157    0.468007 ^ _131_/B (sg13g2_or2_1)
     6    0.028046    0.119479    0.137221    0.605228 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119495    0.001137    0.606366 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003265    0.036039    0.054895    0.661261 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.036039    0.000127    0.661388 v output8/A (sg13g2_buf_2)
     1    0.052198    0.088566    0.136019    0.797407 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088597    0.001562    0.798969 v sine_out[13] (out)
                                              0.798969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.798969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648969   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035258    0.005411    0.468261 ^ _130_/B (sg13g2_nor2_1)
     2    0.013985    0.052133    0.058672    0.526933 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.052191    0.001439    0.528372 v _136_/B (sg13g2_nand2b_2)
     4    0.022905    0.060230    0.063415    0.591788 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060451    0.002944    0.594732 ^ _276_/A (sg13g2_nor2_1)
     1    0.009594    0.046075    0.062874    0.657606 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.046097    0.000801    0.658407 v output31/A (sg13g2_buf_2)
     1    0.054050    0.091986    0.141484    0.799891 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.092238    0.003644    0.803535 v sine_out[4] (out)
                                              0.803535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653535   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035258    0.005411    0.468261 ^ _130_/B (sg13g2_nor2_1)
     2    0.013985    0.052133    0.058672    0.526933 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.052191    0.001439    0.528372 v _136_/B (sg13g2_nand2b_2)
     4    0.022905    0.060230    0.063415    0.591788 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060395    0.002559    0.594346 ^ _278_/A (sg13g2_nor2_1)
     1    0.010886    0.050150    0.065973    0.660319 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.050225    0.001548    0.661867 v output33/A (sg13g2_buf_2)
     1    0.052751    0.090073    0.141924    0.803791 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.090348    0.003781    0.807572 v sine_out[6] (out)
                                              0.807572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.807572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657572   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035142    0.005157    0.468007 ^ _131_/B (sg13g2_or2_1)
     6    0.028046    0.119479    0.137221    0.605228 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119502    0.001371    0.606599 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.005945    0.043052    0.064799    0.671398 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.043054    0.000360    0.671758 v output36/A (sg13g2_buf_2)
     1    0.051957    0.088256    0.139149    0.810907 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088286    0.001537    0.812443 v sine_out[9] (out)
                                              0.812443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.812443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662443   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    0.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009329    0.047459    0.182454    0.304609 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047461    0.000383    0.304992 ^ fanout58/A (sg13g2_buf_8)
     4    0.030231    0.028891    0.080942    0.385934 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028916    0.001433    0.387368 ^ fanout55/A (sg13g2_buf_8)
     8    0.043105    0.033774    0.075482    0.462850 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035094    0.005048    0.467898 ^ _143_/A (sg13g2_nor2_1)
     2    0.010511    0.044116    0.054093    0.521990 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.044129    0.000609    0.522599 v _147_/A (sg13g2_nand2_1)
     2    0.009838    0.052305    0.057274    0.579873 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.052328    0.000895    0.580768 ^ _149_/B (sg13g2_nand2_1)
     1    0.010793    0.073295    0.088242    0.669011 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.073319    0.001072    0.670082 v output10/A (sg13g2_buf_2)
     1    0.051739    0.088142    0.153524    0.823607 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088170    0.001487    0.825094 v sine_out[15] (out)
                                              0.825094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.825094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675094   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268921    0.002564    1.016236 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008308    0.093999    0.150702    1.166937 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094000    0.000480    1.167418 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004520    0.084233    0.119541    1.286959 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.084234    0.000316    1.287275 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007467    0.070030    0.094202    1.381476 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.070039    0.000789    1.382265 v _273_/A (sg13g2_nor2_1)
     1    0.006294    0.076467    0.089431    1.471696 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.076500    0.000606    1.472302 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005347    0.061764    0.078065    1.550367 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.061764    0.000385    1.550752 v output15/A (sg13g2_buf_2)
     1    0.054343    0.091957    0.150406    1.701158 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092066    0.002186    1.703344 v sine_out[1] (out)
                                              1.703344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.703344   data arrival time
---------------------------------------------------------------------------------------------
                                              2.146656   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268921    0.002564    1.016236 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008308    0.093999    0.150702    1.166937 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094000    0.000500    1.167437 v _235_/A2 (sg13g2_o21ai_1)
     1    0.005470    0.096789    0.119408    1.286845 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.096790    0.000721    1.287566 ^ _239_/B (sg13g2_and3_1)
     1    0.008520    0.051997    0.155123    1.442689 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.052004    0.000640    1.443329 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004511    0.069765    0.076601    1.519930 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069765    0.000304    1.520235 v output4/A (sg13g2_buf_2)
     1    0.055301    0.094074    0.153698    1.673932 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094435    0.004494    1.678426 v sine_out[0] (out)
                                              1.678426   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.678426   data arrival time
---------------------------------------------------------------------------------------------
                                              2.171575   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001920    1.015591 ^ _185_/B (sg13g2_nor2_2)
     5    0.027770    0.101569    0.143319    1.158910 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.101763    0.003563    1.162473 v _278_/B (sg13g2_nor2_1)
     1    0.010973    0.115778    0.123430    1.285903 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.115810    0.001567    1.287470 ^ output33/A (sg13g2_buf_2)
     1    0.052751    0.114569    0.176958    1.464428 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114806    0.003786    1.468214 ^ sine_out[6] (out)
                                              1.468214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.468214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381786   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001920    1.015591 ^ _185_/B (sg13g2_nor2_2)
     5    0.027770    0.101569    0.143319    1.158910 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.101801    0.003887    1.162797 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003517    0.081639    0.107771    1.270568 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.081639    0.000265    1.270833 ^ output29/A (sg13g2_buf_2)
     1    0.054509    0.117874    0.165319    1.436152 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.118110    0.004311    1.440464 ^ sine_out[32] (out)
                                              1.440464   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.440464   data arrival time
---------------------------------------------------------------------------------------------
                                              2.409536   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001920    1.015591 ^ _185_/B (sg13g2_nor2_2)
     5    0.027770    0.101569    0.143319    1.158910 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.101821    0.004043    1.162953 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003778    0.064256    0.101255    1.264208 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.064256    0.000147    1.264355 ^ output27/A (sg13g2_buf_2)
     1    0.055255    0.119676    0.156497    1.420852 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.120155    0.006160    1.427012 ^ sine_out[30] (out)
                                              1.427012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.427012   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422988   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268934    0.002987    1.016659 ^ _147_/B (sg13g2_nand2_1)
     2    0.009455    0.093320    0.138497    1.155156 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.093323    0.000628    1.155784 v _275_/B (sg13g2_nor2_1)
     1    0.005196    0.072032    0.084322    1.240106 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.072033    0.000210    1.240316 ^ output30/A (sg13g2_buf_2)
     1    0.054568    0.117437    0.162364    1.402680 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.117516    0.001757    1.404437 ^ sine_out[3] (out)
                                              1.404437   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.404437   data arrival time
---------------------------------------------------------------------------------------------
                                              2.445563   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268934    0.002987    1.016659 ^ _147_/B (sg13g2_nand2_1)
     2    0.009455    0.093320    0.138497    1.155156 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.093327    0.000855    1.156011 v _149_/B (sg13g2_nand2_1)
     1    0.010880    0.067364    0.086258    1.242269 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.067392    0.001088    1.243357 ^ output10/A (sg13g2_buf_2)
     1    0.051739    0.111782    0.156279    1.399636 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.111849    0.001488    1.401124 ^ sine_out[15] (out)
                                              1.401124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.401124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.448876   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260675    0.002375    1.067721 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004784    0.075725    0.128290    1.196011 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.075725    0.000297    1.196308 v output17/A (sg13g2_buf_2)
     1    0.053309    0.091089    0.154881    1.351189 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.091349    0.003686    1.354875 v sine_out[21] (out)
                                              1.354875   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.354875   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495125   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260675    0.002360    1.067706 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004332    0.084244    0.122475    1.190181 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.084244    0.000170    1.190351 v output25/A (sg13g2_buf_2)
     1    0.054744    0.092701    0.161805    1.352157 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.092753    0.002031    1.354188 v sine_out[29] (out)
                                              1.354188   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.354188   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495812   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260665    0.001960    1.067307 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003438    0.069309    0.120408    1.187715 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069309    0.000244    1.187959 v output5/A (sg13g2_buf_2)
     1    0.053254    0.090945    0.151824    1.339783 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.091204    0.003659    1.343442 v sine_out[10] (out)
                                              1.343442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.343442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.506558   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260659    0.001715    1.067061 ^ _276_/B (sg13g2_nor2_1)
     1    0.009594    0.078699    0.108279    1.175340 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.078706    0.000801    1.176141 v output31/A (sg13g2_buf_2)
     1    0.054050    0.092212    0.157210    1.333351 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.092464    0.003645    1.336996 v sine_out[4] (out)
                                              1.336996   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.336996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.513005   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001951    1.015623 ^ _171_/A (sg13g2_nand2_1)
     1    0.004180    0.074634    0.098977    1.114600 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.074634    0.000279    1.114879 v _172_/B (sg13g2_nand2_1)
     1    0.007351    0.051376    0.066439    1.181318 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.051382    0.000524    1.181842 ^ output21/A (sg13g2_buf_2)
     1    0.052990    0.114855    0.148527    1.330369 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115043    0.003805    1.334174 ^ sine_out[25] (out)
                                              1.334174   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.334174   data arrival time
---------------------------------------------------------------------------------------------
                                              2.515826   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077899    0.000566    0.904349 v _212_/B (sg13g2_nor2_1)
     2    0.011172    0.113939    0.116710    1.021059 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113950    0.000922    1.021981 ^ output26/A (sg13g2_buf_2)
     1    0.056166    0.121438    0.180689    1.202671 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.121680    0.004430    1.207100 ^ sine_out[2] (out)
                                              1.207100   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.207100   data arrival time
---------------------------------------------------------------------------------------------
                                              2.642900   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045290    0.002005    0.828825 v _138_/A (sg13g2_nor2_1)
     2    0.009296    0.116694    0.099181    0.928005 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116698    0.000511    0.928517 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003265    0.049706    0.088186    1.016702 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.049706    0.000127    1.016830 v output8/A (sg13g2_buf_2)
     1    0.052198    0.088661    0.142608    1.159437 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088692    0.001562    1.161000 v sine_out[13] (out)
                                              1.161000   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.161000   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689000   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077900    0.000611    0.904395 v _145_/B (sg13g2_nand2_1)
     1    0.010167    0.063167    0.077066    0.981460 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.063205    0.001248    0.982709 ^ output9/A (sg13g2_buf_2)
     1    0.051816    0.111919    0.154286    1.136995 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.111988    0.001539    1.138534 ^ sine_out[14] (out)
                                              1.138534   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.138534   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711466   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045290    0.002005    0.828825 v _138_/A (sg13g2_nor2_1)
     2    0.009296    0.116694    0.099181    0.928005 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116699    0.000606    0.928612 ^ _279_/B (sg13g2_nor2_1)
     1    0.004473    0.038572    0.058861    0.987473 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.038573    0.000293    0.987766 v output34/A (sg13g2_buf_2)
     1    0.053214    0.090726    0.136812    1.124578 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.090961    0.003785    1.128363 v sine_out[7] (out)
                                              1.128363   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.128363   data arrival time
---------------------------------------------------------------------------------------------
                                              2.721637   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008759    0.035730    0.175190    0.297730 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035733    0.000356    0.298085 v fanout72/A (sg13g2_buf_8)
     8    0.055364    0.035974    0.088168    0.386254 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037023    0.004724    0.390977 v fanout71/A (sg13g2_buf_8)
     8    0.033566    0.027861    0.082866    0.473844 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027889    0.001471    0.475314 v _126_/A (sg13g2_inv_1)
     3    0.014481    0.066138    0.062856    0.538170 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.066152    0.000809    0.538979 ^ _161_/B (sg13g2_nand2_1)
     3    0.016461    0.105772    0.118503    0.657482 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105839    0.001694    0.659176 v _177_/B (sg13g2_nand2_1)
     3    0.015775    0.088693    0.108571    0.767747 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.088706    0.000915    0.768662 ^ _179_/A (sg13g2_nand2_1)
     2    0.006981    0.060934    0.079987    0.848650 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060936    0.000403    0.849053 v _281_/B (sg13g2_nor2_1)
     1    0.008377    0.090026    0.093256    0.942309 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.090042    0.000951    0.943260 ^ output35/A (sg13g2_buf_2)
     1    0.052372    0.113617    0.166907    1.110167 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113789    0.003617    1.113784 ^ sine_out[8] (out)
                                              1.113784   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.113784   data arrival time
---------------------------------------------------------------------------------------------
                                              2.736216   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106642    0.002192    0.725567 ^ _181_/A (sg13g2_and2_1)
     4    0.018546    0.086731    0.155197    0.880764 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.086742    0.001028    0.881792 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004642    0.050100    0.066680    0.948472 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.050103    0.000304    0.948776 v output28/A (sg13g2_buf_2)
     1    0.055969    0.094971    0.145119    1.093895 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095263    0.004318    1.098214 v sine_out[31] (out)
                                              1.098214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.098214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.751786   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106668    0.002579    0.725954 ^ _135_/A (sg13g2_nor2_1)
     1    0.010355    0.056856    0.084262    0.810216 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.056889    0.000601    0.810817 v _174_/A (sg13g2_nand2_1)
     1    0.003624    0.043139    0.041705    0.852522 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043139    0.000269    0.852790 ^ _175_/B (sg13g2_nand2_1)
     1    0.008446    0.067807    0.074659    0.927449 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.067823    0.000825    0.928274 v output22/A (sg13g2_buf_2)
     1    0.053625    0.091495    0.151516    1.079790 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.091745    0.003614    1.083404 v sine_out[26] (out)
                                              1.083404   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.083404   data arrival time
---------------------------------------------------------------------------------------------
                                              2.766596   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106644    0.002224    0.725599 ^ _150_/A (sg13g2_and2_1)
     3    0.012092    0.061761    0.135568    0.861167 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.061762    0.000318    0.861485 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004735    0.053477    0.072531    0.934016 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053477    0.000296    0.934311 v output16/A (sg13g2_buf_2)
     1    0.053064    0.090554    0.143975    1.078287 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.090806    0.003611    1.081897 v sine_out[20] (out)
                                              1.081897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.081897   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768103   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106644    0.002224    0.725599 ^ _150_/A (sg13g2_and2_1)
     3    0.012092    0.061761    0.135568    0.861167 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.061765    0.000523    0.861689 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.004228    0.052174    0.070230    0.931919 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.052175    0.000281    0.932201 v output18/A (sg13g2_buf_2)
     1    0.052492    0.089689    0.142689    1.074889 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089944    0.003615    1.078504 v sine_out[22] (out)
                                              1.078504   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.078504   data arrival time
---------------------------------------------------------------------------------------------
                                              2.771496   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008960    0.046065    0.181434    0.303669 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046067    0.000364    0.304034 ^ fanout75/A (sg13g2_buf_8)
     6    0.036495    0.031433    0.082210    0.386243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031643    0.001753    0.387996 ^ fanout74/A (sg13g2_buf_1)
     4    0.022024    0.097055    0.115994    0.503990 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.097092    0.001579    0.505569 ^ _137_/B (sg13g2_nand3_1)
     5    0.019870    0.189848    0.199564    0.705133 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189900    0.000982    0.706116 v _156_/B (sg13g2_nand2b_1)
     2    0.010260    0.084197    0.111513    0.817629 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.084238    0.000674    0.818302 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006265    0.060237    0.091613    0.909915 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.060255    0.000709    0.910624 v output13/A (sg13g2_buf_2)
     1    0.051712    0.088011    0.147185    1.057810 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088039    0.001503    1.059313 v sine_out[18] (out)
                                              1.059313   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059313   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790687   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008759    0.035730    0.175190    0.297730 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035733    0.000356    0.298085 v fanout72/A (sg13g2_buf_8)
     8    0.055364    0.035974    0.088168    0.386254 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037023    0.004724    0.390977 v fanout71/A (sg13g2_buf_8)
     8    0.033566    0.027861    0.082866    0.473844 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027889    0.001471    0.475314 v _126_/A (sg13g2_inv_1)
     3    0.014481    0.066138    0.062856    0.538170 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.066152    0.000809    0.538979 ^ _161_/B (sg13g2_nand2_1)
     3    0.016461    0.105772    0.118503    0.657482 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105839    0.001694    0.659176 v _177_/B (sg13g2_nand2_1)
     3    0.015775    0.088693    0.108571    0.767747 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.088706    0.000915    0.768662 ^ _179_/A (sg13g2_nand2_1)
     2    0.006981    0.060934    0.079987    0.848650 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060936    0.000425    0.849074 v _180_/B (sg13g2_nand2_1)
     1    0.006430    0.045700    0.058087    0.907161 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.045701    0.000410    0.907571 ^ output24/A (sg13g2_buf_2)
     1    0.054371    0.117627    0.147529    1.055100 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.117833    0.004025    1.059124 ^ sine_out[28] (out)
                                              1.059124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790876   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106694    0.001420    0.677883 v _168_/B (sg13g2_nor2_1)
     2    0.007405    0.089724    0.101986    0.779869 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.089724    0.000219    0.780088 ^ _169_/B (sg13g2_nand2_1)
     1    0.006207    0.064783    0.081490    0.861579 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.064788    0.000634    0.862213 v _170_/B (sg13g2_nand2_1)
     1    0.003819    0.037396    0.050971    0.913184 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037397    0.000381    0.913565 ^ output20/A (sg13g2_buf_2)
     1    0.052461    0.113131    0.142538    1.056103 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113194    0.001405    1.057508 ^ sine_out[24] (out)
                                              1.057508   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.057508   data arrival time
---------------------------------------------------------------------------------------------
                                              2.792492   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115612    0.001530    0.567755 ^ fanout60/A (sg13g2_buf_8)
     8    0.036112    0.034406    0.112702    0.680457 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.034869    0.003867    0.684324 ^ _151_/A (sg13g2_nand2_2)
     5    0.025996    0.088507    0.088090    0.772414 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.088530    0.001201    0.773615 v _166_/B (sg13g2_nor2_1)
     1    0.005266    0.077908    0.083172    0.856787 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.077909    0.000361    0.857148 ^ _167_/B (sg13g2_nor2_1)
     1    0.005837    0.035384    0.053223    0.910371 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.035388    0.000370    0.910741 v output19/A (sg13g2_buf_2)
     1    0.052817    0.090102    0.134908    1.045650 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090325    0.003674    1.049324 v sine_out[23] (out)
                                              1.049324   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.049324   data arrival time
---------------------------------------------------------------------------------------------
                                              2.800676   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115612    0.001530    0.567755 ^ fanout60/A (sg13g2_buf_8)
     8    0.036112    0.034406    0.112702    0.680457 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.034869    0.003867    0.684324 ^ _151_/A (sg13g2_nand2_2)
     5    0.025996    0.088507    0.088090    0.772414 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.088576    0.002055    0.774468 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003236    0.064158    0.082700    0.857168 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.064158    0.000129    0.857297 ^ _160_/B (sg13g2_nor2_1)
     1    0.007434    0.037507    0.053097    0.910394 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.037527    0.000703    0.911098 v output14/A (sg13g2_buf_2)
     1    0.051817    0.088010    0.136307    1.047404 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088041    0.001563    1.048967 v sine_out[19] (out)
                                              1.048967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.048967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801033   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008674    0.035484    0.174983    0.297218 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035487    0.000353    0.297571 v fanout75/A (sg13g2_buf_8)
     6    0.035681    0.028479    0.082459    0.380030 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028643    0.001713    0.381743 v fanout74/A (sg13g2_buf_1)
     4    0.021601    0.075274    0.106811    0.488554 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.075295    0.001183    0.489737 v _140_/A (sg13g2_nor2_2)
     5    0.029188    0.135422    0.144492    0.634229 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.135455    0.001733    0.635962 ^ _152_/B (sg13g2_nor2_2)
     4    0.018927    0.062677    0.087808    0.723770 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062694    0.000964    0.724734 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004111    0.119847    0.138604    0.863338 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.119848    0.000161    0.863498 ^ output12/A (sg13g2_buf_2)
     1    0.051675    0.112021    0.178341    1.041839 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112041    0.001485    1.043325 ^ sine_out[17] (out)
                                              1.043325   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.043325   data arrival time
---------------------------------------------------------------------------------------------
                                              2.806675   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008960    0.046065    0.181434    0.303669 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046067    0.000364    0.304034 ^ fanout75/A (sg13g2_buf_8)
     6    0.036495    0.031433    0.082210    0.386243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031643    0.001753    0.387996 ^ fanout74/A (sg13g2_buf_1)
     4    0.022024    0.097055    0.115994    0.503990 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.097092    0.001579    0.505569 ^ _137_/B (sg13g2_nand3_1)
     5    0.019870    0.189848    0.199564    0.705133 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189900    0.000982    0.706116 v _156_/B (sg13g2_nand2b_1)
     2    0.010260    0.084197    0.111513    0.817629 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.084243    0.000842    0.818471 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003437    0.048543    0.070185    0.888656 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.048545    0.000135    0.888791 v output23/A (sg13g2_buf_2)
     1    0.054670    0.093050    0.141758    1.030549 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093643    0.006046    1.036595 v sine_out[27] (out)
                                              1.036595   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.036595   data arrival time
---------------------------------------------------------------------------------------------
                                              2.813405   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007427    0.031810    0.171871    0.294012 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031844    0.000523    0.294535 v fanout63/A (sg13g2_buf_2)
     5    0.033439    0.064362    0.108162    0.402697 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.064761    0.004163    0.406860 v fanout59/A (sg13g2_buf_8)
     8    0.035569    0.029410    0.096731    0.503591 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029573    0.002270    0.505861 v _130_/A (sg13g2_nor2_1)
     2    0.014174    0.132009    0.122110    0.627971 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.132033    0.001468    0.629440 ^ _136_/B (sg13g2_nand2b_2)
     4    0.023133    0.097064    0.116443    0.745883 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.097127    0.002062    0.747945 v _277_/A (sg13g2_nor2_1)
     1    0.005949    0.072091    0.096180    0.844125 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.072092    0.000362    0.844487 ^ output32/A (sg13g2_buf_2)
     1    0.053080    0.114456    0.160254    1.004741 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114540    0.001839    1.006580 ^ sine_out[5] (out)
                                              1.006580   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006580   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843420   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008674    0.035484    0.174983    0.297218 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035487    0.000353    0.297571 v fanout75/A (sg13g2_buf_8)
     6    0.035681    0.028479    0.082459    0.380030 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028643    0.001713    0.381743 v fanout74/A (sg13g2_buf_1)
     4    0.021601    0.075274    0.106811    0.488554 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.075295    0.001183    0.489737 v _140_/A (sg13g2_nor2_2)
     5    0.029188    0.135422    0.144492    0.634229 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.135455    0.001733    0.635962 ^ _152_/B (sg13g2_nor2_2)
     4    0.018927    0.062677    0.087808    0.723770 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062697    0.001042    0.724812 v _283_/A2 (sg13g2_a21oi_1)
     1    0.005116    0.078581    0.095464    0.820276 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.078582    0.000326    0.820601 ^ output6/A (sg13g2_buf_2)
     1    0.052791    0.114421    0.161808    0.982410 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.114595    0.003652    0.986062 ^ sine_out[11] (out)
                                              0.986062   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.986062   data arrival time
---------------------------------------------------------------------------------------------
                                              2.863939   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007427    0.031810    0.171871    0.294012 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031844    0.000523    0.294535 v fanout63/A (sg13g2_buf_2)
     5    0.033439    0.064362    0.108162    0.402697 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.064761    0.004163    0.406860 v fanout59/A (sg13g2_buf_8)
     8    0.035569    0.029410    0.096731    0.503591 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029495    0.001724    0.505315 v _131_/A (sg13g2_or2_1)
     6    0.027315    0.096497    0.169754    0.675069 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096515    0.001324    0.676394 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006032    0.084984    0.103157    0.779551 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.084984    0.000368    0.779919 ^ output36/A (sg13g2_buf_2)
     1    0.051957    0.112275    0.165241    0.945160 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112296    0.001538    0.946698 ^ sine_out[9] (out)
                                              0.946698   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.946698   data arrival time
---------------------------------------------------------------------------------------------
                                              2.903302   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106701    0.001603    0.678065 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004570    0.070059    0.107275    0.785341 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.070060    0.000183    0.785523 ^ output11/A (sg13g2_buf_2)
     1    0.051733    0.112112    0.157790    0.943313 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112122    0.001117    0.944430 ^ sine_out[16] (out)
                                              0.944430   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.944430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.905570   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007427    0.031810    0.171871    0.294012 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031844    0.000523    0.294535 v fanout63/A (sg13g2_buf_2)
     5    0.033439    0.064362    0.108162    0.402697 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.064761    0.004163    0.406860 v fanout59/A (sg13g2_buf_8)
     8    0.035569    0.029410    0.096731    0.503591 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029573    0.002270    0.505861 v _130_/A (sg13g2_nor2_1)
     2    0.014174    0.132009    0.122110    0.627971 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.132027    0.001292    0.629264 ^ _284_/A (sg13g2_and2_1)
     1    0.006052    0.040289    0.123859    0.753123 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.040292    0.000372    0.753495 ^ output7/A (sg13g2_buf_2)
     1    0.052659    0.114140    0.142689    0.896184 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.114313    0.003630    0.899813 ^ sine_out[12] (out)
                                              0.899813   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.899813   data arrival time
---------------------------------------------------------------------------------------------
                                              2.950187   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093442    0.000582    1.093684 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011589    0.148511    0.169731    1.263415 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148516    0.000658    1.264072 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012365    0.103000    0.141542    1.405615 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103048    0.000916    1.406531 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008522    0.123950    0.144837    1.551368 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.123952    0.000673    1.552041 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002587    0.061214    0.116297    1.668338 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.061214    0.000095    1.668433 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.668433   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    5.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972155   clock uncertainty
                                  0.000000    4.972155   clock reconvergence pessimism
                                 -0.125696    4.846459   library setup time
                                              4.846459   data required time
---------------------------------------------------------------------------------------------
                                              4.846459   data required time
                                             -1.668433   data arrival time
---------------------------------------------------------------------------------------------
                                              3.178026   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093442    0.000582    1.093684 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011589    0.148511    0.169731    1.263415 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148516    0.000658    1.264072 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012365    0.103000    0.141542    1.405615 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103047    0.000883    1.406498 v _208_/B (sg13g2_xor2_1)
     1    0.002255    0.054488    0.117436    1.523934 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.054488    0.000085    1.524019 v _298_/D (sg13g2_dfrbpq_1)
                                              1.524019   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    5.122140 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972141   clock uncertainty
                                  0.000000    4.972141   clock reconvergence pessimism
                                 -0.124309    4.847832   library setup time
                                              4.847832   data required time
---------------------------------------------------------------------------------------------
                                              4.847832   data required time
                                             -1.524019   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323813   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009194    0.036942    0.176128    0.298680 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036952    0.000565    0.299245 v _127_/A (sg13g2_inv_1)
     1    0.008038    0.042470    0.046717    0.345961 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042489    0.000718    0.346679 ^ output3/A (sg13g2_buf_2)
     1    0.052079    0.112851    0.143766    0.490445 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112930    0.002462    0.492907 ^ signB (out)
                                              0.492907   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.492907   data arrival time
---------------------------------------------------------------------------------------------
                                              3.357093   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009348    0.047519    0.182440    0.304991 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047531    0.000721    0.305712 ^ output2/A (sg13g2_buf_2)
     1    0.050922    0.110537    0.144760    0.450472 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110606    0.002267    0.452739 ^ sign (out)
                                              0.452739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.452739   data arrival time
---------------------------------------------------------------------------------------------
                                              3.397261   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093442    0.000582    1.093684 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011589    0.148511    0.169731    1.263415 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148517    0.000754    1.264168 ^ _204_/B (sg13g2_xor2_1)
     1    0.002204    0.055032    0.127454    1.391623 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.055033    0.000150    1.391772 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.391772   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    5.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972636   clock uncertainty
                                  0.000000    4.972636   clock reconvergence pessimism
                                 -0.123687    4.848948   library setup time
                                              4.848948   data required time
---------------------------------------------------------------------------------------------
                                              4.848948   data required time
                                             -1.391772   data arrival time
---------------------------------------------------------------------------------------------
                                              3.457176   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077899    0.000566    0.904349 v _212_/B (sg13g2_nor2_1)
     2    0.011172    0.113939    0.116710    1.021059 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113952    0.000979    1.022038 ^ _213_/C (sg13g2_nand3_1)
     2    0.010733    0.112710    0.148394    1.170433 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112758    0.000795    1.171228 v _214_/B (sg13g2_xnor2_1)
     1    0.003497    0.042756    0.118731    1.289960 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042756    0.000195    1.290154 v _300_/D (sg13g2_dfrbpq_1)
                                              1.290154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    5.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972551   clock uncertainty
                                  0.000000    4.972551   clock reconvergence pessimism
                                 -0.120058    4.852493   library setup time
                                              4.852493   data required time
---------------------------------------------------------------------------------------------
                                              4.852493   data required time
                                             -1.290154   data arrival time
---------------------------------------------------------------------------------------------
                                              3.562339   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077899    0.000566    0.904349 v _212_/B (sg13g2_nor2_1)
     2    0.011172    0.113939    0.116710    1.021059 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113952    0.000979    1.022038 ^ _213_/C (sg13g2_nand3_1)
     2    0.010733    0.112710    0.148394    1.170433 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112712    0.000713    1.171146 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004694    0.082982    0.069369    1.240515 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.082982    0.000305    1.240820 ^ _219_/A (sg13g2_inv_1)
     1    0.001987    0.025103    0.039453    1.280273 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025103    0.000131    1.280403 v _301_/D (sg13g2_dfrbpq_1)
                                              1.280403   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    5.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972552   clock uncertainty
                                  0.000000    4.972552   clock reconvergence pessimism
                                 -0.113699    4.858853   library setup time
                                              4.858853   data required time
---------------------------------------------------------------------------------------------
                                              4.858853   data required time
                                             -1.280403   data arrival time
---------------------------------------------------------------------------------------------
                                              3.578450   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093444    0.000690    1.093792 v _200_/A (sg13g2_xor2_1)
     1    0.002856    0.053615    0.120560    1.214353 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.053616    0.000176    1.214529 v _296_/D (sg13g2_dfrbpq_1)
                                              1.214529   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022918    0.001225    5.122910 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972910   clock uncertainty
                                  0.000000    4.972910   clock reconvergence pessimism
                                 -0.123990    4.848920   library setup time
                                              4.848920   data required time
---------------------------------------------------------------------------------------------
                                              4.848920   data required time
                                             -1.214529   data arrival time
---------------------------------------------------------------------------------------------
                                              3.634392   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000342    0.967007 ^ _196_/A (sg13g2_xor2_1)
     1    0.002449    0.057183    0.128950    1.095957 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.057183    0.000170    1.096127 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.096127   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000779    5.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972540   clock uncertainty
                                  0.000000    4.972540   clock reconvergence pessimism
                                 -0.124373    4.848167   library setup time
                                              4.848167   data required time
---------------------------------------------------------------------------------------------
                                              4.848167   data required time
                                             -1.096127   data arrival time
---------------------------------------------------------------------------------------------
                                              3.752041   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038065    0.005080    0.776042 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001581    0.058601    0.082419    0.858461 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.058601    0.000062    0.858522 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.858522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    5.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972236   clock uncertainty
                                  0.000000    4.972236   clock reconvergence pessimism
                                 -0.124833    4.847402   library setup time
                                              4.847402   data required time
---------------------------------------------------------------------------------------------
                                              4.847402   data required time
                                             -0.858522   data arrival time
---------------------------------------------------------------------------------------------
                                              3.988880   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034067    0.004955    0.783807 v _128_/A (sg13g2_inv_2)
     5    0.023930    0.056628    0.055815    0.839622 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.056692    0.001573    0.841194 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.841194   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    5.122386 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972385   clock uncertainty
                                  0.000000    4.972385   clock reconvergence pessimism
                                 -0.124213    4.848172   library setup time
                                              4.848172   data required time
---------------------------------------------------------------------------------------------
                                              4.848172   data required time
                                             -0.841194   data arrival time
---------------------------------------------------------------------------------------------
                                              4.006977   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268921    0.002564    1.016236 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008308    0.093999    0.150702    1.166937 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094000    0.000480    1.167418 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004520    0.084233    0.119541    1.286959 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.084234    0.000316    1.287275 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007467    0.070030    0.094202    1.381476 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.070039    0.000789    1.382265 v _273_/A (sg13g2_nor2_1)
     1    0.006294    0.076467    0.089431    1.471696 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.076500    0.000606    1.472302 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005347    0.061764    0.078065    1.550367 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.061764    0.000385    1.550752 v output15/A (sg13g2_buf_2)
     1    0.054343    0.091957    0.150406    1.701158 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092066    0.002186    1.703344 v sine_out[1] (out)
                                              1.703344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.703344   data arrival time
---------------------------------------------------------------------------------------------
                                              2.146656   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.423372e-05 0.000000e+00 4.413533e-09 9.423814e-05  59.6%
Combinational        6.040996e-07 1.461720e-06 3.987017e-08 2.105690e-06   1.3%
Clock                4.462696e-05 1.726470e-05 1.400901e-08 6.190567e-05  39.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394648e-04 1.872642e-05 5.829272e-08 1.582495e-04 100.0%
                            88.1%        11.8%         0.0%
%OL_METRIC_F power__internal__total 0.00013946476974524558
%OL_METRIC_F power__switching__total 1.8726424968917854e-5
%OL_METRIC_F power__leakage__total 5.829271643165157e-8
%OL_METRIC_F power__total 0.00015824948786757886

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.15067431062642225
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122236 source latency _294_/CLK ^
-0.122910 target latency _296_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150674 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.15076927633107695
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122910 source latency _296_/CLK ^
-0.122141 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150769 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.26759822892777213
nom_typ_1p20V_25C: 0.26759822892777213
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.146655802763989
nom_typ_1p20V_25C: 2.146655802763989
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.267598
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.178026
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.122141         network latency _298_/CLK
        0.122910 network latency _296_/CLK
---------------
0.122141 0.122910 latency
        0.000769 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.133971         network latency _294_/CLK
        0.134718 network latency _296_/CLK
---------------
0.133971 0.134718 latency
        0.000747 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.82 fmax = 548.86
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
