================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Aug 07 00:52:29 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         STENCIL3D
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              402
FF:               386
DSP:              3
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 4.563       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                    | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                    | 402 | 386 | 3   |      |      |     |        |      |         |          |        |
|   (inst)                | 234 | 386 |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U1 | 168 |     | 3   |      |      |     |        |      |         |          |        |
+-------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.05%  | OK     |
| FD                                                        | 50%       | 0.02%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.02%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.05%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.05%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 25     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.25   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN             | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                            |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.437 | add_ln57_reg_1115_reg[0]/C | mul_ln57_1_reg_1120_reg[31]/D |           18 |          3 |          4.545 |          3.330 |        1.215 |
| Path2 | 3.438 | add_ln57_reg_1115_reg[0]/C | mul_ln57_1_reg_1120_reg[29]/D |           18 |          3 |          4.544 |          3.330 |        1.214 |
| Path3 | 3.438 | add_ln57_reg_1115_reg[0]/C | mul_ln57_reg_1080_reg[29]/D   |           18 |          3 |          4.544 |          3.330 |        1.214 |
| Path4 | 3.438 | add_ln57_reg_1115_reg[0]/C | mul_ln57_reg_1080_reg[31]/D   |           18 |          3 |          4.544 |          3.330 |        1.214 |
| Path5 | 3.450 | add_ln57_reg_1115_reg[0]/C | mul_ln57_1_reg_1120_reg[30]/D |           18 |          3 |          4.532 |          3.317 |        1.215 |
+-------+-------+----------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------+------------------------+
    | Path1 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | add_ln57_reg_1115_reg[0]                                  | REGISTER.SDR.FDRE      |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_131                   | CLB.LUT.LUT6           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_85                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_84                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_58                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_34                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_33                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_16                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8           | CLB.LUT.LUT2           |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1       | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1       | CLB.CARRY.CARRY8       |
    | mul_ln57_1_reg_1120_reg[31]                               | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path2 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | add_ln57_reg_1115_reg[0]                                  | REGISTER.SDR.FDRE      |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_131                   | CLB.LUT.LUT6           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_85                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_84                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_58                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_34                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_33                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_16                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8           | CLB.LUT.LUT2           |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1       | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1       | CLB.CARRY.CARRY8       |
    | mul_ln57_1_reg_1120_reg[29]                               | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path3 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | add_ln57_reg_1115_reg[0]                                  | REGISTER.SDR.FDRE      |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_131                   | CLB.LUT.LUT6           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_85                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_84                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_58                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_34                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_33                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_16                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8           | CLB.LUT.LUT2           |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1       | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1       | CLB.CARRY.CARRY8       |
    | mul_ln57_reg_1080_reg[29]                                 | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path4 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | add_ln57_reg_1115_reg[0]                                  | REGISTER.SDR.FDRE      |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_131                   | CLB.LUT.LUT6           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_85                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_84                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_58                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_34                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_33                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_16                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8           | CLB.LUT.LUT2           |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1       | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1       | CLB.CARRY.CARRY8       |
    | mul_ln57_reg_1080_reg[31]                                 | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path5 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | add_ln57_reg_1115_reg[0]                                  | REGISTER.SDR.FDRE      |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_131                   | CLB.LUT.LUT6           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_85                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_84                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_58                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_34                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_33                    | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/tmp_product_i_16                    | CLB.LUT.LUT3           |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8           | CLB.LUT.LUT2           |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1       | CLB.CARRY.CARRY8       |
    | mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1       | CLB.CARRY.CARRY8       |
    | mul_ln57_1_reg_1120_reg[30]                               | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/stencil3d_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/stencil3d_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/stencil3d_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/stencil3d_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/stencil3d_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/stencil3d_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


