Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:53:09 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            14.0000
  Critical Path Length:        6.3391
  Critical Path Slack:         5.1725
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.5860
  Critical Path Slack:         9.8909
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        4.6506
  Critical Path Slack:         4.2746
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        9.0581
  Critical Path Slack:         2.6817
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        2.6838
  Critical Path Slack:         7.0425
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.4035
  Critical Path Slack:        -0.4035
  Critical Path Clk Period:       n/a
  Total Negative Slack:     -638.9922
  No. of Violating Paths:   2969.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              28171
  Buf/Inv Cell Count:            4514
  Buf Cell Count:                 162
  Inv Cell Count:                4352
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22836
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      52175.6969
  Noncombinational Area:   36013.9983
  Buf/Inv Area:             4228.0095
  Total Buffer Area:         230.9995
  Total Inverter Area:      3997.0100
  Macro/Black Box Area:        0.0000
  Net Area:                  892.2321
  Net XLength        :    484161.0938
  Net YLength        :    540966.8125
  -----------------------------------
  Cell Area:               88189.6952
  Design Area:             89081.9272
  Net Length        :    1025127.8750


  Design Rules
  -----------------------------------
  Total Number of Nets:         30316
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            117.0402
  -----------------------------------------
  Overall Compile Time:            118.5290
  Overall Compile Wall Clock Time: 118.8432

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.4035  TNS: 638.9922  Number of Violating Paths: 2969  (with Crosstalk delta delays)
  Design  WNS: 0.4035  TNS: 638.9922  Number of Violating Paths: 2969  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
