Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec 20 22:54:54 2024
| Host         : ECIT80703 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          
TIMING-23  Warning           Combinational loop found     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (175)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (134)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (175)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/PUF_Controller_0/inst/DFF_0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/PUF_Controller_0/inst/DFF_1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/PUF_Controller_0/inst/EN_Flag_latch_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/PUF_Controller_0/inst/Finished_delay_latch_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_11/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_0/inst/DFF_9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_11/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Test_CRO_1/inst/DFF_9/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (134)
-----------------------
 There are 134 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.811        0.000                      0                 2733        0.020        0.000                      0                 2733        4.020        0.000                       0                  1325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.811        0.000                      0                 2730        0.020        0.000                      0                 2730        4.020        0.000                       0                  1325  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.910        0.000                      0                    3        0.701        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.294ns (21.253%)  route 4.795ns (78.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.676     2.984    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X10Y36         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=106, routed)         1.519     5.021    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X16Y37         LUT4 (Prop_lut4_I2_O)        0.152     5.173 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_8/O
                         net (fo=23, routed)          1.379     6.551    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.348     6.899 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2/O
                         net (fo=1, routed)           0.670     7.570    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2_n_0
    SLICE_X18Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.694 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           1.227     8.921    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.152     9.073 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000     9.073    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X13Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.506    12.698    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.264    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.075    12.884    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 1.519ns (25.374%)  route 4.468ns (74.626%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.677     2.985    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y37         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=106, routed)         1.558     4.999    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.123 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.955     6.078    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.202 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.706     6.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.119     7.027 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.659     7.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.356     8.042 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.590     8.632    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X13Y38         LUT6 (Prop_lut6_I4_O)        0.340     8.972 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     8.972    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X13Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.504    12.696    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X13Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.029    12.836    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.519ns (25.386%)  route 4.465ns (74.614%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.677     2.985    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y37         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=106, routed)         1.558     4.999    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[3]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.123 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.955     6.078    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.202 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.706     6.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.119     7.027 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.659     7.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.356     8.042 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.587     8.629    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X13Y38         LUT4 (Prop_lut4_I2_O)        0.340     8.969 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.969    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X13Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.504    12.696    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X13Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.031    12.838    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.654ns (44.402%)  route 3.323ns (55.598%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.728     3.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.711     4.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.301     4.526 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.462     4.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.111 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.464     5.575    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.116     5.691 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     6.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.328     6.906 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.439 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.556    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.879 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.800     8.679    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.334     9.013 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.013    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.551    12.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.270    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.942ns (33.888%)  route 3.789ns (66.112%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.265     6.672    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.796 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           1.258     8.054    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.206 r  design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_2/O
                         net (fo=1, routed)           0.266     8.472    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_5_in
    SLICE_X13Y31         LUT6 (Prop_lut6_I1_O)        0.332     8.804 r  design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.804    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.497    12.689    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y31         FDRE                                         r  design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.032    12.798    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.090ns (22.010%)  route 3.862ns (77.990%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.719     3.027    design_1_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  design_1_i/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.419     3.446 r  design_1_i/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.989     4.435    design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.299     4.734 r  design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.890     5.623    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.747 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.574     6.322    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_1
    SLICE_X11Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.446 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.466     6.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X8Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.944     7.979    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.589    12.781    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    13.012    
                         clock uncertainty           -0.154    12.858    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.975    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.527ns (43.070%)  route 3.340ns (56.930%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.728     3.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.711     4.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.301     4.526 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.462     4.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I3_O)        0.124     5.111 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.464     5.575    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.116     5.691 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.887     6.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.328     6.906 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.439 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.754 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.817     8.571    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.332     8.903 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.903    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.551    12.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.270    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.608ns (30.777%)  route 3.617ns (69.223%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.326     6.733    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X16Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.857 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.953     7.810    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X12Y32         LUT5 (Prop_lut5_I2_O)        0.150     7.960 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.338     8.298    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.496    12.688    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y30         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.400    12.365    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.608ns (30.777%)  route 3.617ns (69.223%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.326     6.733    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X16Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.857 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.953     7.810    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X12Y32         LUT5 (Prop_lut5_I2_O)        0.150     7.960 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.338     8.298    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.496    12.688    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y30         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.400    12.365    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.608ns (30.777%)  route 3.617ns (69.223%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.326     6.733    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X16Y32         LUT5 (Prop_lut5_I4_O)        0.124     6.857 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.953     7.810    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X12Y32         LUT5 (Prop_lut5_I2_O)        0.150     7.960 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.338     8.298    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.496    12.688    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y30         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X12Y30         FDRE (Setup_fdre_C_CE)      -0.400    12.365    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  4.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.150%)  route 0.219ns (60.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.559     0.900    design_1_i/axi_gpio_13/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=6, routed)           0.219     1.260    design_1_i/axi_gpio_13/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X23Y38         FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.826     1.196    design_1_i/axi_gpio_13/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[6]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.078     1.240    design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.269%)  route 0.218ns (60.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.558     0.899    design_1_i/axi_gpio_13/U0/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.218     1.258    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[16]
    SLICE_X16Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.830     1.200    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.059     1.225    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.559     0.900    design_1_i/axi_gpio_13/U0/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.217     1.258    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X16Y39         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.829     1.199    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y39         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.052     1.217    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.835%)  route 0.220ns (54.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.220     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.332 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.923%)  route 0.179ns (44.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]/Q
                         net (fo=1, routed)           0.179     1.207    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.099     1.306 r  design_1_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/axi_gpio_0/U0/ip2bus_data[23]
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.831     1.201    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.092     1.259    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.558     0.899    design_1_i/axi_gpio_13/U0/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.227     1.266    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X16Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.830     1.200    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.052     1.218    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.110     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X12Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X12Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.658%)  route 0.221ns (63.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.221     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X5Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.025     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.254%)  route 0.224ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.559     0.900    design_1_i/axi_gpio_13/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=6, routed)           0.224     1.288    design_1_i/axi_gpio_13/U0/gpio_core_1/gpio_io_o[29]
    SLICE_X23Y38         FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.826     1.196    design_1_i/axi_gpio_13/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.071     1.233    design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.232%)  route 0.228ns (61.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.558     0.899    design_1_i/axi_gpio_13/U0/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_gpio_13/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.228     1.267    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[17]
    SLICE_X19Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.830     1.200    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.046     1.212    design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X26Y7     design_1_i/Counter_latch_0/inst/FF_0/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X26Y6     design_1_i/Counter_latch_0/inst/FF_0_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X26Y5     design_1_i/Counter_latch_0/inst/FF_0_2/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y24    design_1_i/PUF_Controller_0/inst/CE_Flag_latch/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y24    design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y24    design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y24    design_1_i/PUF_Controller_0/inst/EN_Flag_latch_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y24    design_1_i/PUF_Controller_0/inst/Finished_delay_latch_0/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y24    design_1_i/PUF_Controller_0/inst/Finished_delay_latch_1/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.456ns (19.146%)  route 1.926ns (80.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.663     2.971    design_1_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           1.926     5.353    design_1_i/Counter_latch_0/inst/CLR_M
    SLICE_X26Y5          FDCE                                         f  design_1_i/Counter_latch_0/inst/FF_0_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.499    12.691    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X26Y5          FDCE (Recov_fdce_C_CLR)     -0.405    12.262    design_1_i/Counter_latch_0/inst/FF_0_2
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.456ns (20.350%)  route 1.785ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.663     2.971    design_1_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           1.785     5.212    design_1_i/Counter_latch_0/inst/CLR_M
    SLICE_X26Y6          FDCE                                         f  design_1_i/Counter_latch_0/inst/FF_0_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.499    12.691    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X26Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.262    design_1_i/Counter_latch_0/inst/FF_0_1
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Counter_latch_0/inst/FF_0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.456ns (21.817%)  route 1.634ns (78.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.663     2.971    design_1_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           1.634     5.061    design_1_i/Counter_latch_0/inst/CLR_M
    SLICE_X26Y7          FDCE                                         f  design_1_i/Counter_latch_0/inst/FF_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.498    12.690    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X26Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.261    design_1_i/Counter_latch_0/inst/FF_0
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Counter_latch_0/inst/FF_0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.058%)  route 0.737ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.556     0.896    design_1_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.737     1.775    design_1_i/Counter_latch_0/inst/CLR_M
    SLICE_X26Y7          FDCE                                         f  design_1_i/Counter_latch_0/inst/FF_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.830     1.200    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C
                         clock pessimism             -0.034     1.166    
    SLICE_X26Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/Counter_latch_0/inst/FF_0
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.971%)  route 0.801ns (85.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.556     0.896    design_1_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.801     1.838    design_1_i/Counter_latch_0/inst/CLR_M
    SLICE_X26Y6          FDCE                                         f  design_1_i/Counter_latch_0/inst/FF_0_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.831     1.201    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/C
                         clock pessimism             -0.034     1.167    
    SLICE_X26Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/Counter_latch_0/inst/FF_0_1
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.161%)  route 0.855ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.556     0.896    design_1_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.855     1.892    design_1_i/Counter_latch_0/inst/CLR_M
    SLICE_X26Y5          FDCE                                         f  design_1_i/Counter_latch_0/inst/FF_0_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.831     1.201    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/C
                         clock pessimism             -0.034     1.167    
    SLICE_X26Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/Counter_latch_0/inst/FF_0_2
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.817    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 0.642ns (13.517%)  route 4.108ns (86.483%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          2.646     4.750    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X3Y31          FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.541     2.734    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y31          FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.124ns (6.015%)  route 1.937ns (93.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.937     1.937    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     2.061 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.061    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X21Y33         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.492     2.684    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X21Y33         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.045ns (5.094%)  route 0.838ns (94.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.838     0.838    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.883 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.883    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X21Y33         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.823     1.193    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X21Y33         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.209ns (9.993%)  route 1.883ns (90.007%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           0.563     0.727    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.772 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          1.320     2.092    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X3Y31          FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.844     1.214    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y31          FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Counter_latch_0/inst/FF_0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.162ns  (logic 0.580ns (18.342%)  route 2.582ns (81.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.672     2.980    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/Counter_latch_0/inst/FF_0/Q
                         net (fo=1, routed)           0.802     4.238    design_1_i/XOR_3bit_0/inst/A
    SLICE_X27Y6          LUT3 (Prop_lut3_I0_O)        0.124     4.362 r  design_1_i/XOR_3bit_0/inst/CE_0_decode/O
                         net (fo=4, routed)           1.780     6.142    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X15Y26         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.486     2.678    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y26         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/Response_register_bit_2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.621ns  (logic 0.580ns (22.130%)  route 2.041ns (77.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.667     2.975    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y17         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.456     3.431 r  design_1_i/PUF_Controller_0/inst/Response_register_bit_2/Q
                         net (fo=1, routed)           0.942     4.373    design_1_i/PUF_Controller_0/inst/response_2
    SLICE_X15Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.497 r  design_1_i/PUF_Controller_0/inst/Average_response/O
                         net (fo=1, routed)           1.099     5.596    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.539     2.731    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.456ns (40.315%)  route 0.675ns (59.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.662     2.970    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y21         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.456     3.426 r  design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/Q
                         net (fo=2, routed)           0.675     4.101    design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X12Y26         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.492     2.684    design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.805%)  route 0.366ns (72.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.553     0.894    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y21         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/Q
                         net (fo=2, routed)           0.366     1.401    design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X12Y26         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.819     1.189    design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/Response_register_bit_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.947%)  route 0.702ns (79.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.556     0.896    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y18         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/PUF_Controller_0/inst/Response_register_bit_1/Q
                         net (fo=1, routed)           0.112     1.150    design_1_i/PUF_Controller_0/inst/response_1
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.195 r  design_1_i/PUF_Controller_0/inst/Average_response/O
                         net (fo=1, routed)           0.590     1.784    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.841     1.211    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Counter_latch_0/inst/FF_0_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.186ns (17.286%)  route 0.890ns (82.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.563     0.904    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  design_1_i/Counter_latch_0/inst/FF_0_1/Q
                         net (fo=1, routed)           0.086     1.130    design_1_i/XOR_3bit_0/inst/B
    SLICE_X27Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.175 r  design_1_i/XOR_3bit_0/inst/CE_0_decode/O
                         net (fo=4, routed)           0.804     1.979    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X15Y26         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.816     1.186    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y26         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_0/C
    SLICE_X32Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_0/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[0]
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_0_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_0_1
    SLICE_X32Y72         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_1/C
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_1/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[1]
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_1_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_1_1
    SLICE_X32Y71         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_10/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_10/C
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_10/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[10]
    SLICE_X32Y62         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_10_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_10_1
    SLICE_X32Y62         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_11/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_11/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_11/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_11/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[11]
    SLICE_X32Y61         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_11_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_11_1
    SLICE_X32Y61         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_12/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[12]
    SLICE_X32Y60         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_12_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_12_1
    SLICE_X32Y60         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_12/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_13/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_13/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_13/C
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_13/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[13]
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_13_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_13_1
    SLICE_X32Y59         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_13/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_14/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_14/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_14/C
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_14/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[14]
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_14_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_14_1
    SLICE_X32Y58         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_14/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_15/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_15/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_15/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_15/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[15]
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_15_inver/O
                         net (fo=1, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_15_1
    SLICE_X32Y57         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_2/C
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_2/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[2]
    SLICE_X32Y70         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_2_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_2_1
    SLICE_X32Y70         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_1/inst/DFF_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.642ns (48.953%)  route 0.669ns (51.047%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_3/C
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_3/Q
                         net (fo=2, routed)           0.669     1.187    design_1_i/Test_CRO_1/inst/Counter_0[3]
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     1.311 r  design_1_i/Test_CRO_1/inst/FF_3_inver/O
                         net (fo=2, routed)           0.000     1.311    design_1_i/Test_CRO_1/inst/Q_3_1
    SLICE_X32Y69         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_3/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_14/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_14/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.404%)  route 0.243ns (56.596%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_14/C
    SLICE_X26Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_14/Q
                         net (fo=2, routed)           0.243     0.384    design_1_i/Test_CRO_0/inst/Counter_0[14]
    SLICE_X26Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  design_1_i/Test_CRO_0/inst/FF_14_inver/O
                         net (fo=2, routed)           0.000     0.429    design_1_i/Test_CRO_0/inst/Q_14_1
    SLICE_X26Y58         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_14/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_15/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_15/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.404%)  route 0.243ns (56.596%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_15/C
    SLICE_X26Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_15/Q
                         net (fo=2, routed)           0.243     0.384    design_1_i/Test_CRO_0/inst/Counter_0[15]
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  design_1_i/Test_CRO_0/inst/FF_15_inver/O
                         net (fo=1, routed)           0.000     0.429    design_1_i/Test_CRO_0/inst/Q_15_1
    SLICE_X26Y57         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_0/C
    SLICE_X26Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_0/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[0]
    SLICE_X26Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_0_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_0_1
    SLICE_X26Y72         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_1/C
    SLICE_X26Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_1/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_1_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_1_1
    SLICE_X26Y71         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_10/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_10/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_10/C
    SLICE_X26Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_10/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[10]
    SLICE_X26Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_10_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_10_1
    SLICE_X26Y62         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_11/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_11/C
    SLICE_X26Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_11/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[11]
    SLICE_X26Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_11_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_11_1
    SLICE_X26Y61         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_12/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_12/C
    SLICE_X26Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_12/Q
                         net (fo=3, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[12]
    SLICE_X26Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_12_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_12_1
    SLICE_X26Y60         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_12/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_13/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_13/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_13/C
    SLICE_X26Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_13/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[13]
    SLICE_X26Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_13_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_13_1
    SLICE_X26Y59         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_13/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_2/C
    SLICE_X26Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_2/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[2]
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_2_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_2_1
    SLICE_X26Y70         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Test_CRO_0/inst/DFF_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_3/C
    SLICE_X26Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/Test_CRO_0/inst/DFF_3/Q
                         net (fo=2, routed)           0.245     0.386    design_1_i/Test_CRO_0/inst/Counter_0[3]
    SLICE_X26Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.431 r  design_1_i/Test_CRO_0/inst/FF_3_inver/O
                         net (fo=2, routed)           0.000     0.431    design_1_i/Test_CRO_0/inst/Q_3_1
    SLICE_X26Y69         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_3/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_15/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 0.518ns (8.194%)  route 5.804ns (91.806%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          5.804     9.284    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y57         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_15/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_14/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 0.518ns (8.381%)  route 5.663ns (91.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          5.663     9.143    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y58         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_14/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_13/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 0.518ns (8.590%)  route 5.512ns (91.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          5.512     8.992    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y59         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_13/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_12/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 0.518ns (8.810%)  route 5.361ns (91.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          5.361     8.841    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y60         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_12/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_11/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 0.518ns (9.042%)  route 5.211ns (90.958%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          5.211     8.691    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y61         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_11/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_10/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 0.518ns (9.287%)  route 5.060ns (90.713%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          5.060     8.540    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y62         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_10/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_9/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.427ns  (logic 0.518ns (9.545%)  route 4.909ns (90.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          4.909     8.389    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y63         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_9/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_8/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.276ns  (logic 0.518ns (9.817%)  route 4.758ns (90.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          4.758     8.238    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y64         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_8/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_7/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.126ns  (logic 0.518ns (10.106%)  route 4.608ns (89.894%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          4.608     8.088    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y65         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_7/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_1/inst/DFF_6/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 0.518ns (10.412%)  route 4.457ns (89.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.654     2.962    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518     3.480 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          4.457     7.937    design_1_i/Test_CRO_1/inst/CE
    SLICE_X32Y66         FDCE                                         r  design_1_i/Test_CRO_1/inst/DFF_6/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/Master_CLR_latch/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PUF_Controller_0/inst/DFF_1/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.279%)  route 0.192ns (57.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X17Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_CLR_latch/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.141     1.031 f  design_1_i/PUF_Controller_0/inst/Master_CLR_latch/Q
                         net (fo=2, routed)           0.192     1.224    design_1_i/PUF_Controller_0/inst/CLR_master
    SLICE_X14Y23         FDCE                                         f  design_1_i/PUF_Controller_0/inst/DFF_1/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/Master_CLR_latch/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PUF_Controller_0/inst/DFF_0/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.141ns (35.793%)  route 0.253ns (64.207%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X17Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_CLR_latch/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.141     1.031 f  design_1_i/PUF_Controller_0/inst/Master_CLR_latch/Q
                         net (fo=2, routed)           0.253     1.284    design_1_i/PUF_Controller_0/inst/CLR_master
    SLICE_X14Y24         FDCE                                         f  design_1_i/PUF_Controller_0/inst/DFF_0/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_0/inst/DFF_15/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.164ns (17.325%)  route 0.783ns (82.675%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.164     1.054 f  design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/Q
                         net (fo=35, routed)          0.783     1.837    design_1_i/Test_CRO_0/inst/CLR
    SLICE_X26Y57         FDCE                                         f  design_1_i/Test_CRO_0/inst/DFF_15/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_0/inst/DFF_15/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.164ns (17.280%)  route 0.785ns (82.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          0.785     1.840    design_1_i/Test_CRO_0/inst/CE
    SLICE_X26Y57         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_15/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_0/inst/DFF_14/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.164ns (16.239%)  route 0.846ns (83.761%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.164     1.054 f  design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/Q
                         net (fo=35, routed)          0.846     1.900    design_1_i/Test_CRO_0/inst/CLR
    SLICE_X26Y58         FDCE                                         f  design_1_i/Test_CRO_0/inst/DFF_14/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_0/inst/DFF_14/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.015ns  (logic 0.164ns (16.160%)  route 0.851ns (83.840%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          0.851     1.905    design_1_i/Test_CRO_0/inst/CE
    SLICE_X26Y58         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_14/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.186ns (17.544%)  route 0.874ns (82.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.557     0.898    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y29         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.739     1.777    design_1_i/PUF_Controller_0/inst/EN_master
    SLICE_X15Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.822 f  design_1_i/PUF_Controller_0/inst/CLR_if_EN_lost/O
                         net (fo=2, routed)           0.135     1.958    design_1_i/PUF_Controller_0/inst/CLR_Counter
    SLICE_X14Y19         FDCE                                         f  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_0/inst/DFF_13/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.164ns (15.177%)  route 0.917ns (84.823%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch_1/Q
                         net (fo=35, routed)          0.917     1.971    design_1_i/Test_CRO_0/inst/CE
    SLICE_X26Y59         FDCE                                         r  design_1_i/Test_CRO_0/inst/DFF_13/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Test_CRO_0/inst/DFF_13/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.164ns (15.141%)  route 0.919ns (84.859%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.550     0.891    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.164     1.054 f  design_1_i/PUF_Controller_0/inst/CLR_Flag_latch_1/Q
                         net (fo=35, routed)          0.919     1.974    design_1_i/Test_CRO_0/inst/CLR
    SLICE_X26Y59         FDCE                                         f  design_1_i/Test_CRO_0/inst/DFF_13/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.186ns (16.681%)  route 0.929ns (83.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.557     0.898    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y29         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.739     1.777    design_1_i/PUF_Controller_0/inst/EN_master
    SLICE_X15Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.822 f  design_1_i/PUF_Controller_0/inst/CLR_if_EN_lost/O
                         net (fo=2, routed)           0.190     2.013    design_1_i/PUF_Controller_0/inst/CLR_Counter
    SLICE_X14Y20         FDCE                                         f  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_2/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.707ns  (logic 1.510ns (17.343%)  route 7.197ns (82.657%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=7)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_1/C
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_1/Q
                         net (fo=2, routed)           2.810     3.328    design_1_i/Comparator_v2_2_0/inst/B[1]
    SLICE_X27Y25         LUT4 (Prop_lut4_I1_O)        0.124     3.452 r  design_1_i/Comparator_v2_2_0/inst/Comparator_first_2_bits/O
                         net (fo=1, routed)           0.264     3.717    design_1_i/Comparator_v2_2_0/inst/O0
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.841 r  design_1_i/Comparator_v2_2_0/inst/Comparator_second_2_bits/O
                         net (fo=1, routed)           0.149     3.990    design_1_i/Comparator_v2_2_0/inst/O1
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.114 r  design_1_i/Comparator_v2_2_0/inst/Comparator_Third_2_bits/O
                         net (fo=1, routed)           0.879     4.993    design_1_i/Comparator_v2_2_0/inst/O2
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.117 r  design_1_i/Comparator_v2_2_0/inst/Comparator_forth_2_bits/O
                         net (fo=1, routed)           0.310     5.427    design_1_i/Comparator_v2_2_0/inst/O_3
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.551 r  design_1_i/Comparator_v2_2_0/inst/Comparator_5th_2_bits/O
                         net (fo=1, routed)           0.286     5.837    design_1_i/Comparator_v2_2_0/inst/O_4
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.961 r  design_1_i/Comparator_v2_2_0/inst/Comparator_6th_2_bits/O
                         net (fo=1, routed)           0.161     6.122    design_1_i/Comparator_v2_2_0/inst/O_5
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.246 r  design_1_i/Comparator_v2_2_0/inst/Comparator_7th_2_bits/O
                         net (fo=1, routed)           0.897     7.143    design_1_i/Comparator_v2_2_0/inst/O_6
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  design_1_i/Comparator_v2_2_0/inst/Comparator_9th_2_bits/O
                         net (fo=3, routed)           1.440     8.707    design_1_i/Counter_latch_0/inst/A
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.499     2.691    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_1/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.567ns  (logic 1.510ns (17.626%)  route 7.057ns (82.374%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=7)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_1/C
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_1/Q
                         net (fo=2, routed)           2.810     3.328    design_1_i/Comparator_v2_2_0/inst/B[1]
    SLICE_X27Y25         LUT4 (Prop_lut4_I1_O)        0.124     3.452 r  design_1_i/Comparator_v2_2_0/inst/Comparator_first_2_bits/O
                         net (fo=1, routed)           0.264     3.717    design_1_i/Comparator_v2_2_0/inst/O0
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.841 r  design_1_i/Comparator_v2_2_0/inst/Comparator_second_2_bits/O
                         net (fo=1, routed)           0.149     3.990    design_1_i/Comparator_v2_2_0/inst/O1
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.114 r  design_1_i/Comparator_v2_2_0/inst/Comparator_Third_2_bits/O
                         net (fo=1, routed)           0.879     4.993    design_1_i/Comparator_v2_2_0/inst/O2
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.117 r  design_1_i/Comparator_v2_2_0/inst/Comparator_forth_2_bits/O
                         net (fo=1, routed)           0.310     5.427    design_1_i/Comparator_v2_2_0/inst/O_3
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.551 r  design_1_i/Comparator_v2_2_0/inst/Comparator_5th_2_bits/O
                         net (fo=1, routed)           0.286     5.837    design_1_i/Comparator_v2_2_0/inst/O_4
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.961 r  design_1_i/Comparator_v2_2_0/inst/Comparator_6th_2_bits/O
                         net (fo=1, routed)           0.161     6.122    design_1_i/Comparator_v2_2_0/inst/O_5
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.246 r  design_1_i/Comparator_v2_2_0/inst/Comparator_7th_2_bits/O
                         net (fo=1, routed)           0.897     7.143    design_1_i/Comparator_v2_2_0/inst/O_6
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  design_1_i/Comparator_v2_2_0/inst/Comparator_9th_2_bits/O
                         net (fo=3, routed)           1.300     8.567    design_1_i/Counter_latch_0/inst/A
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.499     2.691    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.456ns  (logic 1.510ns (17.858%)  route 6.946ns (82.142%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=7)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_1/C
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_1/Q
                         net (fo=2, routed)           2.810     3.328    design_1_i/Comparator_v2_2_0/inst/B[1]
    SLICE_X27Y25         LUT4 (Prop_lut4_I1_O)        0.124     3.452 r  design_1_i/Comparator_v2_2_0/inst/Comparator_first_2_bits/O
                         net (fo=1, routed)           0.264     3.717    design_1_i/Comparator_v2_2_0/inst/O0
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.841 r  design_1_i/Comparator_v2_2_0/inst/Comparator_second_2_bits/O
                         net (fo=1, routed)           0.149     3.990    design_1_i/Comparator_v2_2_0/inst/O1
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.114 r  design_1_i/Comparator_v2_2_0/inst/Comparator_Third_2_bits/O
                         net (fo=1, routed)           0.879     4.993    design_1_i/Comparator_v2_2_0/inst/O2
    SLICE_X27Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.117 r  design_1_i/Comparator_v2_2_0/inst/Comparator_forth_2_bits/O
                         net (fo=1, routed)           0.310     5.427    design_1_i/Comparator_v2_2_0/inst/O_3
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.551 r  design_1_i/Comparator_v2_2_0/inst/Comparator_5th_2_bits/O
                         net (fo=1, routed)           0.286     5.837    design_1_i/Comparator_v2_2_0/inst/O_4
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.961 r  design_1_i/Comparator_v2_2_0/inst/Comparator_6th_2_bits/O
                         net (fo=1, routed)           0.161     6.122    design_1_i/Comparator_v2_2_0/inst/O_5
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.246 r  design_1_i/Comparator_v2_2_0/inst/Comparator_7th_2_bits/O
                         net (fo=1, routed)           0.897     7.143    design_1_i/Comparator_v2_2_0/inst/O_6
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  design_1_i/Comparator_v2_2_0/inst/Comparator_9th_2_bits/O
                         net (fo=3, routed)           1.188     8.456    design_1_i/Counter_latch_0/inst/A
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.498     2.690    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Response_register_bit_2/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.766ns (15.177%)  route 4.281ns (84.823%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          2.178     4.281    design_1_i/PUF_Controller_0/inst/finished
    SLICE_X15Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.405 r  design_1_i/PUF_Controller_0/inst/CE_reponse_reg3/O
                         net (fo=1, routed)           0.642     5.047    design_1_i/PUF_Controller_0/inst/CE_reponse_reg_2
    SLICE_X15Y17         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.493     2.686    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y17         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_2/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Response_register_bit_0/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 0.766ns (15.799%)  route 4.082ns (84.201%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          2.005     4.108    design_1_i/PUF_Controller_0/inst/finished
    SLICE_X15Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.232 r  design_1_i/PUF_Controller_0/inst/CE_reponse_reg1/O
                         net (fo=1, routed)           0.616     4.848    design_1_i/PUF_Controller_0/inst/CE_reponse_reg_0
    SLICE_X15Y16         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.494     2.686    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y16         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_0/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Response_register_bit_1/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 0.766ns (16.757%)  route 3.805ns (83.243%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          2.010     4.113    design_1_i/PUF_Controller_0/inst/finished
    SLICE_X15Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.237 r  design_1_i/PUF_Controller_0/inst/CE_reponse_reg2/O
                         net (fo=1, routed)           0.334     4.571    design_1_i/PUF_Controller_0/inst/CE_reponse_reg_1
    SLICE_X15Y18         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.491     2.683    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y18         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_1/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_1/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 0.766ns (17.533%)  route 3.603ns (82.467%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          1.519     3.623    design_1_i/Counter_latch_0/inst/Finished
    SLICE_X27Y12         LUT3 (Prop_lut3_I2_O)        0.124     3.747 r  design_1_i/Counter_latch_0/inst/CE_1_decode/O
                         net (fo=1, routed)           0.622     4.369    design_1_i/Counter_latch_0/inst/CE_1
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.499     2.691    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 0.766ns (17.561%)  route 3.596ns (82.439%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          1.515     3.619    design_1_i/Counter_latch_0/inst/Finished
    SLICE_X27Y12         LUT3 (Prop_lut3_I2_O)        0.124     3.743 r  design_1_i/Counter_latch_0/inst/CE_0_decode/O
                         net (fo=1, routed)           0.619     4.362    design_1_i/Counter_latch_0/inst/CE_0
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.498     2.690    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/CE_Flag_latch/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.360ns  (logic 0.766ns (17.568%)  route 3.594ns (82.432%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          2.132     4.236    design_1_i/PUF_Controller_0/inst/finished
    SLICE_X16Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.360 r  design_1_i/PUF_Controller_0/inst/Set_CE_flag/O
                         net (fo=1, routed)           0.000     4.360    design_1_i/PUF_Controller_0/inst/CE_flag
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.483     2.675    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X16Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/CE_Flag_latch/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_1/inst/DFF_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_2/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 0.760ns (17.771%)  route 3.517ns (82.229%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_1/inst/DFF_12/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/Test_CRO_1/inst/DFF_12/Q
                         net (fo=3, routed)           1.462     1.980    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124     2.104 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=15, routed)          1.515     3.619    design_1_i/Counter_latch_0/inst/Finished
    SLICE_X27Y12         LUT3 (Prop_lut3_I2_O)        0.118     3.737 r  design_1_i/Counter_latch_0/inst/CE_2_decode/O
                         net (fo=1, routed)           0.540     4.277    design_1_i/Counter_latch_0/inst/CE_2
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        1.499     2.691    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Response_register_bit_1/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.448%)  route 0.214ns (53.552%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/C
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/Q
                         net (fo=6, routed)           0.098     0.239    design_1_i/PUF_Controller_0/inst/Cycle_counter_bit_0
    SLICE_X15Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  design_1_i/PUF_Controller_0/inst/CE_reponse_reg2/O
                         net (fo=1, routed)           0.116     0.400    design_1_i/PUF_Controller_0/inst/CE_reponse_reg_1
    SLICE_X15Y18         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.822     1.192    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y18         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_1/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/DFF_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Master_Cycle_finish_Flag_latch/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.543%)  route 0.241ns (56.457%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/DFF_0/C
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/DFF_0/Q
                         net (fo=5, routed)           0.241     0.382    design_1_i/PUF_Controller_0/inst/Q_0
    SLICE_X15Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.427 r  design_1_i/PUF_Controller_0/inst/Finished_cycle_flag/O
                         net (fo=1, routed)           0.000     0.427    design_1_i/PUF_Controller_0/inst/Pass_Complete
    SLICE_X15Y19         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_Cycle_finish_Flag_latch/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.821     1.191    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y19         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_Cycle_finish_Flag_latch/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Response_register_bit_0/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.431%)  route 0.325ns (63.569%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/C
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0/Q
                         net (fo=6, routed)           0.099     0.240    design_1_i/PUF_Controller_0/inst/Cycle_counter_bit_0
    SLICE_X15Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  design_1_i/PUF_Controller_0/inst/CE_reponse_reg1/O
                         net (fo=1, routed)           0.225     0.511    design_1_i/PUF_Controller_0/inst/CE_reponse_reg_0
    SLICE_X15Y16         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.824     1.194    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y16         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_0/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.700%)  route 0.350ns (65.300%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/C
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/Q
                         net (fo=6, routed)           0.173     0.314    design_1_i/PUF_Controller_0/inst/Cycle_counter_bit_1
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  design_1_i/PUF_Controller_0/inst/AND_finish_master/O
                         net (fo=1, routed)           0.177     0.536    design_1_i/PUF_Controller_0/inst/Master_finish_flag_AND
    SLICE_X15Y21         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.819     1.189    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y21         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_finish_Flag_latch/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Response_register_bit_2/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.283%)  route 0.390ns (67.716%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/C
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/FF_cycle_counter_1/Q
                         net (fo=6, routed)           0.157     0.298    design_1_i/PUF_Controller_0/inst/Cycle_counter_bit_1
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.343 r  design_1_i/PUF_Controller_0/inst/CE_reponse_reg3/O
                         net (fo=1, routed)           0.233     0.576    design_1_i/PUF_Controller_0/inst/CE_reponse_reg_2
    SLICE_X15Y17         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.823     1.193    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X15Y17         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Response_register_bit_2/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/DFF_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/PUF_Controller_0/inst/Master_CLR_latch/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.176%)  route 0.487ns (67.824%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/DFF_1/C
    SLICE_X14Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/DFF_1/Q
                         net (fo=5, routed)           0.234     0.375    design_1_i/PUF_Controller_0/inst/Q_1
    SLICE_X17Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.420 r  design_1_i/PUF_Controller_0/inst/Set_Master_CLR/O
                         net (fo=1, routed)           0.137     0.557    design_1_i/PUF_Controller_0/inst/Master_CLR_Flag_1
    SLICE_X17Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.602 r  design_1_i/PUF_Controller_0/inst/Set_Master_CLR_OR/O
                         net (fo=1, routed)           0.116     0.718    design_1_i/PUF_Controller_0/inst/Master_CLR_Flag
    SLICE_X17Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_CLR_latch/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.815     1.185    design_1_i/PUF_Controller_0/inst/CLK
    SLICE_X17Y24         FDCE                                         r  design_1_i/PUF_Controller_0/inst/Master_CLR_latch/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/DFF_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_1/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.231ns (19.472%)  route 0.955ns (80.528%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/DFF_0/C
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/DFF_0/Q
                         net (fo=5, routed)           0.102     0.243    design_1_i/PUF_Controller_0/inst/Q_0
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.288 r  design_1_i/PUF_Controller_0/inst/Enable_1/O
                         net (fo=8, routed)           0.617     0.905    design_1_i/Counter_latch_0/inst/EN[1]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  design_1_i/Counter_latch_0/inst/CE_1_decode/O
                         net (fo=1, routed)           0.236     1.186    design_1_i/Counter_latch_0/inst/CE_1
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.831     1.201    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y6          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_1/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/DFF_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0_2/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.230ns (18.639%)  route 1.004ns (81.361%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/DFF_0/C
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/DFF_0/Q
                         net (fo=5, routed)           0.102     0.243    design_1_i/PUF_Controller_0/inst/Q_0
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.288 r  design_1_i/PUF_Controller_0/inst/Enable_1/O
                         net (fo=8, routed)           0.701     0.989    design_1_i/Counter_latch_0/inst/EN[1]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.044     1.033 r  design_1_i/Counter_latch_0/inst/CE_2_decode/O
                         net (fo=1, routed)           0.201     1.234    design_1_i/Counter_latch_0/inst/CE_2
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.831     1.201    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y5          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0_2/C

Slack:                    inf
  Source:                 design_1_i/PUF_Controller_0/inst/DFF_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.231ns (18.255%)  route 1.034ns (81.745%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDCE                         0.000     0.000 r  design_1_i/PUF_Controller_0/inst/DFF_0/C
    SLICE_X14Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/PUF_Controller_0/inst/DFF_0/Q
                         net (fo=5, routed)           0.102     0.243    design_1_i/PUF_Controller_0/inst/Q_0
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.288 f  design_1_i/PUF_Controller_0/inst/Enable_1/O
                         net (fo=8, routed)           0.701     0.989    design_1_i/Counter_latch_0/inst/EN[1]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.034 r  design_1_i/Counter_latch_0/inst/CE_0_decode/O
                         net (fo=1, routed)           0.231     1.265    design_1_i/Counter_latch_0/inst/CE_0
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.830     1.200    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C

Slack:                    inf
  Source:                 design_1_i/Test_CRO_0/inst/DFF_15/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/Counter_latch_0/inst/FF_0/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.186ns (14.173%)  route 1.126ns (85.827%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDCE                         0.000     0.000 r  design_1_i/Test_CRO_0/inst/DFF_15/C
    SLICE_X26Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/Test_CRO_0/inst/DFF_15/Q
                         net (fo=2, routed)           0.645     0.786    design_1_i/Comparator_v2_2_0/inst/A[15]
    SLICE_X28Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.831 r  design_1_i/Comparator_v2_2_0/inst/Comparator_9th_2_bits/O
                         net (fo=3, routed)           0.481     1.312    design_1_i/Counter_latch_0/inst/A
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1325, routed)        0.830     1.200    design_1_i/Counter_latch_0/inst/CLK
    SLICE_X26Y7          FDCE                                         r  design_1_i/Counter_latch_0/inst/FF_0/C





