<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Power Mode Control"><meta name="keywords" content="rust, rustlang, rust-lang, pwr_ctl"><title>psoc6_01_pac::srss::pwr_ctl - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module pwr_ctl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="pwr_ctl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">srss</a>::<wbr><a class="mod" href="#">pwr_ctl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/srss/pwr_ctl.rs.html#1-795" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Power Mode Control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.ACT_REF_DIS_R.html" title="psoc6_01_pac::srss::pwr_ctl::ACT_REF_DIS_R struct">ACT_REF_DIS_R</a></td><td class="docblock-short"><p>Field <code>ACT_REF_DIS</code> reader - Disables the Active Reference. Firmware must ensure that LPM_READY==1 and BGREF_LPMODE==1 for at least 1us before disabling the Active Reference. When enabling the Active Reference, use ACT_REF_OK indicator to know when it is ready. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Active Reference is enabled 1: Active Reference is disabled</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ACT_REF_DIS_W.html" title="psoc6_01_pac::srss::pwr_ctl::ACT_REF_DIS_W struct">ACT_REF_DIS_W</a></td><td class="docblock-short"><p>Field <code>ACT_REF_DIS</code> writer - Disables the Active Reference. Firmware must ensure that LPM_READY==1 and BGREF_LPMODE==1 for at least 1us before disabling the Active Reference. When enabling the Active Reference, use ACT_REF_OK indicator to know when it is ready. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Active Reference is enabled 1: Active Reference is disabled</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ACT_REF_OK_R.html" title="psoc6_01_pac::srss::pwr_ctl::ACT_REF_OK_R struct">ACT_REF_OK_R</a></td><td class="docblock-short"><p>Field <code>ACT_REF_OK</code> reader - Indicates that the normal mode of the Active Reference is ready.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BGREF_LPMODE_R.html" title="psoc6_01_pac::srss::pwr_ctl::BGREF_LPMODE_R struct">BGREF_LPMODE_R</a></td><td class="docblock-short"><p>Field <code>BGREF_LPMODE</code> reader - Control the power mode of the Bandgap Voltage and Current References. This applies to voltage and current generation and is different than the reference voltage buffer. The value in this register is ignored and normal mode is used until LPM_READY==1. When lower power mode is used, the Active Reference circuit can be disabled to reduce current. Firmware is responsible to ensure ACT_REF_OK==1 before changing back to normal mode. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Active Bandgap Voltage and Current Reference operates in normal mode. They work for vddd ramp rates of 100mV/us or less. 1: Active Bandgap Voltage and Current Reference operates in low power mode. Power supply rejection is reduced to save current, and they work for vddd ramp rates of 10mV/us or less. The Active Reference may be disabled using ACT_REF_DIS=0.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BGREF_LPMODE_W.html" title="psoc6_01_pac::srss::pwr_ctl::BGREF_LPMODE_W struct">BGREF_LPMODE_W</a></td><td class="docblock-short"><p>Field <code>BGREF_LPMODE</code> writer - Control the power mode of the Bandgap Voltage and Current References. This applies to voltage and current generation and is different than the reference voltage buffer. The value in this register is ignored and normal mode is used until LPM_READY==1. When lower power mode is used, the Active Reference circuit can be disabled to reduce current. Firmware is responsible to ensure ACT_REF_OK==1 before changing back to normal mode. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Active Bandgap Voltage and Current Reference operates in normal mode. They work for vddd ramp rates of 100mV/us or less. 1: Active Bandgap Voltage and Current Reference operates in low power mode. Power supply rejection is reduced to save current, and they work for vddd ramp rates of 10mV/us or less. The Active Reference may be disabled using ACT_REF_DIS=0.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DEBUG_SESSION_R.html" title="psoc6_01_pac::srss::pwr_ctl::DEBUG_SESSION_R struct">DEBUG_SESSION_R</a></td><td class="docblock-short"><p>Field <code>DEBUG_SESSION</code> reader - Indicates whether a debug session is active (CDBGPWRUPREQ signal is 1)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DPSLP_REG_DIS_R.html" title="psoc6_01_pac::srss::pwr_ctl::DPSLP_REG_DIS_R struct">DPSLP_REG_DIS_R</a></td><td class="docblock-short"><p>Field <code>DPSLP_REG_DIS</code> reader - Disable the DeepSleep regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: DeepSleep Regulator is on. 1: DeepSleep Regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DPSLP_REG_DIS_W.html" title="psoc6_01_pac::srss::pwr_ctl::DPSLP_REG_DIS_W struct">DPSLP_REG_DIS_W</a></td><td class="docblock-short"><p>Field <code>DPSLP_REG_DIS</code> writer - Disable the DeepSleep regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: DeepSleep Regulator is on. 1: DeepSleep Regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IREF_LPMODE_R.html" title="psoc6_01_pac::srss::pwr_ctl::IREF_LPMODE_R struct">IREF_LPMODE_R</a></td><td class="docblock-short"><p>Field <code>IREF_LPMODE</code> reader - Control the power mode of the reference current generator. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Current reference generator operates in normal mode. It works for vddd ramp rates of 100mV/us or less. 1: Current reference generator operates in low power mode. Response time is reduced to save current, and it works for vddd ramp rates of 10mV/us or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IREF_LPMODE_W.html" title="psoc6_01_pac::srss::pwr_ctl::IREF_LPMODE_W struct">IREF_LPMODE_W</a></td><td class="docblock-short"><p>Field <code>IREF_LPMODE</code> writer - Control the power mode of the reference current generator. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Current reference generator operates in normal mode. It works for vddd ramp rates of 100mV/us or less. 1: Current reference generator operates in low power mode. Response time is reduced to save current, and it works for vddd ramp rates of 10mV/us or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LINREG_DIS_R.html" title="psoc6_01_pac::srss::pwr_ctl::LINREG_DIS_R struct">LINREG_DIS_R</a></td><td class="docblock-short"><p>Field <code>LINREG_DIS</code> reader - Disable the linear Core Regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Linear regulator is on. 1: Linear regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LINREG_DIS_W.html" title="psoc6_01_pac::srss::pwr_ctl::LINREG_DIS_W struct">LINREG_DIS_W</a></td><td class="docblock-short"><p>Field <code>LINREG_DIS</code> writer - Disable the linear Core Regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Linear regulator is on. 1: Linear regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LINREG_LPMODE_R.html" title="psoc6_01_pac::srss::pwr_ctl::LINREG_LPMODE_R struct">LINREG_LPMODE_R</a></td><td class="docblock-short"><p>Field <code>LINREG_LPMODE</code> reader - Control the power mode of the Linear Regulator. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Linear Regulator operates in normal mode. Internal current consumption is 50uA and load current capability is 50mA to 300mA, depending on the number of regulator modules present in the product. 1: Linear Regulator operates in low power mode. Internal current consumption is 5uA and load current capability is 25mA. Firmware must ensure the current is kept within the limit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LINREG_LPMODE_W.html" title="psoc6_01_pac::srss::pwr_ctl::LINREG_LPMODE_W struct">LINREG_LPMODE_W</a></td><td class="docblock-short"><p>Field <code>LINREG_LPMODE</code> writer - Control the power mode of the Linear Regulator. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Linear Regulator operates in normal mode. Internal current consumption is 50uA and load current capability is 50mA to 300mA, depending on the number of regulator modules present in the product. 1: Linear Regulator operates in low power mode. Internal current consumption is 5uA and load current capability is 25mA. Firmware must ensure the current is kept within the limit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.LPM_READY_R.html" title="psoc6_01_pac::srss::pwr_ctl::LPM_READY_R struct">LPM_READY_R</a></td><td class="docblock-short"><p>Field <code>LPM_READY</code> reader - Indicates whether certain low power functions are ready. The low current circuits take longer to startup after XRES/POR/BOD/HIBERNATE wakeup than the normal mode circuits. HIBERNATE mode may be entered regardless of this bit. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: If a low power circuit operation is requested, it will stay in its normal operating mode until it is ready. If DEEPSLEEP is requested by all processors WFI/WFE, the device will instead enter SLEEP. When low power circuits are ready, device will automatically enter the originally requested mode. 1: Normal operation. DEEPSLEEP and low power circuits operate as requested in other registers.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NWELL_REG_DIS_R.html" title="psoc6_01_pac::srss::pwr_ctl::NWELL_REG_DIS_R struct">NWELL_REG_DIS_R</a></td><td class="docblock-short"><p>Field <code>NWELL_REG_DIS</code> reader - Disable the Nwell regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Nwell Regulator is on. 1: Nwell Regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NWELL_REG_DIS_W.html" title="psoc6_01_pac::srss::pwr_ctl::NWELL_REG_DIS_W struct">NWELL_REG_DIS_W</a></td><td class="docblock-short"><p>Field <code>NWELL_REG_DIS</code> writer - Disable the Nwell regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Nwell Regulator is on. 1: Nwell Regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PLL_LS_BYPASS_R.html" title="psoc6_01_pac::srss::pwr_ctl::PLL_LS_BYPASS_R struct">PLL_LS_BYPASS_R</a></td><td class="docblock-short"><p>Field <code>PLL_LS_BYPASS</code> reader - Bypass level shifter inside the PLL. 0: Do not bypass the level shifter. This setting is ok for all operational modes and vccd target voltage. 1: Bypass the level shifter. This may reduce jitter on the PLL output clock, but can only be used when vccd is targeted to 1.1V nominal. Otherwise, it can result in clock degradation and static current.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PLL_LS_BYPASS_W.html" title="psoc6_01_pac::srss::pwr_ctl::PLL_LS_BYPASS_W struct">PLL_LS_BYPASS_W</a></td><td class="docblock-short"><p>Field <code>PLL_LS_BYPASS</code> writer - Bypass level shifter inside the PLL. 0: Do not bypass the level shifter. This setting is ok for all operational modes and vccd target voltage. 1: Bypass the level shifter. This may reduce jitter on the PLL output clock, but can only be used when vccd is targeted to 1.1V nominal. Otherwise, it can result in clock degradation and static current.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PORBOD_LPMODE_R.html" title="psoc6_01_pac::srss::pwr_ctl::PORBOD_LPMODE_R struct">PORBOD_LPMODE_R</a></td><td class="docblock-short"><p>Field <code>PORBOD_LPMODE</code> reader - Control the power mode of the POR/BOD circuits. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: POR/BOD circuits operate in normal mode. They work for vddd ramp rates of 100mV/us or less. 1: POR/BOD circuits operate in low power mode. Response time is reduced to save current, and they work for vddd ramp rates of 10mV/us or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PORBOD_LPMODE_W.html" title="psoc6_01_pac::srss::pwr_ctl::PORBOD_LPMODE_W struct">PORBOD_LPMODE_W</a></td><td class="docblock-short"><p>Field <code>PORBOD_LPMODE</code> writer - Control the power mode of the POR/BOD circuits. The value in this register is ignored and normal mode is used until LPM_READY==1. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: POR/BOD circuits operate in normal mode. They work for vddd ramp rates of 100mV/us or less. 1: POR/BOD circuits operate in low power mode. Response time is reduced to save current, and they work for vddd ramp rates of 10mV/us or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.POWER_MODE_R.html" title="psoc6_01_pac::srss::pwr_ctl::POWER_MODE_R struct">POWER_MODE_R</a></td><td class="docblock-short"><p>Field <code>POWER_MODE</code> reader - Current power mode of the device. Note that this field cannot be read in all power modes on actual silicon.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PWR_CTL_SPEC.html" title="psoc6_01_pac::srss::pwr_ctl::PWR_CTL_SPEC struct">PWR_CTL_SPEC</a></td><td class="docblock-short"><p>Power Mode Control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::srss::pwr_ctl::R struct">R</a></td><td class="docblock-short"><p>Register <code>PWR_CTL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.RET_REG_DIS_R.html" title="psoc6_01_pac::srss::pwr_ctl::RET_REG_DIS_R struct">RET_REG_DIS_R</a></td><td class="docblock-short"><p>Field <code>RET_REG_DIS</code> reader - Disable the Retention regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Retention Regulator is on. 1: Retention Regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.RET_REG_DIS_W.html" title="psoc6_01_pac::srss::pwr_ctl::RET_REG_DIS_W struct">RET_REG_DIS_W</a></td><td class="docblock-short"><p>Field <code>RET_REG_DIS</code> writer - Disable the Retention regulator. This is only legal when the on-chip buck regulator supplies vccd, but there is no hardware protection for this case. This register is only reset by XRES/POR/BOD/HIBERNATE. 0: Retention Regulator is on. 1: Retention Regulator is off.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VREFBUF_DIS_R.html" title="psoc6_01_pac::srss::pwr_ctl::VREFBUF_DIS_R struct">VREFBUF_DIS_R</a></td><td class="docblock-short"><p>Field <code>VREFBUF_DIS</code> reader - Disable the 800mV voltage reference buffer. Firmware should only disable the buffer when there is no connected circuit that is using it. SRSS circuits that require it are the PLL and ECO. A particular product may have circuits outside the SRSS that use the buffer. This register is only reset by XRES/POR/BOD/HIBERNATE.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VREFBUF_DIS_W.html" title="psoc6_01_pac::srss::pwr_ctl::VREFBUF_DIS_W struct">VREFBUF_DIS_W</a></td><td class="docblock-short"><p>Field <code>VREFBUF_DIS</code> writer - Disable the 800mV voltage reference buffer. Firmware should only disable the buffer when there is no connected circuit that is using it. SRSS circuits that require it are the PLL and ECO. A particular product may have circuits outside the SRSS that use the buffer. This register is only reset by XRES/POR/BOD/HIBERNATE.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VREFBUF_LPMODE_R.html" title="psoc6_01_pac::srss::pwr_ctl::VREFBUF_LPMODE_R struct">VREFBUF_LPMODE_R</a></td><td class="docblock-short"><p>Field <code>VREFBUF_LPMODE</code> reader - Control the power mode of the 800mV voltage reference buffer. The value in this register is ignored and normal mode is used until LPM_READY==1. 0: Voltage Reference Buffer operates in normal mode. They work for vddd ramp rates of 100mV/us or less. This register is only reset by XRES/POR/BOD/HIBERNATE. 1: Voltage Reference Buffer operates in low power mode. Power supply rejection is reduced to save current, and they work for vddd ramp rates of 10mV/us or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VREFBUF_LPMODE_W.html" title="psoc6_01_pac::srss::pwr_ctl::VREFBUF_LPMODE_W struct">VREFBUF_LPMODE_W</a></td><td class="docblock-short"><p>Field <code>VREFBUF_LPMODE</code> writer - Control the power mode of the 800mV voltage reference buffer. The value in this register is ignored and normal mode is used until LPM_READY==1. 0: Voltage Reference Buffer operates in normal mode. They work for vddd ramp rates of 100mV/us or less. This register is only reset by XRES/POR/BOD/HIBERNATE. 1: Voltage Reference Buffer operates in low power mode. Power supply rejection is reduced to save current, and they work for vddd ramp rates of 10mV/us or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VREFBUF_OK_R.html" title="psoc6_01_pac::srss::pwr_ctl::VREFBUF_OK_R struct">VREFBUF_OK_R</a></td><td class="docblock-short"><p>Field <code>VREFBUF_OK</code> reader - Indicates that the voltage reference buffer is ready. Due to synchronization delays, it may take two IMO clock cycles for hardware to clear this bit after asserting VREFBUF_DIS=1.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::srss::pwr_ctl::W struct">W</a></td><td class="docblock-short"><p>Register <code>PWR_CTL</code> writer</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.DEBUG_SESSION_A.html" title="psoc6_01_pac::srss::pwr_ctl::DEBUG_SESSION_A enum">DEBUG_SESSION_A</a></td><td class="docblock-short"><p>Indicates whether a debug session is active (CDBGPWRUPREQ signal is 1)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.POWER_MODE_A.html" title="psoc6_01_pac::srss::pwr_ctl::POWER_MODE_A enum">POWER_MODE_A</a></td><td class="docblock-short"><p>Current power mode of the device. Note that this field cannot be read in all power modes on actual silicon.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>