<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64InstrInfo.h source code [llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64::DestructiveInstType,llvm::AArch64::ElementSizeType,llvm::AArch64::FalseLaneType,llvm::AArch64FrameOffsetStatus,llvm::AArch64InstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64InstrInfo.h.html'>AArch64InstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html">"llvm/CodeGen/MachineCombinerPattern.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/TypeSize.h.html">"llvm/Support/TypeSize.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html">"AArch64GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget" id="llvm::AArch64Subtarget">AArch64Subtarget</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="AArch64.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine" id="llvm::AArch64TargetMachine">AArch64TargetMachine</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="decl def" id="llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair" data-ref-filename="llvm..MOSuppressPair">MOSuppressPair</dfn> =</td></tr>
<tr><th id="32">32</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOTargetFlag1" title='llvm::MachineMemOperand::MOTargetFlag1' data-ref="llvm::MachineMemOperand::MOTargetFlag1" data-ref-filename="llvm..MachineMemOperand..MOTargetFlag1">MOTargetFlag1</a>;</td></tr>
<tr><th id="33">33</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="decl def" id="llvm::MOStridedAccess" title='llvm::MOStridedAccess' data-ref="llvm::MOStridedAccess" data-ref-filename="llvm..MOStridedAccess">MOStridedAccess</dfn> =</td></tr>
<tr><th id="34">34</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOTargetFlag2" title='llvm::MachineMemOperand::MOTargetFlag2' data-ref="llvm::MachineMemOperand::MOTargetFlag2" data-ref-filename="llvm..MachineMemOperand..MOTargetFlag2">MOTargetFlag2</a>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/FALKOR_STRIDED_ACCESS_MD" data-ref="_M/FALKOR_STRIDED_ACCESS_MD">FALKOR_STRIDED_ACCESS_MD</dfn> "falkor.strided.access"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</dfn> final : <b>public</b> <a class="type" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64GenInstrInfo" title='llvm::AArch64GenInstrInfo' data-ref="llvm::AArch64GenInstrInfo" data-ref-filename="llvm..AArch64GenInstrInfo">AArch64GenInstrInfo</a> {</td></tr>
<tr><th id="39">39</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> <dfn class="decl field" id="llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="decl field" id="llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget" data-ref-filename="llvm..AArch64InstrInfo..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>public</b>:</td></tr>
<tr><th id="43">43</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" title='llvm::AArch64InstrInfo::AArch64InstrInfo' data-ref="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" data-ref-filename="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE">AArch64InstrInfo</dfn>(<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col3 decl" id="63STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="63STI" data-ref-filename="63STI">STI</dfn>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI" data-ref-filename="llvm..AArch64InstrInfo..RI">RI</a>; }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI" data-ref-filename="64MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="65MI" data-ref-filename="65MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" title='llvm::AArch64InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="66MI" data-ref-filename="66MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="67SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="67SrcReg" data-ref-filename="67SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="55">55</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="68DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="68DstReg" data-ref-filename="68DstReg">DstReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="69SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="69SubIdx" data-ref-filename="69SubIdx">SubIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>bool</em></td></tr>
<tr><th id="58">58</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="70MIa" data-ref-filename="70MIa">MIa</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="71MIb" data-ref-filename="71MIb">MIb</dfn>) <em>const</em> override;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="72MI" data-ref-filename="72MI">MI</dfn>,</td></tr>
<tr><th id="62">62</th><td>                               <em>int</em> &amp;<dfn class="local col3 decl" id="73FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="73FrameIndex" data-ref-filename="73FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="63">63</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="74MI" data-ref-filename="74MI">MI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                              <em>int</em> &amp;<dfn class="local col5 decl" id="75FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="75FrameIndex" data-ref-filename="75FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// Does this instruction set its full destination register to zero?</i></td></tr>
<tr><th id="67">67</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRZero' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE">isGPRZero</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="76MI" data-ref-filename="76MI">MI</dfn>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Does this instruction rename a GPR without modifying bits?</i></td></tr>
<tr><th id="70">70</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE">isGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI" data-ref-filename="77MI">MI</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc">/// Does this instruction rename an FPR without modifying bits?</i></td></tr>
<tr><th id="73">73</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE">isFPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Return true if pairing the given load or store is hinted to be</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// unprofitable.</i></td></tr>
<tr><th id="77">77</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="79MI" data-ref-filename="79MI">MI</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i class="doc">/// Return true if the given load or store is a strided memory access.</i></td></tr>
<tr><th id="80">80</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isStridedAccess' data-ref="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE">isStridedAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="80MI" data-ref-filename="80MI">MI</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Return true if this is an unscaled load/store.</i></td></tr>
<tr><th id="83">83</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="81Opc" title='Opc' data-type='unsigned int' data-ref="81Opc" data-ref-filename="81Opc">Opc</dfn>);</td></tr>
<tr><th id="84">84</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="82MI" data-ref-filename="82MI">MI</dfn>) {</td></tr>
<tr><th id="85">85</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Returns the unscaled load/store for the scaled load/store opcode,</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// if there is a corresponding unscaled variant available.</i></td></tr>
<tr><th id="90">90</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" title='llvm::AArch64InstrInfo::getUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj">getUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="83Opc" title='Opc' data-type='unsigned int' data-ref="83Opc" data-ref-filename="83Opc">Opc</dfn>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Scaling factor for (scaled or unscaled) load or store.</i></td></tr>
<tr><th id="93">93</th><td>  <em>static</em> <em>int</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleEj">getMemScale</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="84Opc" title='Opc' data-type='unsigned int' data-ref="84Opc" data-ref-filename="84Opc">Opc</dfn>);</td></tr>
<tr><th id="94">94</th><td>  <em>static</em> <em>int</em> <dfn class="decl def fn" id="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="85MI" data-ref-filename="85MI">MI</dfn>) {</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm16AArch64InstrInfo11getMemScaleEj" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleEj">getMemScale</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i class="doc">/// Returns the index for the immediate for a given instruction.</i></td></tr>
<tr><th id="100">100</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" title='llvm::AArch64InstrInfo::getLoadStoreImmIdx' data-ref="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj">getLoadStoreImmIdx</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86Opc" title='Opc' data-type='unsigned int' data-ref="86Opc" data-ref-filename="86Opc">Opc</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// Return true if pairing the given load or store may be paired with another.</i></td></tr>
<tr><th id="103">103</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc">/// Return the opcode that set flags when possible.  The caller is</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  /// responsible for ensuring the opc has a flag setting equivalent.</i></td></tr>
<tr><th id="107">107</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" title='llvm::AArch64InstrInfo::convertToFlagSettingOpc' data-ref="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" data-ref-filename="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb">convertToFlagSettingOpc</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Opc" title='Opc' data-type='unsigned int' data-ref="88Opc" data-ref-filename="88Opc">Opc</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="89Is64Bit" title='Is64Bit' data-type='bool &amp;' data-ref="89Is64Bit" data-ref-filename="89Is64Bit">Is64Bit</dfn>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i class="doc">/// Return true if this is a load/store that can be potentially paired/merged.</i></td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="90MI" data-ref-filename="90MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i class="doc">/// Hint that pairing the given load or store is unprofitable.</i></td></tr>
<tr><th id="113">113</th><td>  <em>static</em> <em>void</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::suppressLdStPair' data-ref="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE">suppressLdStPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI" data-ref-filename="91MI">MI</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode" title='llvm::ExtAddrMode' data-ref="llvm::ExtAddrMode" data-ref-filename="llvm..ExtAddrMode">ExtAddrMode</a>&gt;</td></tr>
<tr><th id="116">116</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getAddrModeFromMemoryOp' data-ref="_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE">getAddrModeFromMemoryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MemI" title='MemI' data-type='const llvm::MachineInstr &amp;' data-ref="92MemI" data-ref-filename="92MemI">MemI</dfn>,</td></tr>
<tr><th id="117">117</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="93TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="93TRI" data-ref-filename="93TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="120">120</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="94MI" data-ref-filename="94MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col5 decl" id="95BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="95BaseOps" data-ref-filename="95BaseOps">BaseOps</dfn>,</td></tr>
<tr><th id="121">121</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="96Offset" title='Offset' data-type='int64_t &amp;' data-ref="96Offset" data-ref-filename="96Offset">Offset</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="97OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="97OffsetIsScalable" data-ref-filename="97OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="98Width" title='Width' data-type='unsigned int &amp;' data-ref="98Width" data-ref-filename="98Width">Width</dfn>,</td></tr>
<tr><th id="122">122</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="99TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="99TRI" data-ref-filename="99TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc">/// If<span class="command"> \p</span> <span class="arg">OffsetIsScalable</span> is set to 'true', the offset is scaled by `vscale`.</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// This is true for some SVE instructions like ldr/str that have a</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// 'reg + imm' addressing mode where the immediate is an index to the</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// scalable vector located at 'reg + imm * vscale x #bytes'.</i></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="100MI" data-ref-filename="100MI">MI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col1 decl" id="101BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="101BaseOp" data-ref-filename="101BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="102Offset" title='Offset' data-type='int64_t &amp;' data-ref="102Offset" data-ref-filename="102Offset">Offset</dfn>, <em>bool</em> &amp;<dfn class="local col3 decl" id="103OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="103OffsetIsScalable" data-ref-filename="103OffsetIsScalable">OffsetIsScalable</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col4 decl" id="104Width" title='Width' data-type='unsigned int &amp;' data-ref="104Width" data-ref-filename="104Width">Width</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="105TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="105TRI" data-ref-filename="105TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// Return the immediate offset of the base register in a load/store<span class="command"> \p</span> <span class="arg">LdSt.</span></i></td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand' data-ref="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE">getMemOpBaseRegImmOfsOffsetOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106LdSt" title='LdSt' data-type='llvm::MachineInstr &amp;' data-ref="106LdSt" data-ref-filename="106LdSt">LdSt</dfn>) <em>const</em>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i class="doc">/// Returns true if opcode<span class="command"> \p</span> <span class="arg">Opc</span> is a memory operation. If it is, set</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Scale,</span><span class="command"> \p</span> <span class="arg">Width,</span><span class="command"> \p</span> <span class="arg">MinOffset,</span> and<span class="command"> \p</span> <span class="arg">MaxOffset</span> accordingly.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// For unscaled instructions,<span class="command"> \p</span> <span class="arg">Scale</span> is set to 1.</i></td></tr>
<tr><th id="141">141</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRNS_8TypeSizeERjRlS4_">getMemOpInfo</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="107Opcode" title='Opcode' data-type='unsigned int' data-ref="107Opcode" data-ref-filename="107Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::TypeSize" title='llvm::TypeSize' data-ref="llvm::TypeSize" data-ref-filename="llvm..TypeSize">TypeSize</a> &amp;<dfn class="local col8 decl" id="108Scale" title='Scale' data-type='llvm::TypeSize &amp;' data-ref="108Scale" data-ref-filename="108Scale">Scale</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="109Width" title='Width' data-type='unsigned int &amp;' data-ref="109Width" data-ref-filename="109Width">Width</dfn>,</td></tr>
<tr><th id="142">142</th><td>                           <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="110MinOffset" title='MinOffset' data-type='int64_t &amp;' data-ref="110MinOffset" data-ref-filename="110MinOffset">MinOffset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="111MaxOffset" title='MaxOffset' data-type='int64_t &amp;' data-ref="111MaxOffset" data-ref-filename="111MaxOffset">MaxOffset</dfn>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" title='llvm::AArch64InstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj">shouldClusterMemOps</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col2 decl" id="112BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="112BaseOps1" data-ref-filename="112BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="145">145</th><td>                           <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col3 decl" id="113BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="113BaseOps2" data-ref-filename="113BaseOps2">BaseOps2</dfn>,</td></tr>
<tr><th id="146">146</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="114NumLoads" title='NumLoads' data-type='unsigned int' data-ref="114NumLoads" data-ref-filename="114NumLoads">NumLoads</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="115NumBytes" title='NumBytes' data-type='unsigned int' data-ref="115NumBytes" data-ref-filename="115NumBytes">NumBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRe1860068">copyPhysRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB" data-ref-filename="116MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="117I" title='I' data-type='MachineBasicBlock::iterator' data-ref="117I" data-ref-filename="117I">I</dfn>,</td></tr>
<tr><th id="149">149</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="118DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="118DL" data-ref-filename="118DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="119DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="119DestReg" data-ref-filename="119DestReg">DestReg</dfn>,</td></tr>
<tr><th id="150">150</th><td>                        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="120SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="120SrcReg" data-ref-filename="120SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="121KillSrc" title='KillSrc' data-type='bool' data-ref="121KillSrc" data-ref-filename="121KillSrc">KillSrc</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122Opcode" title='Opcode' data-type='unsigned int' data-ref="122Opcode" data-ref-filename="122Opcode">Opcode</dfn>,</td></tr>
<tr><th id="151">151</th><td>                        <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="123Indices" title='Indices' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="123Indices" data-ref-filename="123Indices">Indices</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyGPRRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE">copyGPRRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="124MBB" data-ref-filename="124MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="125I" title='I' data-type='MachineBasicBlock::iterator' data-ref="125I" data-ref-filename="125I">I</dfn>,</td></tr>
<tr><th id="153">153</th><td>                       <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="126DL" title='DL' data-type='llvm::DebugLoc' data-ref="126DL" data-ref-filename="126DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127DestReg" title='DestReg' data-type='unsigned int' data-ref="127DestReg" data-ref-filename="127DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="128SrcReg" title='SrcReg' data-type='unsigned int' data-ref="128SrcReg" data-ref-filename="128SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="154">154</th><td>                       <em>bool</em> <dfn class="local col9 decl" id="129KillSrc" title='KillSrc' data-type='bool' data-ref="129KillSrc" data-ref-filename="129KillSrc">KillSrc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="130Opcode" title='Opcode' data-type='unsigned int' data-ref="130Opcode" data-ref-filename="130Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="131ZeroReg" data-ref-filename="131ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="155">155</th><td>                       <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="132Indices" title='Indices' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="132Indices" data-ref-filename="132Indices">Indices</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::AArch64InstrInfo::copyPhysReg' data-ref="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="133MBB" data-ref-filename="133MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="134I" title='I' data-type='MachineBasicBlock::iterator' data-ref="134I" data-ref-filename="134I">I</dfn>,</td></tr>
<tr><th id="157">157</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="135DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="135DL" data-ref-filename="135DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="136DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="136DestReg" data-ref-filename="136DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="137SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="137SrcReg" data-ref-filename="137SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="158">158</th><td>                   <em>bool</em> <dfn class="local col8 decl" id="138KillSrc" title='KillSrc' data-type='bool' data-ref="138KillSrc" data-ref-filename="138KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19819528">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="139MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="139MBB" data-ref-filename="139MBB">MBB</dfn>,</td></tr>
<tr><th id="161">161</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="140MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="140MBBI" data-ref-filename="140MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="141SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="141SrcReg" data-ref-filename="141SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="162">162</th><td>                           <em>bool</em> <dfn class="local col2 decl" id="142isKill" title='isKill' data-type='bool' data-ref="142isKill" data-ref-filename="142isKill">isKill</dfn>, <em>int</em> <dfn class="local col3 decl" id="143FrameIndex" title='FrameIndex' data-type='int' data-ref="143FrameIndex" data-ref-filename="143FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="163">163</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="144RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="144RC" data-ref-filename="144RC">RC</dfn>,</td></tr>
<tr><th id="164">164</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="145TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="145TRI" data-ref-filename="145TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_111584307">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="146MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="146MBB" data-ref-filename="146MBB">MBB</dfn>,</td></tr>
<tr><th id="167">167</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="147MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="148DestReg" title='DestReg' data-type='llvm::Register' data-ref="148DestReg" data-ref-filename="148DestReg">DestReg</dfn>,</td></tr>
<tr><th id="168">168</th><td>                            <em>int</em> <dfn class="local col9 decl" id="149FrameIndex" title='FrameIndex' data-type='int' data-ref="149FrameIndex" data-ref-filename="149FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="150RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="150RC" data-ref-filename="150RC">RC</dfn>,</td></tr>
<tr><th id="169">169</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="151TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="151TRI" data-ref-filename="151TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i>// This tells target independent code that it is okay to pass instructions</i></td></tr>
<tr><th id="172">172</th><td><i>  // with subreg operands to foldMemoryOperandImpl.</i></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64InstrInfo16isSubregFoldableEv" title='llvm::AArch64InstrInfo::isSubregFoldable' data-ref="_ZNK4llvm16AArch64InstrInfo16isSubregFoldableEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16isSubregFoldableEv">isSubregFoldable</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>using</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::foldMemoryOperandImpl;</td></tr>
<tr><th id="176">176</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="177">177</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806" title='llvm::AArch64InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="152MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="152MF" data-ref-filename="152MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn>,</td></tr>
<tr><th id="178">178</th><td>                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="154Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="154Ops" data-ref-filename="154Ops">Ops</dfn>,</td></tr>
<tr><th id="179">179</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="155InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col6 decl" id="156FrameIndex" title='FrameIndex' data-type='int' data-ref="156FrameIndex" data-ref-filename="156FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="180">180</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="157LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="157LIS" data-ref-filename="157LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="181">181</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col8 decl" id="158VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="158VRM" data-ref-filename="158VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <i class="doc">/// <span class="command">\returns</span> true if a branch from an instruction with opcode<span class="command"> \p</span> <span class="arg">BranchOpc</span></i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  ///  bytes is capable of jumping to a position<span class="command"> \p</span> <span class="arg">BrOffset</span> bytes away.</i></td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl" title='llvm::AArch64InstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="159BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="159BranchOpc" data-ref-filename="159BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="186">186</th><td>                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="160BrOffset" title='BrOffset' data-type='int64_t' data-ref="160BrOffset" data-ref-filename="160BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="161MI" data-ref-filename="161MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::AArch64InstrInfo::analyzeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="162MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="162MBB" data-ref-filename="162MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="163TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="163TBB" data-ref-filename="163TBB">TBB</dfn>,</td></tr>
<tr><th id="191">191</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="164FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="164FBB" data-ref-filename="164FBB">FBB</dfn>,</td></tr>
<tr><th id="192">192</th><td>                     <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="165Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="165Cond" data-ref-filename="165Cond">Cond</dfn>,</td></tr>
<tr><th id="193">193</th><td>                     <em>bool</em> <dfn class="local col6 decl" id="166AllowModify" title='AllowModify' data-type='bool' data-ref="166AllowModify" data-ref-filename="166AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" title='llvm::AArch64InstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm16AArch64InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb">analyzeBranchPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="167MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="167MBB" data-ref-filename="167MBB">MBB</dfn>,</td></tr>
<tr><th id="195">195</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a> &amp;<dfn class="local col8 decl" id="168MBP" title='MBP' data-type='llvm::TargetInstrInfo::MachineBranchPredicate &amp;' data-ref="168MBP" data-ref-filename="168MBP">MBP</dfn>,</td></tr>
<tr><th id="196">196</th><td>                              <em>bool</em> <dfn class="local col9 decl" id="169AllowModify" title='AllowModify' data-type='bool' data-ref="169AllowModify" data-ref-filename="169AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::AArch64InstrInfo::removeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="170MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="170MBB" data-ref-filename="170MBB">MBB</dfn>,</td></tr>
<tr><th id="198">198</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="171BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="171BytesRemoved" data-ref-filename="171BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::AArch64InstrInfo::insertBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="172MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="172MBB" data-ref-filename="172MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="173TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="173TBB" data-ref-filename="173TBB">TBB</dfn>,</td></tr>
<tr><th id="200">200</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="174FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="174FBB" data-ref-filename="174FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="175Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="175Cond" data-ref-filename="175Cond">Cond</dfn>,</td></tr>
<tr><th id="201">201</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="176DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="176DL" data-ref-filename="176DL">DL</dfn>,</td></tr>
<tr><th id="202">202</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="177BytesAdded" title='BytesAdded' data-type='int *' data-ref="177BytesAdded" data-ref-filename="177BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="203">203</th><td>  <em>bool</em></td></tr>
<tr><th id="204">204</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="178Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="178Cond" data-ref-filename="178Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::AArch64InstrInfo::canInsertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="179Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="179Cond" data-ref-filename="179Cond">Cond</dfn>,</td></tr>
<tr><th id="206">206</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>int</em> &amp;, <em>int</em> &amp;,</td></tr>
<tr><th id="207">207</th><td>                       <em>int</em> &amp;) <em>const</em> override;</td></tr>
<tr><th id="208">208</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218" title='llvm::AArch64InstrInfo::insertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218" data-ref-filename="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="180MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="180MBB" data-ref-filename="180MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="181MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="181MI" data-ref-filename="181MI">MI</dfn>,</td></tr>
<tr><th id="209">209</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="182DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="182DL" data-ref-filename="182DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="183DstReg" title='DstReg' data-type='llvm::Register' data-ref="183DstReg" data-ref-filename="183DstReg">DstReg</dfn>,</td></tr>
<tr><th id="210">210</th><td>                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="184Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="184Cond" data-ref-filename="184Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="185TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="185TrueReg" data-ref-filename="185TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="211">211</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="186FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="186FalseReg" data-ref-filename="186FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="212">212</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE" title='llvm::AArch64InstrInfo::getNoop' data-ref="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="187NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="187NopInst" data-ref-filename="187NopInst">NopInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="188MI" data-ref-filename="188MI">MI</dfn>,</td></tr>
<tr><th id="215">215</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="189MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="189MBB" data-ref-filename="189MBB">MBB</dfn>,</td></tr>
<tr><th id="216">216</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="190MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="190MF" data-ref-filename="190MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// Return true if the comparison instruction can be analyzed.</i></td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::AArch64InstrInfo::analyzeCompare' data-ref="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="191MI" data-ref-filename="191MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col2 decl" id="192SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="192SrcReg" data-ref-filename="192SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="222">222</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="193SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="193SrcReg2" data-ref-filename="193SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="194CmpMask" title='CmpMask' data-type='int &amp;' data-ref="194CmpMask" data-ref-filename="194CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="223">223</th><td>                      <em>int</em> &amp;<dfn class="local col5 decl" id="195CmpValue" title='CmpValue' data-type='int &amp;' data-ref="195CmpValue" data-ref-filename="195CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="224">224</th><td>  <i class="doc">/// optimizeCompareInstr - Convert the instruction supplying the argument to</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  /// the comparison into one that sets the zero bit in the flags register.</i></td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="196CmpInstr" data-ref-filename="196CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="197SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="197SrcReg" data-ref-filename="197SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="227">227</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="198SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="198SrcReg2" data-ref-filename="198SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col9 decl" id="199CmpMask" title='CmpMask' data-type='int' data-ref="199CmpMask" data-ref-filename="199CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col0 decl" id="200CmpValue" title='CmpValue' data-type='int' data-ref="200CmpValue" data-ref-filename="200CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="228">228</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="201MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="201MRI" data-ref-filename="201MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::optimizeCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE">optimizeCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="202MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="202MI" data-ref-filename="202MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i class="doc">/// Return true when a code sequence can improve throughput. It</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// should be called only for instructions in loops.</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Pattern</span> - combiner pattern</i></td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" title='llvm::AArch64InstrInfo::isThroughputPattern' data-ref="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE">isThroughputPattern</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col3 decl" id="203Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="203Pattern" data-ref-filename="203Pattern">Pattern</dfn>) <em>const</em> override;</td></tr>
<tr><th id="235">235</th><td>  <i class="doc">/// Return true when there is potentially a faster code sequence</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  /// for an instruction chain ending in ``Root``. All potential patterns are</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// listed in the ``Patterns`` array.</i></td></tr>
<tr><th id="238">238</th><td>  <em>bool</em></td></tr>
<tr><th id="239">239</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::AArch64InstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getMachineCombinerPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="204Root" data-ref-filename="204Root">Root</dfn>,</td></tr>
<tr><th id="240">240</th><td>                             <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col5 decl" id="205Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="205Patterns" data-ref-filename="205Patterns">Patterns</dfn>,</td></tr>
<tr><th id="241">241</th><td>                             <em>bool</em> <dfn class="local col6 decl" id="206DoRegPressureReduce" title='DoRegPressureReduce' data-type='bool' data-ref="206DoRegPressureReduce" data-ref-filename="206DoRegPressureReduce">DoRegPressureReduce</dfn>) <em>const</em> override;</td></tr>
<tr><th id="242">242</th><td>  <i class="doc">/// Return true when Inst is associative and commutative so that it can be</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// reassociated.</i></td></tr>
<tr><th id="244">244</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="207Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="207Inst" data-ref-filename="207Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="245">245</th><td>  <i class="doc">/// When getMachineCombinerPatterns() finds patterns, this function generates</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// the instructions that could replace the original code sequence</i></td></tr>
<tr><th id="247">247</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382" title='llvm::AArch64InstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382" data-ref-filename="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjj15663382">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="248">248</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="208Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="208Root" data-ref-filename="208Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col9 decl" id="209Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="209Pattern" data-ref-filename="209Pattern">Pattern</dfn>,</td></tr>
<tr><th id="249">249</th><td>      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="210InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="210InsInstrs" data-ref-filename="210InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="250">250</th><td>      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="211DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="211DelInstrs" data-ref-filename="211DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="251">251</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="212InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="212InstrIdxForVirtReg" data-ref-filename="212InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="252">252</th><td>  <i class="doc">/// AArch64 supports MachineCombiner.</i></td></tr>
<tr><th id="253">253</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv" title='llvm::AArch64InstrInfo::useMachineCombiner' data-ref="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> override;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="213MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="213MI" data-ref-filename="213MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="258">258</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="214TF" title='TF' data-type='unsigned int' data-ref="214TF" data-ref-filename="214TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="260">260</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="262">262</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="264">264</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv">getSerializableMachineMemOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="215MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="215MF" data-ref-filename="215MF">MF</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                   <em>bool</em> <dfn class="local col6 decl" id="216OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="216OutlineFromLinkOnceODRs" data-ref-filename="216OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="268">268</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="269">269</th><td>      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col7 decl" id="217RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="217RepeatedSequenceLocs" data-ref-filename="217RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="270">270</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a></td></tr>
<tr><th id="271">271</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::AArch64InstrInfo::getOutliningType' data-ref="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="218MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="218MIT" data-ref-filename="218MIT">MIT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219Flags" title='Flags' data-type='unsigned int' data-ref="219Flags" data-ref-filename="219Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="272">272</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="220MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="220MBB" data-ref-filename="220MBB">MBB</dfn>,</td></tr>
<tr><th id="273">273</th><td>                              <em>unsigned</em> &amp;<dfn class="local col1 decl" id="221Flags" title='Flags' data-type='unsigned int &amp;' data-ref="221Flags" data-ref-filename="221Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="274">274</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::AArch64InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="222MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="222MBB" data-ref-filename="222MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="223MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="223MF" data-ref-filename="223MF">MF</dfn>,</td></tr>
<tr><th id="275">275</th><td>                          <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col4 decl" id="224OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="224OF" data-ref-filename="224OF">OF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="277">277</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286" title='llvm::AArch64InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286">insertOutlinedCall</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col5 decl" id="225M" title='M' data-type='llvm::Module &amp;' data-ref="225M" data-ref-filename="225M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="226MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="226MBB" data-ref-filename="226MBB">MBB</dfn>,</td></tr>
<tr><th id="278">278</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="227It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="227It" data-ref-filename="227It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="228MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="228MF" data-ref-filename="228MF">MF</dfn>,</td></tr>
<tr><th id="279">279</th><td>                     <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col9 decl" id="229C" title='C' data-type='const outliner::Candidate &amp;' data-ref="229C" data-ref-filename="229C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="230MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="230MF" data-ref-filename="230MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="281">281</th><td>  <i class="doc">/// Returns the vector element size (B, H, S or D) of an SVE opcode.</i></td></tr>
<tr><th id="282">282</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" title='llvm::AArch64InstrInfo::getElementSizeForOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo23getElementSizeForOpcodeEj">getElementSizeForOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="231Opc" title='Opc' data-type='unsigned int' data-ref="231Opc" data-ref-filename="231Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="283">283</th><td>  <i class="doc">/// Returns true if the opcode is for an SVE instruction that sets the</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// condition codes as if it's results had been fed to a PTEST instruction</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// along with the same general predicate.</i></td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj" title='llvm::AArch64InstrInfo::isPTestLikeOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo17isPTestLikeOpcodeEj">isPTestLikeOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="232Opc" title='Opc' data-type='unsigned int' data-ref="232Opc" data-ref-filename="232Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// Returns true if the opcode is for an SVE WHILE## instruction.</i></td></tr>
<tr><th id="288">288</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj" title='llvm::AArch64InstrInfo::isWhileOpcode' data-ref="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj" data-ref-filename="_ZNK4llvm16AArch64InstrInfo13isWhileOpcodeEj">isWhileOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="233Opc" title='Opc' data-type='unsigned int' data-ref="233Opc" data-ref-filename="233Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="289">289</th><td>  <i class="doc">/// Returns true if the instruction has a shift by immediate that can be</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// executed in one cycle less.</i></td></tr>
<tr><th id="291">291</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFalkorShiftExtFast' data-ref="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE">isFalkorShiftExtFast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="234MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="234MI" data-ref-filename="234MI">MI</dfn>);</td></tr>
<tr><th id="292">292</th><td>  <i class="doc">/// Return true if the instructions is a SEH instruciton used for unwinding</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// on Windows.</i></td></tr>
<tr><th id="294">294</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isSEHInstruction' data-ref="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE">isSEHInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="235MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="235MI" data-ref-filename="235MI">MI</dfn>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::AArch64InstrInfo::isAddImmediate' data-ref="_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="236MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="236MI" data-ref-filename="236MI">MI</dfn>,</td></tr>
<tr><th id="297">297</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="237Reg" title='Reg' data-type='llvm::Register' data-ref="237Reg" data-ref-filename="237Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::AArch64InstrInfo::describeLoadedValue' data-ref="_ZNK4llvm16AArch64InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="238MI" data-ref-filename="238MI">MI</dfn>,</td></tr>
<tr><th id="300">300</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="239Reg" title='Reg' data-type='llvm::Register' data-ref="239Reg" data-ref-filename="239Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <em>static</em> <em>void</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_" title='llvm::AArch64InstrInfo::decomposeStackOffsetForFrameOffsets' data-ref="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForFrameOffsetsERKNS_11StackOffsetERlS4_S4_">decomposeStackOffsetForFrameOffsets</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col0 decl" id="240Offset" title='Offset' data-type='const llvm::StackOffset &amp;' data-ref="240Offset" data-ref-filename="240Offset">Offset</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="241NumBytes" title='NumBytes' data-type='int64_t &amp;' data-ref="241NumBytes" data-ref-filename="241NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="242NumPredicateVectors" title='NumPredicateVectors' data-type='int64_t &amp;' data-ref="242NumPredicateVectors" data-ref-filename="242NumPredicateVectors">NumPredicateVectors</dfn>,</td></tr>
<tr><th id="305">305</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="243NumDataVectors" title='NumDataVectors' data-type='int64_t &amp;' data-ref="243NumDataVectors" data-ref-filename="243NumDataVectors">NumDataVectors</dfn>);</td></tr>
<tr><th id="306">306</th><td>  <em>static</em> <em>void</em> <dfn class="decl fn" id="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForDwarfOffsetsERKNS_11StackOffsetERlS4_" title='llvm::AArch64InstrInfo::decomposeStackOffsetForDwarfOffsets' data-ref="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForDwarfOffsetsERKNS_11StackOffsetERlS4_" data-ref-filename="_ZN4llvm16AArch64InstrInfo35decomposeStackOffsetForDwarfOffsetsERKNS_11StackOffsetERlS4_">decomposeStackOffsetForDwarfOffsets</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col4 decl" id="244Offset" title='Offset' data-type='const llvm::StackOffset &amp;' data-ref="244Offset" data-ref-filename="244Offset">Offset</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="245ByteSized" title='ByteSized' data-type='int64_t &amp;' data-ref="245ByteSized" data-ref-filename="245ByteSized">ByteSized</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="246VGSized" title='VGSized' data-type='int64_t &amp;' data-ref="246VGSized" data-ref-filename="246VGSized">VGSized</dfn>);</td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPER_DECLS" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</dfn></u></td></tr>
<tr><th id="310">310</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html">"AArch64GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><b>protected</b>:</td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// If the specific machine instruction is an instruction that moves/copies</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// value from one register to another register return destination and source</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">  /// registers as machine operands.</i></td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="317">317</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="247MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="247MI" data-ref-filename="247MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><b>private</b>:</td></tr>
<tr><th id="320">320</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="248MI" data-ref-filename="248MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i class="doc">/// Sets the offsets on outlined instructions in<span class="command"> \p</span> <span class="arg">MBB</span> which use SP</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  /// so that they will be valid post-outlining.</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">MBB</span> A<span class="command"> \p</span> <span class="arg">MachineBasicBlock</span> in an outlined function.</i></td></tr>
<tr><th id="326">326</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="249MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="249MBB" data-ref-filename="249MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="250MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="250MBB" data-ref-filename="250MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="251DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="251DL" data-ref-filename="251DL">DL</dfn>,</td></tr>
<tr><th id="329">329</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="252TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="252TBB" data-ref-filename="252TBB">TBB</dfn>,</td></tr>
<tr><th id="330">330</th><td>                             <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="253Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="253Cond" data-ref-filename="253Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::substituteCmpToZero' data-ref="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE">substituteCmpToZero</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="254CmpInstr" data-ref-filename="254CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="255SrcReg" title='SrcReg' data-type='unsigned int' data-ref="255SrcReg" data-ref-filename="255SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="332">332</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="256MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="256MRI" data-ref-filename="256MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i class="doc">/// Returns an unused general-purpose register which can be used for</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// constructing an outlined call if one exists. Returns 0 otherwise.</i></td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="257C" title='C' data-type='const outliner::Candidate &amp;' data-ref="257C" data-ref-filename="257C">C</dfn>) <em>const</em>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i class="doc">/// Remove a ptest of a predicate-generating operation that already sets, or</i></td></tr>
<tr><th id="339">339</th><td><i class="doc">  /// can be made to set, the condition codes in an identical manner</i></td></tr>
<tr><th id="340">340</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizePTestInstr' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE">optimizePTestInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="258PTest" title='PTest' data-type='llvm::MachineInstr *' data-ref="258PTest" data-ref-filename="258PTest">PTest</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="259MaskReg" title='MaskReg' data-type='unsigned int' data-ref="259MaskReg" data-ref-filename="259MaskReg">MaskReg</dfn>,</td></tr>
<tr><th id="341">341</th><td>                          <em>unsigned</em> <dfn class="local col0 decl" id="260PredReg" title='PredReg' data-type='unsigned int' data-ref="260PredReg" data-ref-filename="260PredReg">PredReg</dfn>,</td></tr>
<tr><th id="342">342</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="261MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="261MRI" data-ref-filename="261MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="343">343</th><td>};</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><i class="doc">/// Return true if there is an instruction /after/<span class="command"> \p</span> <span class="arg">DefMI</span> and before<span class="command"> \p</span> <span class="arg">UseMI</span></i></td></tr>
<tr><th id="346">346</th><td><i class="doc">/// which either reads or clobbers NZCV.</i></td></tr>
<tr><th id="347">347</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" title='llvm::isNZCVTouchedInInstructionRange' data-ref="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm31isNZCVTouchedInInstructionRangeERKNS_12MachineInstrES2_PKNS_18TargetRegisterInfoE">isNZCVTouchedInInstructionRange</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="262DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="262DefMI" data-ref-filename="262DefMI">DefMI</dfn>,</td></tr>
<tr><th id="348">348</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="263UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="263UseMI" data-ref-filename="263UseMI">UseMI</dfn>,</td></tr>
<tr><th id="349">349</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="264TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="264TRI" data-ref-filename="264TRI">TRI</dfn>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><i class="doc">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">/// plus Offset.  This is intended to be used from within the prolog/epilog</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">/// insertion (PEI) pass, where a virtual scratch register may be allocated</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">/// if necessary, to be replaced by the scavenger at the end of PEI.</i></td></tr>
<tr><th id="355">355</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" data-ref-filename="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832">emitFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="265MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="265MBB" data-ref-filename="265MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="266MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="266MBBI" data-ref-filename="266MBBI">MBBI</dfn>,</td></tr>
<tr><th id="356">356</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="267DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="267DL" data-ref-filename="267DL">DL</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="268DestReg" title='DestReg' data-type='unsigned int' data-ref="268DestReg" data-ref-filename="268DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="269SrcReg" title='SrcReg' data-type='unsigned int' data-ref="269SrcReg" data-ref-filename="269SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="357">357</th><td>                     <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col0 decl" id="270Offset" title='Offset' data-type='llvm::StackOffset' data-ref="270Offset" data-ref-filename="270Offset">Offset</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="271TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="271TII" data-ref-filename="271TII">TII</dfn>,</td></tr>
<tr><th id="358">358</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoFlags" title='llvm::MachineInstr::NoFlags' data-ref="llvm::MachineInstr::NoFlags" data-ref-filename="llvm..MachineInstr..NoFlags">NoFlags</a>,</td></tr>
<tr><th id="359">359</th><td>                     <em>bool</em> <dfn class="local col2 decl" id="272SetNZCV" title='SetNZCV' data-type='bool' data-ref="272SetNZCV" data-ref-filename="272SetNZCV">SetNZCV</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col3 decl" id="273NeedsWinCFI" title='NeedsWinCFI' data-type='bool' data-ref="273NeedsWinCFI" data-ref-filename="273NeedsWinCFI">NeedsWinCFI</dfn> = <b>false</b>,</td></tr>
<tr><th id="360">360</th><td>                     <em>bool</em> *<dfn class="local col4 decl" id="274HasWinCFI" title='HasWinCFI' data-type='bool *' data-ref="274HasWinCFI" data-ref-filename="274HasWinCFI">HasWinCFI</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><i class="doc">/// rewriteAArch64FrameIndex - Rewrite MI to access 'Offset' bytes from the</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">/// FP. Return false if the offset could not be handled directly in MI, and</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">/// return the left-over portion by reference.</i></td></tr>
<tr><th id="365">365</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="275MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="275MI" data-ref-filename="275MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="276FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="276FrameRegIdx" data-ref-filename="276FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="366">366</th><td>                              <em>unsigned</em> <dfn class="local col7 decl" id="277FrameReg" title='FrameReg' data-type='unsigned int' data-ref="277FrameReg" data-ref-filename="277FrameReg">FrameReg</dfn>, <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col8 decl" id="278Offset" title='Offset' data-type='llvm::StackOffset &amp;' data-ref="278Offset" data-ref-filename="278Offset">Offset</dfn>,</td></tr>
<tr><th id="367">367</th><td>                              <em>const</em> <a class="type" href="#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col9 decl" id="279TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="279TII" data-ref-filename="279TII">TII</dfn>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i class="doc">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</i></td></tr>
<tr><th id="370">370</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64FrameOffsetStatus" title='llvm::AArch64FrameOffsetStatus' data-ref="llvm::AArch64FrameOffsetStatus" data-ref-filename="llvm..AArch64FrameOffsetStatus">AArch64FrameOffsetStatus</dfn> {</td></tr>
<tr><th id="371">371</th><td>  <dfn class="enum" id="llvm::AArch64FrameOffsetCannotUpdate" title='llvm::AArch64FrameOffsetCannotUpdate' data-ref="llvm::AArch64FrameOffsetCannotUpdate" data-ref-filename="llvm..AArch64FrameOffsetCannotUpdate">AArch64FrameOffsetCannotUpdate</dfn> = <var>0x0</var>, <i class="doc">///&lt; Offset cannot apply.</i></td></tr>
<tr><th id="372">372</th><td>  <dfn class="enum" id="llvm::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetIsLegal" data-ref-filename="llvm..AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</dfn> = <var>0x1</var>,      <i class="doc">///&lt; Offset is legal.</i></td></tr>
<tr><th id="373">373</th><td>  <dfn class="enum" id="llvm::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetCanUpdate" data-ref-filename="llvm..AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</dfn> = <var>0x2</var>     <i class="doc">///&lt; Offset can apply, at least partly.</i></td></tr>
<tr><th id="374">374</th><td>};</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i class="doc">/// Check if the<span class="command"> @p</span> <span class="arg">Offset</span> is a valid frame offset for<span class="command"> @p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="377">377</th><td><i class="doc">/// The returned value reports the validity of the frame offset for<span class="command"> @p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="378">378</th><td><i class="doc">/// It uses the values defined by AArch64FrameOffsetStatus for that.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">/// If result == AArch64FrameOffsetCannotUpdate,<span class="command"> @p</span> <span class="arg">MI</span> cannot be updated to</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">/// use an offset.eq</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">/// If result &amp; AArch64FrameOffsetIsLegal,<span class="command"> @p</span> <span class="arg">Offset</span> can completely be</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">/// rewritten in<span class="command"> @p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="383">383</th><td><i class="doc">/// If result &amp; AArch64FrameOffsetCanUpdate,<span class="command"> @p</span> <span class="arg">Offset</span> contains the</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">/// amount that is off the limit of the legal offset.</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">/// If set,<span class="command"> @p</span> <span class="arg">OutUseUnscaledOp</span> will contain the whether<span class="command"> @p</span> <span class="arg">MI</span> should be</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">/// turned into an unscaled operator, which opcode is in<span class="command"> @p</span> <span class="arg">OutUnscaledOp.</span></i></td></tr>
<tr><th id="387">387</th><td><i class="doc">/// If set,<span class="command"> @p</span> <span class="arg">EmittableOffset</span> contains the amount that can be set in<span class="command"> @p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="388">388</th><td><i class="doc">/// (possibly with<span class="command"> @p</span> <span class="arg">OutUnscaledOp</span> if OutUseUnscaledOp is true) and that</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">/// is a legal offset.</i></td></tr>
<tr><th id="390">390</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" data-ref-filename="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl">isAArch64FrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="280MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="280MI" data-ref-filename="280MI">MI</dfn>, <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col1 decl" id="281Offset" title='Offset' data-type='llvm::StackOffset &amp;' data-ref="281Offset" data-ref-filename="281Offset">Offset</dfn>,</td></tr>
<tr><th id="391">391</th><td>                              <em>bool</em> *<dfn class="local col2 decl" id="282OutUseUnscaledOp" title='OutUseUnscaledOp' data-type='bool *' data-ref="282OutUseUnscaledOp" data-ref-filename="282OutUseUnscaledOp">OutUseUnscaledOp</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="392">392</th><td>                              <em>unsigned</em> *<dfn class="local col3 decl" id="283OutUnscaledOp" title='OutUnscaledOp' data-type='unsigned int *' data-ref="283OutUnscaledOp" data-ref-filename="283OutUnscaledOp">OutUnscaledOp</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="393">393</th><td>                              <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> *<dfn class="local col4 decl" id="284EmittableOffset" title='EmittableOffset' data-type='int64_t *' data-ref="284EmittableOffset" data-ref-filename="284EmittableOffset">EmittableOffset</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</dfn>(<em>int</em> <dfn class="local col5 decl" id="285Opc" title='Opc' data-type='int' data-ref="285Opc" data-ref-filename="285Opc">Opc</dfn>) { <b>return</b> <a class="local col5 ref" href="#285Opc" title='Opc' data-ref="285Opc" data-ref-filename="285Opc">Opc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::B" title='llvm::AArch64::B' data-ref="llvm::AArch64::B" data-ref-filename="llvm..AArch64..B">B</a>; }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</dfn>(<em>int</em> <dfn class="local col6 decl" id="286Opc" title='Opc' data-type='int' data-ref="286Opc" data-ref-filename="286Opc">Opc</dfn>) {</td></tr>
<tr><th id="398">398</th><td>  <b>switch</b> (<a class="local col6 ref" href="#286Opc" title='Opc' data-ref="286Opc" data-ref-filename="286Opc">Opc</a>) {</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>:</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>:</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a>:</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>:</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>:</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>:</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a>:</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>:</td></tr>
<tr><th id="407">407</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>:</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="409">409</th><td>  <b>default</b>:</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi" data-ref-filename="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</dfn>(<em>int</em> <dfn class="local col7 decl" id="287Opc" title='Opc' data-type='int' data-ref="287Opc" data-ref-filename="287Opc">Opc</dfn>) {</td></tr>
<tr><th id="415">415</th><td>  <b>switch</b> (<a class="local col7 ref" href="#287Opc" title='Opc' data-ref="287Opc" data-ref-filename="287Opc">Opc</a>) {</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BR" title='llvm::AArch64::BR' data-ref="llvm::AArch64::BR" data-ref-filename="llvm..AArch64..BR">BR</a>:</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRAA" title='llvm::AArch64::BRAA' data-ref="llvm::AArch64::BRAA" data-ref-filename="llvm..AArch64..BRAA">BRAA</a>:</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRAB" title='llvm::AArch64::BRAB' data-ref="llvm::AArch64::BRAB" data-ref-filename="llvm..AArch64..BRAB">BRAB</a>:</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRAAZ" title='llvm::AArch64::BRAAZ' data-ref="llvm::AArch64::BRAAZ" data-ref-filename="llvm..AArch64..BRAAZ">BRAAZ</a>:</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRABZ" title='llvm::AArch64::BRABZ' data-ref="llvm::AArch64::BRABZ" data-ref-filename="llvm..AArch64..BRABZ">BRABZ</a>:</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL13isPTrueOpcodeEj" title='llvm::isPTrueOpcode' data-ref="_ZN4llvmL13isPTrueOpcodeEj" data-ref-filename="_ZN4llvmL13isPTrueOpcodeEj">isPTrueOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="288Opc" title='Opc' data-type='unsigned int' data-ref="288Opc" data-ref-filename="288Opc">Opc</dfn>) {</td></tr>
<tr><th id="427">427</th><td>  <b>switch</b> (<a class="local col8 ref" href="#288Opc" title='Opc' data-ref="288Opc" data-ref-filename="288Opc">Opc</a>) {</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PTRUE_B" title='llvm::AArch64::PTRUE_B' data-ref="llvm::AArch64::PTRUE_B" data-ref-filename="llvm..AArch64..PTRUE_B">PTRUE_B</a>:</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PTRUE_H" title='llvm::AArch64::PTRUE_H' data-ref="llvm::AArch64::PTRUE_H" data-ref-filename="llvm..AArch64..PTRUE_H">PTRUE_H</a>:</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PTRUE_S" title='llvm::AArch64::PTRUE_S' data-ref="llvm::AArch64::PTRUE_S" data-ref-filename="llvm..AArch64..PTRUE_S">PTRUE_S</a>:</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PTRUE_D" title='llvm::AArch64::PTRUE_D' data-ref="llvm::AArch64::PTRUE_D" data-ref-filename="llvm..AArch64..PTRUE_D">PTRUE_D</a>:</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="433">433</th><td>  <b>default</b>:</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i class="doc">/// Return opcode to be used for indirect calls.</i></td></tr>
<tr><th id="439">439</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" title='llvm::getBLRCallOpcode' data-ref="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE">getBLRCallOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="289MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="289MF" data-ref-filename="289MF">MF</dfn>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><i>// struct TSFlags {</i></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/TSFLAG_ELEMENT_SIZE_TYPE" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</dfn>(X)      (X)       // 3-bits</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/TSFLAG_DESTRUCTIVE_INST_TYPE" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</dfn>(X) ((X) &lt;&lt; 3) // 4-bit</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/TSFLAG_FALSE_LANE_TYPE" data-ref="_M/TSFLAG_FALSE_LANE_TYPE">TSFLAG_FALSE_LANE_TYPE</dfn>(X)       ((X) &lt;&lt; 7) // 2-bits</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/TSFLAG_INSTR_FLAGS" data-ref="_M/TSFLAG_INSTR_FLAGS">TSFLAG_INSTR_FLAGS</dfn>(X)           ((X) &lt;&lt; 9) // 2-bits</u></td></tr>
<tr><th id="446">446</th><td><i>// }</i></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><b>namespace</b> <span class="namespace">AArch64</span> {</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64::ElementSizeType" title='llvm::AArch64::ElementSizeType' data-ref="llvm::AArch64::ElementSizeType" data-ref-filename="llvm..AArch64..ElementSizeType">ElementSizeType</dfn> {</td></tr>
<tr><th id="451">451</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeMask" title='llvm::AArch64::ElementSizeMask' data-ref="llvm::AArch64::ElementSizeMask" data-ref-filename="llvm..AArch64..ElementSizeMask">ElementSizeMask</dfn> = <a class="macro" href="#442" title="(0x7)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x7</var>),</td></tr>
<tr><th id="452">452</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeNone" title='llvm::AArch64::ElementSizeNone' data-ref="llvm::AArch64::ElementSizeNone" data-ref-filename="llvm..AArch64..ElementSizeNone">ElementSizeNone</dfn> = <a class="macro" href="#442" title="(0x0)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x0</var>),</td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeB" title='llvm::AArch64::ElementSizeB' data-ref="llvm::AArch64::ElementSizeB" data-ref-filename="llvm..AArch64..ElementSizeB">ElementSizeB</dfn>    = <a class="macro" href="#442" title="(0x1)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x1</var>),</td></tr>
<tr><th id="454">454</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeH" title='llvm::AArch64::ElementSizeH' data-ref="llvm::AArch64::ElementSizeH" data-ref-filename="llvm..AArch64..ElementSizeH">ElementSizeH</dfn>    = <a class="macro" href="#442" title="(0x2)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x2</var>),</td></tr>
<tr><th id="455">455</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeS" title='llvm::AArch64::ElementSizeS' data-ref="llvm::AArch64::ElementSizeS" data-ref-filename="llvm..AArch64..ElementSizeS">ElementSizeS</dfn>    = <a class="macro" href="#442" title="(0x3)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x3</var>),</td></tr>
<tr><th id="456">456</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeD" title='llvm::AArch64::ElementSizeD' data-ref="llvm::AArch64::ElementSizeD" data-ref-filename="llvm..AArch64..ElementSizeD">ElementSizeD</dfn>    = <a class="macro" href="#442" title="(0x4)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x4</var>),</td></tr>
<tr><th id="457">457</th><td>};</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64::DestructiveInstType" title='llvm::AArch64::DestructiveInstType' data-ref="llvm::AArch64::DestructiveInstType" data-ref-filename="llvm..AArch64..DestructiveInstType">DestructiveInstType</dfn> {</td></tr>
<tr><th id="460">460</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveInstTypeMask" title='llvm::AArch64::DestructiveInstTypeMask' data-ref="llvm::AArch64::DestructiveInstTypeMask" data-ref-filename="llvm..AArch64..DestructiveInstTypeMask">DestructiveInstTypeMask</dfn>       = <a class="macro" href="#443" title="((0xf) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0xf</var>),</td></tr>
<tr><th id="461">461</th><td>  <dfn class="enum" id="llvm::AArch64::NotDestructive" title='llvm::AArch64::NotDestructive' data-ref="llvm::AArch64::NotDestructive" data-ref-filename="llvm..AArch64..NotDestructive">NotDestructive</dfn>                = <a class="macro" href="#443" title="((0x0) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x0</var>),</td></tr>
<tr><th id="462">462</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveOther" title='llvm::AArch64::DestructiveOther' data-ref="llvm::AArch64::DestructiveOther" data-ref-filename="llvm..AArch64..DestructiveOther">DestructiveOther</dfn>              = <a class="macro" href="#443" title="((0x1) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x1</var>),</td></tr>
<tr><th id="463">463</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveUnary" title='llvm::AArch64::DestructiveUnary' data-ref="llvm::AArch64::DestructiveUnary" data-ref-filename="llvm..AArch64..DestructiveUnary">DestructiveUnary</dfn>              = <a class="macro" href="#443" title="((0x2) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x2</var>),</td></tr>
<tr><th id="464">464</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveBinaryImm" title='llvm::AArch64::DestructiveBinaryImm' data-ref="llvm::AArch64::DestructiveBinaryImm" data-ref-filename="llvm..AArch64..DestructiveBinaryImm">DestructiveBinaryImm</dfn>          = <a class="macro" href="#443" title="((0x3) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x3</var>),</td></tr>
<tr><th id="465">465</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveBinaryShImmUnpred" title='llvm::AArch64::DestructiveBinaryShImmUnpred' data-ref="llvm::AArch64::DestructiveBinaryShImmUnpred" data-ref-filename="llvm..AArch64..DestructiveBinaryShImmUnpred">DestructiveBinaryShImmUnpred</dfn>  = <a class="macro" href="#443" title="((0x4) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x4</var>),</td></tr>
<tr><th id="466">466</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveBinary" title='llvm::AArch64::DestructiveBinary' data-ref="llvm::AArch64::DestructiveBinary" data-ref-filename="llvm..AArch64..DestructiveBinary">DestructiveBinary</dfn>             = <a class="macro" href="#443" title="((0x5) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x5</var>),</td></tr>
<tr><th id="467">467</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveBinaryComm" title='llvm::AArch64::DestructiveBinaryComm' data-ref="llvm::AArch64::DestructiveBinaryComm" data-ref-filename="llvm..AArch64..DestructiveBinaryComm">DestructiveBinaryComm</dfn>         = <a class="macro" href="#443" title="((0x6) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x6</var>),</td></tr>
<tr><th id="468">468</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveBinaryCommWithRev" title='llvm::AArch64::DestructiveBinaryCommWithRev' data-ref="llvm::AArch64::DestructiveBinaryCommWithRev" data-ref-filename="llvm..AArch64..DestructiveBinaryCommWithRev">DestructiveBinaryCommWithRev</dfn>  = <a class="macro" href="#443" title="((0x7) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x7</var>),</td></tr>
<tr><th id="469">469</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveTernaryCommWithRev" title='llvm::AArch64::DestructiveTernaryCommWithRev' data-ref="llvm::AArch64::DestructiveTernaryCommWithRev" data-ref-filename="llvm..AArch64..DestructiveTernaryCommWithRev">DestructiveTernaryCommWithRev</dfn> = <a class="macro" href="#443" title="((0x8) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x8</var>),</td></tr>
<tr><th id="470">470</th><td>};</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64::FalseLaneType" title='llvm::AArch64::FalseLaneType' data-ref="llvm::AArch64::FalseLaneType" data-ref-filename="llvm..AArch64..FalseLaneType">FalseLaneType</dfn> {</td></tr>
<tr><th id="473">473</th><td>  <dfn class="enum" id="llvm::AArch64::FalseLanesMask" title='llvm::AArch64::FalseLanesMask' data-ref="llvm::AArch64::FalseLanesMask" data-ref-filename="llvm..AArch64..FalseLanesMask">FalseLanesMask</dfn>  = <a class="macro" href="#444" title="((0x3) &lt;&lt; 7)" data-ref="_M/TSFLAG_FALSE_LANE_TYPE">TSFLAG_FALSE_LANE_TYPE</a>(<var>0x3</var>),</td></tr>
<tr><th id="474">474</th><td>  <dfn class="enum" id="llvm::AArch64::FalseLanesZero" title='llvm::AArch64::FalseLanesZero' data-ref="llvm::AArch64::FalseLanesZero" data-ref-filename="llvm..AArch64..FalseLanesZero">FalseLanesZero</dfn>  = <a class="macro" href="#444" title="((0x1) &lt;&lt; 7)" data-ref="_M/TSFLAG_FALSE_LANE_TYPE">TSFLAG_FALSE_LANE_TYPE</a>(<var>0x1</var>),</td></tr>
<tr><th id="475">475</th><td>  <dfn class="enum" id="llvm::AArch64::FalseLanesUndef" title='llvm::AArch64::FalseLanesUndef' data-ref="llvm::AArch64::FalseLanesUndef" data-ref-filename="llvm..AArch64..FalseLanesUndef">FalseLanesUndef</dfn> = <a class="macro" href="#444" title="((0x2) &lt;&lt; 7)" data-ref="_M/TSFLAG_FALSE_LANE_TYPE">TSFLAG_FALSE_LANE_TYPE</a>(<var>0x2</var>),</td></tr>
<tr><th id="476">476</th><td>};</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i>// NOTE: This is a bit field.</i></td></tr>
<tr><th id="479">479</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AArch64::InstrFlagIsWhile" title='llvm::AArch64::InstrFlagIsWhile' data-ref="llvm::AArch64::InstrFlagIsWhile" data-ref-filename="llvm..AArch64..InstrFlagIsWhile">InstrFlagIsWhile</dfn>     = <a class="macro" href="#445" title="((0x1) &lt;&lt; 9)" data-ref="_M/TSFLAG_INSTR_FLAGS">TSFLAG_INSTR_FLAGS</a>(<var>0x1</var>);</td></tr>
<tr><th id="480">480</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AArch64::InstrFlagIsPTestLike" title='llvm::AArch64::InstrFlagIsPTestLike' data-ref="llvm::AArch64::InstrFlagIsPTestLike" data-ref-filename="llvm..AArch64..InstrFlagIsPTestLike">InstrFlagIsPTestLike</dfn> = <a class="macro" href="#445" title="((0x2) &lt;&lt; 9)" data-ref="_M/TSFLAG_INSTR_FLAGS">TSFLAG_INSTR_FLAGS</a>(<var>0x2</var>);</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#undef <a class="macro" href="#442" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a></u></td></tr>
<tr><th id="483">483</th><td><u>#undef <a class="macro" href="#443" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a></u></td></tr>
<tr><th id="484">484</th><td><u>#undef <a class="macro" href="#444" data-ref="_M/TSFLAG_FALSE_LANE_TYPE">TSFLAG_FALSE_LANE_TYPE</a></u></td></tr>
<tr><th id="485">485</th><td><u>#undef <a class="macro" href="#445" data-ref="_M/TSFLAG_INSTR_FLAGS">TSFLAG_INSTR_FLAGS</a></u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm7AArch6415getSVEPseudoMapEt" title='llvm::AArch64::getSVEPseudoMap' data-ref="_ZN4llvm7AArch6415getSVEPseudoMapEt" data-ref-filename="_ZN4llvm7AArch6415getSVEPseudoMapEt">getSVEPseudoMap</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="290Opcode" title='Opcode' data-type='uint16_t' data-ref="290Opcode" data-ref-filename="290Opcode">Opcode</dfn>);</td></tr>
<tr><th id="488">488</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm7AArch6414getSVERevInstrEt" title='llvm::AArch64::getSVERevInstr' data-ref="_ZN4llvm7AArch6414getSVERevInstrEt" data-ref-filename="_ZN4llvm7AArch6414getSVERevInstrEt">getSVERevInstr</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="291Opcode" title='Opcode' data-type='uint16_t' data-ref="291Opcode" data-ref-filename="291Opcode">Opcode</dfn>);</td></tr>
<tr><th id="489">489</th><td><em>int</em> <dfn class="decl fn" id="_ZN4llvm7AArch6417getSVENonRevInstrEt" title='llvm::AArch64::getSVENonRevInstr' data-ref="_ZN4llvm7AArch6417getSVENonRevInstrEt" data-ref-filename="_ZN4llvm7AArch6417getSVENonRevInstrEt">getSVENonRevInstr</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="292Opcode" title='Opcode' data-type='uint16_t' data-ref="292Opcode" data-ref-filename="292Opcode">Opcode</dfn>);</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="495">495</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64A57FPLoadBalancing.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>