Checking out license 'RTL_Compiler_Physical'... (1 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (1 seconds elapsed)

                                                                                 Cadence Encounter(R) RTL Compiler
                                                                         Version v08.10-s213_1 (32-bit), built Jan 28 2009



====================================================================================================================================================================================================
                                                                            Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
====================================================================================================================================================================================================

Sourcing './multiplier_top_synth.tcl' (Sun Jun 22 18:44:03 EEST 2014)...

############################################
# DEFINING Environment variables
############################################


############################################
# DEFINING Variables for STD Cell Library
############################################

  Setting attribute of root '/': 'lib_search_path' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/
  Setting attribute of root '/': 'hdl_language' = verilog
  Setting attribute of root '/': 'hdl_search_path' = /scratch3/aelhosiny/masters/ece612_project/scripts/synthesis
  Setting attribute of root '/': 'information_level' = 4

############################################
# DEFINING Top-level name
############################################


############################################
# DEFINING Synthesis directory
############################################

  Setting attribute of root '/': 'command_log' = ../../synth/logs/rc_cmd

############################################
# Sourcing Automatic Tie insertion script
############################################

Sourcing '/tools/CADENCE/RC/etc/synth/ae_utils/toolbox/insert_tiehilo_cells.tcl' (Sun Jun 22 18:44:03 EEST 2014)...

############################################
# DEFINING LIRARY AND ITS CELLS USAGE
############################################

    Loading library /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:30:18: Construct 'library_features' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:58:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:59:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:60:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:61:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:193:16: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:199:15: Construct 'input_voltage' is not supported.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
  Setting attribute of root '/': 'library' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib

############################################
# DEFINING LEF AND Interconnects mode
############################################

  Setting attribute of root '/': 'interconnect_mode' = ple

############################################
# DEFINING CELLS that shall not be used
############################################


############################################
# Synthesis settings
############################################

  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
  Setting attribute of root '/': 'hdl_error_on_latch' = false

############################################
# Clock Gating settings
############################################

  Setting attribute of root '/': 'lp_insert_clock_gating' = false
# Giving higher priority to DRC (e.g max transition)
  Setting attribute of root '/': 'drc_first' = true
# avoid editing preserved objects

############################################
# READING RTL CODE
############################################

Warning : Input file contains no design units. [VHDLPT-788]
        : File /scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/final_cpa.vhd.
        : A VHDL file must contain at least one design unit.
    multiplicand_s <= multiplicand_reg_s;
    |
Warning : Non-matching array elements. [VHDLPT-544]
        : Lengths are 32 vs. 33 in dimension 1 in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 90, column 5.
    multiplier_s   <= multiplier_reg_s;
    |
Warning : Non-matching array elements. [VHDLPT-544]
        : Lengths are 32 vs. 33 in dimension 1 in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 91, column 5.
Info    : Error summary. [VHDLPT-508]
        : 0 errors and 3 warnings reported.

############################################
# Elaborating Design
############################################

  Elaborating top-level block 'multiplier_top' from file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'multiplier_pipe' in module 'multiplier_top' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'multiplicand_pipe' in module 'multiplier_top' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 67.
Warning : Incompatible bitwidths in assignment. [CDFG-239]
        : Width of target 'multiplicand_s' (33) doesn't match the width of the assigned value (32) in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 90.
        : To change this warning to an error, do:
    set_attr severity error /messages/CDFG/CDFG-239.
Warning : Incompatible bitwidths in assignment. [CDFG-239]
        : Width of target 'multiplier_s' (33) doesn't match the width of the assigned value (32) in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 91.
    Elaborating block 'pp_gen_rdcn' from file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'sdn_s' in module 'pp_gen_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 78.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pp_intrm_s' in module 'pp_gen_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pp_all_s' in module 'pp_gen_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 85.
    Elaborating block 'sdn_gen' from file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/sdn_gen.vhd'.
    Elaborating block 'pp_rdcn' from file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pp_all_s' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pp_all_init' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage1_sum' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage1_carry' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage1_fix' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage2_sum' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage2_carry' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage2_fix' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 67.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage3_sum' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage3_carry' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage3_fix' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage4_sum' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 73.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage4_carry' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 73.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage4_fix' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage5_fix' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 78.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'stage6_fix' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 81.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pp_all_v' in module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_rdcn.vhd' on line 130.
    Elaborating block 'three2two' from file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/three2two.vhd'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp1' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven input port during elaboration.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp2' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp3' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp4' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp5' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp6' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp7' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp8' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp9' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp10' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp11' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp12' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp13' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp14' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp15' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp16' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'pp17' of instance 'pp_rdcn_1' of module 'pp_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/pp_gen_rdcn.vhd' on line 161, column 15.
Warning : Connection width mismatch. [CDFG-420]
        : Actual width 33 does not match port width 32 for port number 1 ('multiplicand') of module 'pp_gen_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 97.
Warning : Connection width mismatch. [CDFG-420]
        : Actual width 33 does not match port width 32 for port number 2 ('multiplier') of module 'pp_gen_rdcn' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 97.
Warning : Variable or signal is driven in more than one process or block. This may cause simulation mismatches between the original and synthesized designs. [CDFG2G-622]
        : 'result_s' in module 'multiplier_top' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 71, column 3.
        : There are multiple drivers to the net or register.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'result' in module 'multiplier_top' in file '/scratch3/aelhosiny/masters/ece612_project/scripts/synthesis/../../source/rtl/multiplier_top.vhd' on line 38, column 5.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
  Done elaborating 'multiplier_top'.
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Assigns                                 20 
Undriven Port(s)                        64 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)           480 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                 64 
Multidriven hierarchical Pin(s)         64 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     2 
Constant hierarchical Pin(s)          2954 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 

  Done Checking the design.
  Checking the design.

  Done Checking the design.

############################################
# Clock Gating settings
############################################

  Setting attribute of design 'multiplier_top': 'lp_clock_gating_style' = latch
  Setting attribute of design 'multiplier_top': 'lp_clock_gating_add_reset' = false

############################################
# Maximum leakage constraint (unit: nW)
############################################

  Setting attribute of design 'multiplier_top': 'max_leakage_power' = 50000.0

############################################
# clock definitions
############################################


############################################
# clock uncertainity constraints
############################################

  Setting attribute of clock 'clk': 'clock_setup_uncertainty' = 2000.0 2000.0
  Setting attribute of clock 'clk': 'clock_hold_uncertainty' = 300.0 300.0

############################################
# Transitions and Capacitances constraints
############################################

  Setting attribute of design 'multiplier_top': 'max_transition' = 1000.0
  Setting attribute of design 'multiplier_top': 'min_transition' = 5.0
  Setting attribute of port 'result[63]': 'max_transition' = 500.0
  Setting attribute of port 'result[62]': 'max_transition' = 500.0
  Setting attribute of port 'result[61]': 'max_transition' = 500.0
  Setting attribute of port 'result[60]': 'max_transition' = 500.0
  Setting attribute of port 'result[59]': 'max_transition' = 500.0
  Setting attribute of port 'result[58]': 'max_transition' = 500.0
  Setting attribute of port 'result[57]': 'max_transition' = 500.0
  Setting attribute of port 'result[56]': 'max_transition' = 500.0
  Setting attribute of port 'result[55]': 'max_transition' = 500.0
  Setting attribute of port 'result[54]': 'max_transition' = 500.0
  Setting attribute of port 'result[53]': 'max_transition' = 500.0
  Setting attribute of port 'result[52]': 'max_transition' = 500.0
  Setting attribute of port 'result[51]': 'max_transition' = 500.0
  Setting attribute of port 'result[50]': 'max_transition' = 500.0
  Setting attribute of port 'result[49]': 'max_transition' = 500.0
  Setting attribute of port 'result[48]': 'max_transition' = 500.0
  Setting attribute of port 'result[47]': 'max_transition' = 500.0
  Setting attribute of port 'result[46]': 'max_transition' = 500.0
  Setting attribute of port 'result[45]': 'max_transition' = 500.0
  Setting attribute of port 'result[44]': 'max_transition' = 500.0
  Setting attribute of port 'result[43]': 'max_transition' = 500.0
  Setting attribute of port 'result[42]': 'max_transition' = 500.0
  Setting attribute of port 'result[41]': 'max_transition' = 500.0
  Setting attribute of port 'result[40]': 'max_transition' = 500.0
  Setting attribute of port 'result[39]': 'max_transition' = 500.0
  Setting attribute of port 'result[38]': 'max_transition' = 500.0
  Setting attribute of port 'result[37]': 'max_transition' = 500.0
  Setting attribute of port 'result[36]': 'max_transition' = 500.0
  Setting attribute of port 'result[35]': 'max_transition' = 500.0
  Setting attribute of port 'result[34]': 'max_transition' = 500.0
  Setting attribute of port 'result[33]': 'max_transition' = 500.0
  Setting attribute of port 'result[32]': 'max_transition' = 500.0
  Setting attribute of port 'result[31]': 'max_transition' = 500.0
  Setting attribute of port 'result[30]': 'max_transition' = 500.0
  Setting attribute of port 'result[29]': 'max_transition' = 500.0
  Setting attribute of port 'result[28]': 'max_transition' = 500.0
  Setting attribute of port 'result[27]': 'max_transition' = 500.0
  Setting attribute of port 'result[26]': 'max_transition' = 500.0
  Setting attribute of port 'result[25]': 'max_transition' = 500.0
  Setting attribute of port 'result[24]': 'max_transition' = 500.0
  Setting attribute of port 'result[23]': 'max_transition' = 500.0
  Setting attribute of port 'result[22]': 'max_transition' = 500.0
  Setting attribute of port 'result[21]': 'max_transition' = 500.0
  Setting attribute of port 'result[20]': 'max_transition' = 500.0
  Setting attribute of port 'result[19]': 'max_transition' = 500.0
  Setting attribute of port 'result[18]': 'max_transition' = 500.0
  Setting attribute of port 'result[17]': 'max_transition' = 500.0
  Setting attribute of port 'result[16]': 'max_transition' = 500.0
  Setting attribute of port 'result[15]': 'max_transition' = 500.0
  Setting attribute of port 'result[14]': 'max_transition' = 500.0
  Setting attribute of port 'result[13]': 'max_transition' = 500.0
  Setting attribute of port 'result[12]': 'max_transition' = 500.0
  Setting attribute of port 'result[11]': 'max_transition' = 500.0
  Setting attribute of port 'result[10]': 'max_transition' = 500.0
  Setting attribute of port 'result[9]': 'max_transition' = 500.0
  Setting attribute of port 'result[8]': 'max_transition' = 500.0
  Setting attribute of port 'result[7]': 'max_transition' = 500.0
  Setting attribute of port 'result[6]': 'max_transition' = 500.0
  Setting attribute of port 'result[5]': 'max_transition' = 500.0
  Setting attribute of port 'result[4]': 'max_transition' = 500.0
  Setting attribute of port 'result[3]': 'max_transition' = 500.0
  Setting attribute of port 'result[2]': 'max_transition' = 500.0
  Setting attribute of port 'result[1]': 'max_transition' = 500.0
  Setting attribute of port 'result[0]': 'max_transition' = 500.0
  Setting attribute of port 'rstn': 'max_capacitance' = 50.0
  Setting attribute of port 'clk': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[31]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[30]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[29]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[28]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[27]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[26]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[25]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[24]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[23]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[22]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[21]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[20]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[19]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[18]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[17]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[16]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[15]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[14]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[13]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[12]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[11]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[10]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[9]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[8]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[7]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[6]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[5]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[4]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[3]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[2]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[1]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplicand[0]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[31]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[30]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[29]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[28]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[27]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[26]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[25]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[24]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[23]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[22]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[21]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[20]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[19]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[18]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[17]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[16]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[15]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[14]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[13]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[12]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[11]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[10]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[9]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[8]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[7]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[6]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[5]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[4]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[3]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[2]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[1]': 'max_capacitance' = 50.0
  Setting attribute of port 'multiplier[0]': 'max_capacitance' = 50.0
  Setting attribute of design 'multiplier_top': 'max_fanout' = 20.000

############################################
# False paths (if applicable)
############################################


############################################
# OUTPUT constraints
############################################


############################################
# Input and Output delays
############################################


#############################################
# CONDITIONING
#############################################


#############################################
# CHECKING BERORE synthesis
#############################################

  Checking the design.

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
  Previewing clock-gating logic in netlist from '/designs/multiplier_top'

#############################################
# synthesize
#############################################
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 4.00 um (default)

                     Capacitance  
 Layer                / Length         Data source:
 Name     Direction  (pF/micron)       default value
----------------------------------
<default>     U         0.000250  

                      Resistance   
 Layer                 / Length         Data source:
 Name     Direction  (ohm/micron)       default value
-----------------------------------
<default>     U          0.000000  

                          Area     
 Layer                  / Length        Data source:
 Name     Direction     (micron)        default value
-----------------------------------
<default>     U          0.000000  

Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_104_52', 'mux_multiplicand_reg_s_78_14', 'mux_multiplier_reg_s_78_14', 
'mux_result_reg_s_78_14', 'pp_gen_rdcn_1'.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
      Removing temporary intermediate hierarchies under multiplier_top
    Synthesized multiplier_top.
  Synthesis succeeded.
#############################################
# Post synthesis editing/optimization
#############################################
#############################################
# flattening sub-modules units (for better optimization)
#############################################
  Setting attribute of root '/': 'remove_assigns' = true
#############################################
# Incremental synthesis
#############################################
  The '-incremental' option can only be used with a
  mapped design.  Disabling '-incremental' option.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 4.00 um (default)

                     Capacitance  
 Layer                / Length         Data source:
 Name     Direction  (pF/micron)       default value
----------------------------------
<default>     U         0.000250  

                      Resistance   
 Layer                 / Length         Data source:
 Name     Direction  (ohm/micron)       default value
-----------------------------------
<default>     U          0.000000  

                          Area     
 Layer                  / Length        Data source:
 Name     Direction     (micron)        default value
-----------------------------------
<default>     U          0.000000  

Mapping multiplier_top to gates.
      Mapping 'multiplier_top'...
        Preparing the circuit
        Done preparing the circuit
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

        Optimizing component multiplier_top...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                         Worst  
                 Total    Neg       Leakage  
Operation         Area   Slack       Power  
-------------------------------------------------------------------------------
 global_map       7238       0         185 
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg       Leakage  
Operation         Area   Slack       Power  
-------------------------------------------------------------------------------
 global_inc       6812       0         227 
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max       Leakage  
Operation         Area   Slack     Trans      Cap   Fanout      Power  
-------------------------------------------------------------------------------
 init_delay       6812       0         0        0        0        227 
 init_drc         6812       0         0        0        0        227 
 init_power       6812       0         0        0        0        227 
 init_area        6812       0         0        0        0        227 
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max       Leakage  
Operation         Area   Slack     Trans      Cap   Fanout      Power  
-------------------------------------------------------------------------------
 init_delay       6812       0         0        0        0        227 
 init_drc         6812       0         0        0        0        227 
 init_power       6812       0         0        0        0        227 
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max       Leakage  
Operation         Area   Slack     Trans      Cap   Fanout      Power  
-------------------------------------------------------------------------------
 init_delay       6812       0         0        0        0        227 
 init_drc         6812       0         0        0        0        227 

  Done mapping multiplier_top
  Synthesis succeeded.

#############################################
# Clock gating declone and share
#############################################


############################################################
# Adding any needed post-syntheis design specific constraint
# to be included in the sdc file
###########################################################


#############################################
## Modify Naming scheme in netlist
#############################################


#############################################
# WRITING SDF
#############################################


#############################################
# Automatic insertion of tie cells
#############################################

pin: /libraries/slow/libcells/TIELO/Y function: 0
pin: /libraries/slow/libcells/TIEHI/Y function: 1
Connecting all 1'b0 and 1'b1 to TIELO/TIEHI cells.
tielo_cell is /libraries/slow/libcells/TIELO , tiehi_cell is /libraries/slow/libcells/TIEHI
Done connecting 1'b0 and 1'b1 to TIELO/TIEHI cells

#############################################
# WRITING NETLIST
#############################################


#############################################
## reports
#############################################

        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'multiplier_top'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s213_1
  Generated on:           Jun 22 2014  06:44:16 PM
  Module:                 multiplier_top
  Technology library:     slow 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
  Area mode:              timing library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.



#############################################
# Generating Reports and SDF's for other corners
#############################################

Freeing libraries in memory (/tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib)

    Loading library /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:30:18: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:58:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:59:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:60:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:61:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:193:16: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib:199:15: Construct 'input_voltage' is not supported.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib
        Computing net loads.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'multiplier_top'.

#############################################
# WRITING SDF for ENS_STD_TIMING_TYP
#############################################

Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
        : Cell could be a loop breaker or its inputs could be driven by constants.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Freeing libraries in memory (/tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/typical.lib)

    Loading library /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:30:18: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:58:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:59:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:60:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:61:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:193:16: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:199:15: Construct 'input_voltage' is not supported.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib
        Computing net loads.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'multiplier_top'.

#############################################
# WRITING SDF for ENS_STD_TIMING_SLOW
#############################################

Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
Freeing libraries in memory (/tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib)

    Loading library /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:30:18: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:58:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:59:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:60:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:61:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:193:16: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib:199:15: Construct 'input_voltage' is not supported.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib
        Computing net loads.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'multiplier_top'.

#############################################
# WRITING SDF for ENS_STD_TIMING_FAST
#############################################

Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Freeing libraries in memory (/tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/fast.lib)

    Loading library /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:30:18: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:58:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:59:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:60:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:61:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:193:16: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib:199:15: Construct 'input_voltage' is not supported.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
  Setting attribute of root '/': 'library' = /tools/PDK/tsmc/CL018G/std/arm/2004q3v1/synopsys/slow.lib

#############################################
# WRITING SDF for default case
#############################################

Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell1.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell2.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell3.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell4.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell5.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell6.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell7.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell8.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell9.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell10.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell11.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell12.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell13.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell14.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell15.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell16.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell17.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell18.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell19.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell20.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell21.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell22.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell23.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell24.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell25.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell26.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell27.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell28.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell29.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell30.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell31.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell32.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell33.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell34.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell35.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell36.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell37.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell38.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell39.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell40.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell41.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell42.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell43.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell44.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell45.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell46.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell47.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell48.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell49.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell50.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell51.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell52.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell53.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell54.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell55.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell56.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell57.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell58.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell59.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell60.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell61.
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s213_1
  Generated on:           Jun 22 2014  06:44:23 PM
  Module:                 multiplier_top
  Technology library:     slow 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
  Area mode:              timing library
============================================================

	Timing
	------
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'multiplier_top'.

No paths found.


	Area
	----

   Instance     Cells  Cell Area  Net Area  
--------------------------------------------
multiplier_top    190       7225         0  

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.

Max_fanout design rule: no violations.


############################################################
# Writing Encounter configuration files
############################################################

Exporting design data for 'multiplier_top' to ../../synth/enc/multiplier_top...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: ../../synth/enc/multiplier_top.v.gz
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing constraints: ../../synth/enc/multiplier_top.sdc
Congestion info not available. Skipping congestion map output.
Info    : Generating design database. [PHYS-90]
        : Writing encounter mode: ../../synth/enc/multiplier_top.mode
No loop breaker instances found (cdn_loop_breaker).
Info    : Generating design database. [PHYS-90]
        : Writing encounter config: ../../synth/enc/multiplier_top.conf
Warning : Expected data not found. [PHYS-61]
        : No physical library (LEF) found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
Warning : Problems detected during configuration file generation. See logfile for details. [ENC-6]
        : 1 warning(s) detected.
        : One of more problems where detected as a result of generating the configuration file. The file contents may not be as expected.
Info    : Generating design database. [PHYS-90]
        : Writing Encounter setup file: ../../synth/enc/multiplier_top.enc_setup.tcl
** To load the database source ../../synth/enc/multiplier_top.enc_setup.tcl in an Encounter session.
Finished exporting design data for 'multiplier_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
.

############################################################
# Writing RC Database
############################################################

Exporting design data for 'multiplier_top' to ../../synth/RC/multiplier_top...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: ../../synth/RC/multiplier_top.v.gz
Info    : Generating design database. [PHYS-90]
        : Writing write_script: ../../synth/RC/multiplier_top.g.gz
Writing compressed script file ../../synth/RC/multiplier_top.g.gz
Congestion info not available. Skipping congestion map output.
Info    : Generating design database. [PHYS-90]
        : Writing RTL Compiler setup file: ../../synth/RC/multiplier_top.rc_setup.tcl
** To load the database source ../../synth/RC/multiplier_top.rc_setup.tcl in an RTL Compiler session.
Finished exporting design data for 'multiplier_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
.

############################################################
# DONE #
############################################################


############################################################
# Any user-defined Remarks or notes #
############################################################

rc:/> 