<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_643_LCD_DEM_00_99_HT_SO_TO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_2SO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEM_2SO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DEM_2SO.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_DEM_00_99_SO_TO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_DEM_00_99_SO_TO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_DEM_00_99_SO_TO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_DEM_00_99_SO_TO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_DEM_00_99_SO_TO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_DEM_00_99_SO_TO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_DEM_00_99_SO_TO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_DEM_00_99_SO_TO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_DEM_00_99_SO_TO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_DEM_00_99_SO_TO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_DEM_00_99_SO_TO.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_DEM_00_99_SO_TO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_DEM_00_99_SO_TO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_DEM_00_99_SO_TO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_DEM_00_99_SO_TO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_DEM_00_99_SO_TO_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_DEM_00_99_SO_TO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_DEM_00_99_SO_TO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_DEM_00_99_SO_TO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_DEM_00_99_SO_TO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_DEM_00_99_SO_TO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_DEM_00_99_SO_TO_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_DEM_00_99_SO_TO_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_DEM_00_99_SO_TO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_DEM_00_99_SO_TO_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_DEM_00_99_SO_TO_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_DEM_00_99_SO_TO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_GAN_DULIEU_1SO_TO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_GAN_DULIEU_1SO_TO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_GAN_DULIEU_1SO_TO.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_GIAI_MA_CHU_TO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_GIAI_MA_CHU_TO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_GIAI_MA_CHU_TO.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_GIAI_MA_SO_TO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_GIAI_MA_SO_TO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_GIAI_MA_SO_TO.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_HIENTHI_SO_0_TO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_HIENTHI_SO_0_TO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_HIENTHI_SO_0_TO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_HIENTHI_SO_0_TO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_HIENTHI_SO_0_TO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_HIENTHI_SO_0_TO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_HIENTHI_SO_0_TO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_HIENTHI_SO_0_TO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_HIENTHI_SO_0_TO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_HIENTHI_SO_0_TO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_HIENTHI_SO_0_TO.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_HIENTHI_SO_0_TO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_HIENTHI_SO_0_TO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_HIENTHI_SO_0_TO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_HIENTHI_SO_0_TO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_HIENTHI_SO_0_TO_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_HIENTHI_SO_0_TO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_HIENTHI_SO_0_TO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_HIENTHI_SO_0_TO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_SO_0_TO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_SO_0_TO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_SO_0_TO_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_HIENTHI_SO_0_TO_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_HIENTHI_SO_0_TO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_HIENTHI_SO_0_TO_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_HIENTHI_SO_0_TO_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_SO_0_TO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_KHOITAO_HIENTHI_CGRAM_SO_TO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_KHOITAO_HIENTHI_CGRAM_SO_TO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_KHOITAO_HIENTHI_CGRAM_SO_TO.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_dem_00_99_so_to.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_dem_00_99_so_to.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_dem_00_99_so_to.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_hienthi_so_0_to.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_hienthi_so_0_to.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_hienthi_so_0_to.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4694400810074298922" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5377780370034180842" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7471008920341105640" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544315143" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6936921649882829556" xil_pn:start_ts="1544315143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544322211" xil_pn:in_ck="2469516141474273713" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4594563972345466179" xil_pn:start_ts="1544322187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.lso"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.ngc"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.ngr"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.prj"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.stx"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.syr"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.xst"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_vhdl.prj"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_xst.xrpt"/>
      <outfile xil_pn:name="LCD_HIENTHI_SO_0_TO.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544318318" xil_pn:in_ck="4764064933875420618" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7148607697294081901" xil_pn:start_ts="1544318318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544322217" xil_pn:in_ck="-266921240547714274" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8272467673402026323" xil_pn:start_ts="1544322211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.bld"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.ngd"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544322223" xil_pn:in_ck="1004882509857493504" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1544322217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.pcf"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_map.map"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_map.mrp"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_map.ncd"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_map.ngm"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_map.xrpt"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_summary.xml"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544322255" xil_pn:in_ck="7147701065790883474" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1544322223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.ncd"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.pad"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.par"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.ptwx"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.unroutes"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.xpi"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_pad.csv"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_pad.txt"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544322267" xil_pn:in_ck="-5814091083642456530" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1544322255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd_dem_00_99_so_to.bgn"/>
      <outfile xil_pn:name="lcd_dem_00_99_so_to.bit"/>
      <outfile xil_pn:name="lcd_dem_00_99_so_to.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1543977871" xil_pn:in_ck="-7291392766705004600" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1543977870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544321948" xil_pn:in_ck="-7291392766705004600" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1544321947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1544322255" xil_pn:in_ck="-852515880243968648" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1544322251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.twr"/>
      <outfile xil_pn:name="LCD_DEM_00_99_SO_TO.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
