// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _selu_float_float_selu1_config_struct_s_HH_
#define _selu_float_float_selu1_config_struct_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "p_hls_fptosi_float_i32.h"
#include "jedi_fmul_32ns_32ns_32_3_max_dsp_1.h"
#include "jedi_fcmp_32ns_32ns_1_2_1.h"
#include "selu_float_float_selu1_config_struct_s_selu_table26.h"

namespace ap_rtl {

struct selu_float_float_selu1_config_struct_s : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > data_0_read;
    sc_in< sc_lv<32> > data_1_read;
    sc_in< sc_lv<32> > data_2_read;
    sc_in< sc_lv<32> > data_3_read;
    sc_in< sc_lv<32> > data_4_read;
    sc_in< sc_lv<32> > data_5_read;
    sc_in< sc_lv<32> > data_6_read;
    sc_in< sc_lv<32> > data_7_read;
    sc_in< sc_lv<32> > data_8_read;
    sc_in< sc_lv<32> > data_9_read;
    sc_out< sc_lv<4> > res_address0;
    sc_out< sc_logic > res_ce0;
    sc_out< sc_logic > res_we0;
    sc_out< sc_lv<32> > res_d0;
    sc_out< sc_lv<4> > res_address1;
    sc_out< sc_logic > res_ce1;
    sc_out< sc_logic > res_we1;
    sc_out< sc_lv<32> > res_d1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    selu_float_float_selu1_config_struct_s(sc_module_name name);
    SC_HAS_PROCESS(selu_float_float_selu1_config_struct_s);

    ~selu_float_float_selu1_config_struct_s();

    sc_trace_file* mVcdFile;

    selu_float_float_selu1_config_struct_s_selu_table26* selu_table26_U;
    p_hls_fptosi_float_i32* grp_p_hls_fptosi_float_i32_fu_432;
    p_hls_fptosi_float_i32* grp_p_hls_fptosi_float_i32_fu_437;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1568;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1569;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1570;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1571;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U1572;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U1573;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<10> > selu_table26_address0;
    sc_signal< sc_logic > selu_table26_ce0;
    sc_signal< sc_lv<32> > selu_table26_q0;
    sc_signal< sc_lv<10> > selu_table26_address1;
    sc_signal< sc_logic > selu_table26_ce1;
    sc_signal< sc_lv<32> > selu_table26_q1;
    sc_signal< sc_lv<32> > grp_fu_442_p2;
    sc_signal< sc_lv<32> > reg_522;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > and_ln776_reg_1200;
    sc_signal< sc_lv<32> > reg_522_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_448_p2;
    sc_signal< sc_lv<32> > reg_528;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1204;
    sc_signal< sc_lv<32> > reg_528_pp0_iter1_reg;
    sc_signal< sc_lv<32> > reg_534;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1222;
    sc_signal< sc_lv<32> > reg_534_pp0_iter1_reg;
    sc_signal< sc_lv<32> > reg_540;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1226;
    sc_signal< sc_lv<32> > reg_540_pp0_iter1_reg;
    sc_signal< sc_lv<32> > reg_546;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > and_ln776_17_reg_1244;
    sc_signal< sc_lv<32> > reg_546_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_552;
    sc_signal< sc_lv<1> > and_ln776_18_reg_1248;
    sc_signal< sc_lv<32> > reg_552_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_558;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > reg_563;
    sc_signal< sc_lv<32> > grp_fu_456_p2;
    sc_signal< sc_lv<32> > reg_568;
    sc_signal< sc_lv<1> > and_ln776_19_reg_1266;
    sc_signal< sc_lv<32> > reg_568_pp0_iter2_reg;
    sc_signal< sc_lv<32> > grp_fu_462_p2;
    sc_signal< sc_lv<32> > reg_574;
    sc_signal< sc_lv<1> > and_ln776_20_reg_1270;
    sc_signal< sc_lv<32> > reg_574_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_580;
    sc_signal< sc_lv<1> > and_ln776_21_reg_1274;
    sc_signal< sc_lv<32> > reg_580_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_586;
    sc_signal< sc_lv<1> > and_ln776_22_reg_1278;
    sc_signal< sc_lv<32> > reg_586_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_592;
    sc_signal< sc_lv<32> > reg_597;
    sc_signal< sc_lv<32> > data_1_read_3_reg_1172;
    sc_signal< sc_lv<32> > data_0_read_3_reg_1179;
    sc_signal< sc_lv<32> > data_3_read_3_reg_1186;
    sc_signal< sc_lv<32> > data_2_read_3_reg_1193;
    sc_signal< sc_lv<1> > and_ln776_fu_637_p2;
    sc_signal< sc_lv<1> > and_ln776_reg_1200_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln776_14_fu_678_p2;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1204_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data_5_read_2_reg_1208;
    sc_signal< sc_lv<32> > data_4_read_3_reg_1215;
    sc_signal< sc_lv<1> > and_ln776_15_fu_719_p2;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1222_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln776_16_fu_760_p2;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1226_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data_7_read_2_reg_1230;
    sc_signal< sc_lv<32> > data_6_read_2_reg_1237;
    sc_signal< sc_lv<1> > and_ln776_17_fu_801_p2;
    sc_signal< sc_lv<1> > and_ln776_17_reg_1244_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln776_18_fu_842_p2;
    sc_signal< sc_lv<1> > and_ln776_18_reg_1248_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data_9_read_2_reg_1252;
    sc_signal< sc_lv<32> > data_8_read_2_reg_1259;
    sc_signal< sc_lv<1> > and_ln776_19_fu_883_p2;
    sc_signal< sc_lv<1> > and_ln776_19_reg_1266_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln776_20_fu_924_p2;
    sc_signal< sc_lv<1> > and_ln776_20_reg_1270_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln776_21_fu_965_p2;
    sc_signal< sc_lv<1> > and_ln776_21_reg_1274_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln776_22_fu_1006_p2;
    sc_signal< sc_lv<1> > and_ln776_22_reg_1278_pp0_iter2_reg;
    sc_signal< sc_lv<10> > select_ln780_fu_1016_p3;
    sc_signal< sc_lv<10> > select_ln780_reg_1282;
    sc_signal< sc_lv<10> > select_ln780_1_fu_1028_p3;
    sc_signal< sc_lv<10> > select_ln780_1_reg_1287;
    sc_signal< sc_lv<10> > select_ln780_2_fu_1048_p3;
    sc_signal< sc_lv<10> > select_ln780_2_reg_1302;
    sc_signal< sc_lv<10> > select_ln780_3_fu_1060_p3;
    sc_signal< sc_lv<10> > select_ln780_3_reg_1307;
    sc_signal< sc_lv<10> > select_ln780_4_fu_1080_p3;
    sc_signal< sc_lv<10> > select_ln780_4_reg_1322;
    sc_signal< sc_lv<10> > select_ln780_5_fu_1092_p3;
    sc_signal< sc_lv<10> > select_ln780_5_reg_1327;
    sc_signal< sc_lv<10> > select_ln780_6_fu_1112_p3;
    sc_signal< sc_lv<10> > select_ln780_6_reg_1342;
    sc_signal< sc_lv<10> > select_ln780_7_fu_1124_p3;
    sc_signal< sc_lv<10> > select_ln780_7_reg_1347;
    sc_signal< sc_lv<10> > select_ln780_8_fu_1144_p3;
    sc_signal< sc_lv<10> > select_ln780_8_reg_1362;
    sc_signal< sc_lv<10> > select_ln780_9_fu_1156_p3;
    sc_signal< sc_lv<10> > select_ln780_9_reg_1367;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<32> > ap_port_reg_data_2_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_3_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_4_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_5_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_6_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_7_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_8_read;
    sc_signal< sc_lv<32> > ap_port_reg_data_9_read;
    sc_signal< sc_logic > grp_p_hls_fptosi_float_i32_fu_432_ap_ready;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i32_fu_432_x;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i32_fu_432_ap_return;
    sc_signal< sc_logic > grp_p_hls_fptosi_float_i32_fu_437_ap_ready;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i32_fu_437_x;
    sc_signal< sc_lv<32> > grp_p_hls_fptosi_float_i32_fu_437_ap_return;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln781_fu_1036_p1;
    sc_signal< sc_lv<64> > zext_ln781_14_fu_1040_p1;
    sc_signal< sc_lv<4> > res_addr_29_gep_fu_192_p3;
    sc_signal< sc_lv<4> > res_addr_31_gep_fu_215_p3;
    sc_signal< sc_lv<64> > zext_ln781_15_fu_1068_p1;
    sc_signal< sc_lv<64> > zext_ln781_16_fu_1072_p1;
    sc_signal< sc_lv<4> > res_addr_33_gep_fu_249_p3;
    sc_signal< sc_lv<4> > res_addr_35_gep_fu_267_p3;
    sc_signal< sc_lv<64> > zext_ln781_17_fu_1100_p1;
    sc_signal< sc_lv<64> > zext_ln781_18_fu_1104_p1;
    sc_signal< sc_lv<4> > res_addr_37_gep_fu_301_p3;
    sc_signal< sc_lv<4> > res_addr_39_gep_fu_319_p3;
    sc_signal< sc_lv<64> > zext_ln781_19_fu_1132_p1;
    sc_signal< sc_lv<64> > zext_ln781_20_fu_1136_p1;
    sc_signal< sc_lv<4> > res_addr_41_gep_fu_353_p3;
    sc_signal< sc_lv<4> > res_addr_43_gep_fu_371_p3;
    sc_signal< sc_lv<64> > zext_ln781_21_fu_1164_p1;
    sc_signal< sc_lv<64> > zext_ln781_22_fu_1168_p1;
    sc_signal< sc_lv<4> > res_addr_45_gep_fu_405_p3;
    sc_signal< sc_lv<4> > res_addr_47_gep_fu_423_p3;
    sc_signal< sc_lv<32> > grp_fu_442_p0;
    sc_signal< sc_lv<32> > grp_fu_442_p1;
    sc_signal< sc_lv<32> > grp_fu_448_p0;
    sc_signal< sc_lv<32> > grp_fu_448_p1;
    sc_signal< sc_lv<32> > grp_fu_456_p0;
    sc_signal< sc_lv<32> > grp_fu_456_p1;
    sc_signal< sc_lv<32> > grp_fu_462_p0;
    sc_signal< sc_lv<32> > grp_fu_462_p1;
    sc_signal< sc_lv<32> > grp_fu_470_p0;
    sc_signal< sc_lv<32> > grp_fu_476_p0;
    sc_signal< sc_lv<22> > grp_fu_490_p4;
    sc_signal< sc_lv<22> > grp_fu_506_p4;
    sc_signal< sc_lv<32> > bitcast_ln776_fu_602_p1;
    sc_signal< sc_lv<8> > tmp_31_fu_605_p4;
    sc_signal< sc_lv<23> > trunc_ln776_fu_615_p1;
    sc_signal< sc_lv<1> > icmp_ln776_29_fu_625_p2;
    sc_signal< sc_lv<1> > icmp_ln776_fu_619_p2;
    sc_signal< sc_lv<1> > or_ln776_fu_631_p2;
    sc_signal< sc_lv<1> > grp_fu_470_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_14_fu_643_p1;
    sc_signal< sc_lv<8> > tmp_33_fu_646_p4;
    sc_signal< sc_lv<23> > trunc_ln776_14_fu_656_p1;
    sc_signal< sc_lv<1> > icmp_ln776_31_fu_666_p2;
    sc_signal< sc_lv<1> > icmp_ln776_30_fu_660_p2;
    sc_signal< sc_lv<1> > or_ln776_14_fu_672_p2;
    sc_signal< sc_lv<1> > grp_fu_476_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_15_fu_684_p1;
    sc_signal< sc_lv<8> > tmp_35_fu_687_p4;
    sc_signal< sc_lv<23> > trunc_ln776_15_fu_697_p1;
    sc_signal< sc_lv<1> > icmp_ln776_33_fu_707_p2;
    sc_signal< sc_lv<1> > icmp_ln776_32_fu_701_p2;
    sc_signal< sc_lv<1> > or_ln776_15_fu_713_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_16_fu_725_p1;
    sc_signal< sc_lv<8> > tmp_37_fu_728_p4;
    sc_signal< sc_lv<23> > trunc_ln776_16_fu_738_p1;
    sc_signal< sc_lv<1> > icmp_ln776_35_fu_748_p2;
    sc_signal< sc_lv<1> > icmp_ln776_34_fu_742_p2;
    sc_signal< sc_lv<1> > or_ln776_16_fu_754_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_17_fu_766_p1;
    sc_signal< sc_lv<8> > tmp_39_fu_769_p4;
    sc_signal< sc_lv<23> > trunc_ln776_17_fu_779_p1;
    sc_signal< sc_lv<1> > icmp_ln776_37_fu_789_p2;
    sc_signal< sc_lv<1> > icmp_ln776_36_fu_783_p2;
    sc_signal< sc_lv<1> > or_ln776_17_fu_795_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_18_fu_807_p1;
    sc_signal< sc_lv<8> > tmp_41_fu_810_p4;
    sc_signal< sc_lv<23> > trunc_ln776_18_fu_820_p1;
    sc_signal< sc_lv<1> > icmp_ln776_39_fu_830_p2;
    sc_signal< sc_lv<1> > icmp_ln776_38_fu_824_p2;
    sc_signal< sc_lv<1> > or_ln776_18_fu_836_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_19_fu_848_p1;
    sc_signal< sc_lv<8> > tmp_43_fu_851_p4;
    sc_signal< sc_lv<23> > trunc_ln776_19_fu_861_p1;
    sc_signal< sc_lv<1> > icmp_ln776_41_fu_871_p2;
    sc_signal< sc_lv<1> > icmp_ln776_40_fu_865_p2;
    sc_signal< sc_lv<1> > or_ln776_19_fu_877_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_20_fu_889_p1;
    sc_signal< sc_lv<8> > tmp_45_fu_892_p4;
    sc_signal< sc_lv<23> > trunc_ln776_20_fu_902_p1;
    sc_signal< sc_lv<1> > icmp_ln776_43_fu_912_p2;
    sc_signal< sc_lv<1> > icmp_ln776_42_fu_906_p2;
    sc_signal< sc_lv<1> > or_ln776_20_fu_918_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_21_fu_930_p1;
    sc_signal< sc_lv<8> > tmp_47_fu_933_p4;
    sc_signal< sc_lv<23> > trunc_ln776_21_fu_943_p1;
    sc_signal< sc_lv<1> > icmp_ln776_45_fu_953_p2;
    sc_signal< sc_lv<1> > icmp_ln776_44_fu_947_p2;
    sc_signal< sc_lv<1> > or_ln776_21_fu_959_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_22_fu_971_p1;
    sc_signal< sc_lv<8> > tmp_49_fu_974_p4;
    sc_signal< sc_lv<23> > trunc_ln776_22_fu_984_p1;
    sc_signal< sc_lv<1> > icmp_ln776_47_fu_994_p2;
    sc_signal< sc_lv<1> > icmp_ln776_46_fu_988_p2;
    sc_signal< sc_lv<1> > or_ln776_22_fu_1000_p2;
    sc_signal< sc_lv<1> > grp_fu_500_p2;
    sc_signal< sc_lv<10> > trunc_ln780_fu_1012_p1;
    sc_signal< sc_lv<1> > grp_fu_516_p2;
    sc_signal< sc_lv<10> > trunc_ln780_10_fu_1024_p1;
    sc_signal< sc_lv<10> > trunc_ln780_11_fu_1044_p1;
    sc_signal< sc_lv<10> > trunc_ln780_12_fu_1056_p1;
    sc_signal< sc_lv<10> > trunc_ln780_13_fu_1076_p1;
    sc_signal< sc_lv<10> > trunc_ln780_14_fu_1088_p1;
    sc_signal< sc_lv<10> > trunc_ln780_15_fu_1108_p1;
    sc_signal< sc_lv<10> > trunc_ln780_16_fu_1120_p1;
    sc_signal< sc_lv<10> > trunc_ln780_17_fu_1140_p1;
    sc_signal< sc_lv<10> > trunc_ln780_18_fu_1152_p1;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<32> ap_const_lv32_44800000;
    static const sc_lv<32> ap_const_lv32_3F867D5F;
    static const sc_lv<32> ap_const_lv32_BE000000;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<5> ap_const_lv5_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_and_ln776_14_fu_678_p2();
    void thread_and_ln776_15_fu_719_p2();
    void thread_and_ln776_16_fu_760_p2();
    void thread_and_ln776_17_fu_801_p2();
    void thread_and_ln776_18_fu_842_p2();
    void thread_and_ln776_19_fu_883_p2();
    void thread_and_ln776_20_fu_924_p2();
    void thread_and_ln776_21_fu_965_p2();
    void thread_and_ln776_22_fu_1006_p2();
    void thread_and_ln776_fu_637_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage4_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state12_pp0_stage1_iter2();
    void thread_ap_block_state13_pp0_stage2_iter2();
    void thread_ap_block_state14_pp0_stage3_iter2();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_idle_pp0_1to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_bitcast_ln776_14_fu_643_p1();
    void thread_bitcast_ln776_15_fu_684_p1();
    void thread_bitcast_ln776_16_fu_725_p1();
    void thread_bitcast_ln776_17_fu_766_p1();
    void thread_bitcast_ln776_18_fu_807_p1();
    void thread_bitcast_ln776_19_fu_848_p1();
    void thread_bitcast_ln776_20_fu_889_p1();
    void thread_bitcast_ln776_21_fu_930_p1();
    void thread_bitcast_ln776_22_fu_971_p1();
    void thread_bitcast_ln776_fu_602_p1();
    void thread_grp_fu_442_p0();
    void thread_grp_fu_442_p1();
    void thread_grp_fu_448_p0();
    void thread_grp_fu_448_p1();
    void thread_grp_fu_456_p0();
    void thread_grp_fu_456_p1();
    void thread_grp_fu_462_p0();
    void thread_grp_fu_462_p1();
    void thread_grp_fu_470_p0();
    void thread_grp_fu_476_p0();
    void thread_grp_fu_490_p4();
    void thread_grp_fu_500_p2();
    void thread_grp_fu_506_p4();
    void thread_grp_fu_516_p2();
    void thread_grp_p_hls_fptosi_float_i32_fu_432_x();
    void thread_grp_p_hls_fptosi_float_i32_fu_437_x();
    void thread_icmp_ln776_29_fu_625_p2();
    void thread_icmp_ln776_30_fu_660_p2();
    void thread_icmp_ln776_31_fu_666_p2();
    void thread_icmp_ln776_32_fu_701_p2();
    void thread_icmp_ln776_33_fu_707_p2();
    void thread_icmp_ln776_34_fu_742_p2();
    void thread_icmp_ln776_35_fu_748_p2();
    void thread_icmp_ln776_36_fu_783_p2();
    void thread_icmp_ln776_37_fu_789_p2();
    void thread_icmp_ln776_38_fu_824_p2();
    void thread_icmp_ln776_39_fu_830_p2();
    void thread_icmp_ln776_40_fu_865_p2();
    void thread_icmp_ln776_41_fu_871_p2();
    void thread_icmp_ln776_42_fu_906_p2();
    void thread_icmp_ln776_43_fu_912_p2();
    void thread_icmp_ln776_44_fu_947_p2();
    void thread_icmp_ln776_45_fu_953_p2();
    void thread_icmp_ln776_46_fu_988_p2();
    void thread_icmp_ln776_47_fu_994_p2();
    void thread_icmp_ln776_fu_619_p2();
    void thread_or_ln776_14_fu_672_p2();
    void thread_or_ln776_15_fu_713_p2();
    void thread_or_ln776_16_fu_754_p2();
    void thread_or_ln776_17_fu_795_p2();
    void thread_or_ln776_18_fu_836_p2();
    void thread_or_ln776_19_fu_877_p2();
    void thread_or_ln776_20_fu_918_p2();
    void thread_or_ln776_21_fu_959_p2();
    void thread_or_ln776_22_fu_1000_p2();
    void thread_or_ln776_fu_631_p2();
    void thread_res_addr_29_gep_fu_192_p3();
    void thread_res_addr_31_gep_fu_215_p3();
    void thread_res_addr_33_gep_fu_249_p3();
    void thread_res_addr_35_gep_fu_267_p3();
    void thread_res_addr_37_gep_fu_301_p3();
    void thread_res_addr_39_gep_fu_319_p3();
    void thread_res_addr_41_gep_fu_353_p3();
    void thread_res_addr_43_gep_fu_371_p3();
    void thread_res_addr_45_gep_fu_405_p3();
    void thread_res_addr_47_gep_fu_423_p3();
    void thread_res_address0();
    void thread_res_address1();
    void thread_res_ce0();
    void thread_res_ce1();
    void thread_res_d0();
    void thread_res_d1();
    void thread_res_we0();
    void thread_res_we1();
    void thread_select_ln780_1_fu_1028_p3();
    void thread_select_ln780_2_fu_1048_p3();
    void thread_select_ln780_3_fu_1060_p3();
    void thread_select_ln780_4_fu_1080_p3();
    void thread_select_ln780_5_fu_1092_p3();
    void thread_select_ln780_6_fu_1112_p3();
    void thread_select_ln780_7_fu_1124_p3();
    void thread_select_ln780_8_fu_1144_p3();
    void thread_select_ln780_9_fu_1156_p3();
    void thread_select_ln780_fu_1016_p3();
    void thread_selu_table26_address0();
    void thread_selu_table26_address1();
    void thread_selu_table26_ce0();
    void thread_selu_table26_ce1();
    void thread_tmp_31_fu_605_p4();
    void thread_tmp_33_fu_646_p4();
    void thread_tmp_35_fu_687_p4();
    void thread_tmp_37_fu_728_p4();
    void thread_tmp_39_fu_769_p4();
    void thread_tmp_41_fu_810_p4();
    void thread_tmp_43_fu_851_p4();
    void thread_tmp_45_fu_892_p4();
    void thread_tmp_47_fu_933_p4();
    void thread_tmp_49_fu_974_p4();
    void thread_trunc_ln776_14_fu_656_p1();
    void thread_trunc_ln776_15_fu_697_p1();
    void thread_trunc_ln776_16_fu_738_p1();
    void thread_trunc_ln776_17_fu_779_p1();
    void thread_trunc_ln776_18_fu_820_p1();
    void thread_trunc_ln776_19_fu_861_p1();
    void thread_trunc_ln776_20_fu_902_p1();
    void thread_trunc_ln776_21_fu_943_p1();
    void thread_trunc_ln776_22_fu_984_p1();
    void thread_trunc_ln776_fu_615_p1();
    void thread_trunc_ln780_10_fu_1024_p1();
    void thread_trunc_ln780_11_fu_1044_p1();
    void thread_trunc_ln780_12_fu_1056_p1();
    void thread_trunc_ln780_13_fu_1076_p1();
    void thread_trunc_ln780_14_fu_1088_p1();
    void thread_trunc_ln780_15_fu_1108_p1();
    void thread_trunc_ln780_16_fu_1120_p1();
    void thread_trunc_ln780_17_fu_1140_p1();
    void thread_trunc_ln780_18_fu_1152_p1();
    void thread_trunc_ln780_fu_1012_p1();
    void thread_zext_ln781_14_fu_1040_p1();
    void thread_zext_ln781_15_fu_1068_p1();
    void thread_zext_ln781_16_fu_1072_p1();
    void thread_zext_ln781_17_fu_1100_p1();
    void thread_zext_ln781_18_fu_1104_p1();
    void thread_zext_ln781_19_fu_1132_p1();
    void thread_zext_ln781_20_fu_1136_p1();
    void thread_zext_ln781_21_fu_1164_p1();
    void thread_zext_ln781_22_fu_1168_p1();
    void thread_zext_ln781_fu_1036_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
