// Seed: 495506288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge 1) id_3)
  else;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  wor id_5 = 1;
  assign id_4 = id_4;
  id_6(
      1, 1, id_3, id_4
  );
  assign id_2 = id_6;
  always begin
    $display(id_4);
  end
endmodule
