\hypertarget{struct_c_m_p___type}{}\doxysection{CMP\+\_\+\+Type Struct Reference}
\label{struct_c_m_p___type}\index{CMP\_Type@{CMP\_Type}}


{\ttfamily \#include $<$MK64\+F12.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}{CR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}{CR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}{FPR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}{SCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}{DACCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}{MUXCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMP -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
SDK/\+CMSIS/\mbox{\hyperlink{_m_k64_f12_8h}{MK64\+F12.\+h}}\end{DoxyCompactItemize}
