
---------- Begin Simulation Statistics ----------
final_tick                                72626964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674792                       # Number of bytes of host memory used
host_op_rate                                   427843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.23                       # Real time elapsed on the host
host_tick_rate                             3266580229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6006077                       # Number of instructions simulated
sim_ops                                       9512368                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072627                       # Number of seconds simulated
sim_ticks                                 72626964000                       # Number of ticks simulated
system.cpu.Branches                            501216                       # Number of branches fetched
system.cpu.committedInsts                     6006077                       # Number of instructions committed
system.cpu.committedOps                       9512368                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      501097                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        438883                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1279                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7508179                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         72626964                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               72626963.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              5006346                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             9003320                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       500864                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_func_calls                         244                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9510837                       # Number of integer alu accesses
system.cpu.num_int_insts                      9510837                       # number of integer instructions
system.cpu.num_int_register_reads            15521273                       # number of times the integer registers were read
system.cpu.num_int_register_writes            9008398                       # number of times the integer registers were written
system.cpu.num_load_insts                      501094                       # Number of load instructions
system.cpu.num_mem_refs                        502372                       # number of memory refs
system.cpu.num_store_insts                       1278                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   101      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   9008917     94.71%     94.71% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     94.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     94.72% # Class of executed instruction
system.cpu.op_class::MemRead                   501034      5.27%     99.99% # Class of executed instruction
system.cpu.op_class::MemWrite                     859      0.01%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9512368                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       491517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         984282                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              216                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       463864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        932013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             468030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          136                       # Transaction distribution
system.membus.trans_dist::CleanEvict           463728                       # Transaction distribution
system.membus.trans_dist::ReadExReq               119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        468030                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1400162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1400162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1400162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     29970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     29970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29970240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468149                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468149    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468149                       # Request fanout histogram
system.membus.reqLayer2.occupancy           932557000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2645950750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              492646                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           272                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            955298                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                119                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               119                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         492646                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1476203                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1477047                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     31522880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 31545664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            464053                       # Total snoops (count)
system.l2bus.snoopTraffic                        8704                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             956818                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000226                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.015023                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   956602     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      216      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               956818                       # Request fanout histogram
system.l2bus.respLayer1.occupancy          1477227000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            984554000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1068000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7507823                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7507823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7507823                       # number of overall hits
system.cpu.icache.overall_hits::total         7507823                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35903000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35903000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35903000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35903000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7508179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7508179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7508179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7508179                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100851.123596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100851.123596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100851.123596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100851.123596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35191000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35191000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98851.123596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98851.123596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98851.123596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98851.123596                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7507823                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7507823                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7508179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7508179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100851.123596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100851.123596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98851.123596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98851.123596                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           215.916329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7508179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21090.390449                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   215.916329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15016714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15016714                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9967                       # number of overall hits
system.cpu.dcache.overall_hits::total            9967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       492409                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       492409                       # number of overall misses
system.cpu.dcache.overall_misses::total        492409                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  57555488000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57555488000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  57555488000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57555488000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.980160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.980160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.980160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.980160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 116885.532149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 116885.532149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 116885.532149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 116885.532149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          136                       # number of writebacks
system.cpu.dcache.writebacks::total               136                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       492409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492409                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  56570670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56570670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  56570670000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56570670000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.980160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.980160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.980160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.980160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114885.532149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114885.532149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114885.532149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114885.532149                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491385                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       492290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        492290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  57543482000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57543482000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.982425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.982425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 116889.398525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116889.398525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       492290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       492290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  56558902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56558902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.982425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.982425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114889.398525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114889.398525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100890.756303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100890.756303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11768000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11768000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.093041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.093041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98890.756303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98890.756303                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.880873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.020241                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            220000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.880873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1497161                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1497161                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           24605                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               24616                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          24605                       # number of overall hits
system.l2cache.overall_hits::total              24616                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           345                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        467804                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            468149                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          345                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       467804                       # number of overall misses
system.l2cache.overall_misses::total           468149                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     33892000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  54576738000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  54610630000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     33892000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  54576738000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  54610630000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          356                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       492409                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          492765                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          356                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       492409                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         492765                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.969101                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.950031                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.950045                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.969101                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.950031                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.950045                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 98237.681159                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 116665.821583                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 116652.241060                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 98237.681159                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 116665.821583                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 116652.241060                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            136                       # number of writebacks
system.l2cache.writebacks::total                  136                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          345                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       467804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       468149                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       467804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       468149                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     26992000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  45220658000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  45247650000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     26992000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  45220658000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  45247650000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.969101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.950031                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.950045                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.969101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.950031                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.950045                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78237.681159                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 96665.821583                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 96652.241060                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78237.681159                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 96665.821583                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 96652.241060                       # average overall mshr miss latency
system.l2cache.replacements                    464053                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          136                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          136                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          136                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          136                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           28                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data          119                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            119                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     11411000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     11411000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          119                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 95890.756303                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 95890.756303                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          119                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          119                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9031000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      9031000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75890.756303                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75890.756303                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        24605                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        24616                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          345                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       467685                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       468030                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33892000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  54565327000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  54599219000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       492290                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       492646                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.969101                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.950019                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.950033                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98237.681159                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 116671.107690                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 116657.519817                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          345                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       467685                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       468030                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     26992000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  45211627000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  45238619000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.969101                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950019                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.950033                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78237.681159                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96671.107690                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96657.519817                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4076.898891                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 984254                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               468149                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.102437                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     2.639053                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4074.259838                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000644                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.994692                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.995337                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          577                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3356                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              8342405                       # Number of tag accesses
system.l2cache.tags.data_accesses             8342405                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  72626964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        29939456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            29961536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8704                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8704                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              345                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           467804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               468149                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           136                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 136                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             304019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          412236095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              412540114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        304019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            304019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          119845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                119845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          119845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            304019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         412236095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             412659959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    467803.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000844323250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               955080                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 107                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       468149                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         136                       # Number of write requests accepted
system.mem_ctrl.readBursts                     468149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              29182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              29143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              29225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              29130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              29367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              29123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              29203                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              29316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              29263                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              29280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             29253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             29184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             29445                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             29212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             29317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             29505                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 4                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.90                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   12289080250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2340740000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              21066855250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      26250.42                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 45000.42                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     17256                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       94                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                   3.69                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 69.12                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 468149                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   136                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   468148                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       450906                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      66.460752                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     65.630266                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     15.120470                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        435380     96.56%     96.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        15216      3.37%     99.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          215      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           58      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        450906                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1001.285714                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     628.769609                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1217.213719                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1     14.29%     28.57% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1     14.29%     42.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-639            2     28.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1407            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.285714                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.271496                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.755929                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 6     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                29961472                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7296                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 29961536                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8704                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        412.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     412.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    72626859000                       # Total gap between requests
system.mem_ctrl.avgGap                      155091.15                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        22080                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     29939392                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7296                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 304019.317123045388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 412235213.356846332550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 100458.556962397604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          345                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       467804                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          136                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      9286750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  21057568500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  12277819500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26918.12                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     45013.66                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  90278084.56                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                      3.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1613125920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             857385375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1674037260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              464580                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5732747280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       32352070830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         644905440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         42874736685                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         590.341855                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   1399646000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2425020000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  68802298000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1606385760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             853802895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1668539460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              130500                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5732747280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       32407011990                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         598639200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         42867257085                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         590.238869                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   1279947000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2425020000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  68921997000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
