{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"lu"
      , "children":
      [
        {
          "type":"inst"
          , "id":17
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"225"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":20
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":21
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 84)"
              , "Start Cycle":"9"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 84)"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 84)"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 84)"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 85)"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":38
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":39
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":40
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":41
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":42
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":43
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":44
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":45
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":46
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":47
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":48
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":49
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":50
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":51
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":52
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":53
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":54
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"2"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":55
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 85)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":56
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":57
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":58
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":59
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":60
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":61
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":62
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":63
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":64
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 65)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":65
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":66
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":67
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":68
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":69
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":70
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":71
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":72
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":73
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 65)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":74
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":75
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":76
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":77
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":78
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":79
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":80
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":81
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"7"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":82
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 66)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":83
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 66)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":84
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"24"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":85
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":87
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 64)"
              , "Start Cycle":"24"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":96
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":100
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 64)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":118
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":119
              , "name":"Unknown name (address space 64)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":120
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":128
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":144
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":121
                  , "name":"Bank 1"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":130
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":146
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":122
                  , "name":"Bank 2"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":132
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":148
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":123
                  , "name":"Bank 3"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":134
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":150
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":124
                  , "name":"Bank 4"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":136
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":152
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":125
                  , "name":"Bank 5"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":138
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":154
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":126
                  , "name":"Bank 6"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":140
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":156
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":127
                  , "name":"Bank 7"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":142
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":158
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"256 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":160
              , "name":"Unknown name (address space 65)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":161
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":162
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":163
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":164
              , "name":"Unknown name (address space 66)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":165
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":166
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":167
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":168
              , "name":"Unknown name (address space 84)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":169
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":170
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":172
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":173
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n2 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"2"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"256 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"2"
                  , "Number of private copies":"1"
                  , "Additional Information":"For each bank, 2 replicates were created to efficiently support multiple accesses"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":174
              , "name":"Unknown name (address space 85)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":175
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":176
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":177
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":178
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":179
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":180
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":181
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":182
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":183
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":184
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":185
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":186
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":187
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":188
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":189
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":190
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":191
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":192
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":193
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"18 total ports/bank\n17 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"18"
                      , "Number of read ports per bank":"17"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"17"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"256 bytes"
                  , "Implemented size":"4352 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"17"
                  , "Number of private copies":"1"
                  , "Additional Information":"For each bank, 17 replicates were created to efficiently support multiple accesses"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":129
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":131
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":133
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":135
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":137
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":139
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":141
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":143
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":145
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":147
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":149
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":151
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":153
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":155
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":157
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":159
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":171
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":195
      , "name":"top_update"
      , "children":
      [
        {
          "type":"inst"
          , "id":208
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 67)"
              , "Start Cycle":"225"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":210
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 67)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":211
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 86)"
              , "Start Cycle":"216"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":212
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 87)"
              , "Start Cycle":"225"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":213
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 67)"
              , "Start Cycle":"225"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":214
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 86)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":215
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 87)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":216
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 67)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":217
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 67)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":218
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 67)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":229
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":230
              , "name":"Unknown name (address space 67)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":231
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":232
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":234
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":236
              , "name":"Unknown name (address space 86)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":237
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":238
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":239
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":240
              , "name":"Unknown name (address space 87)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":241
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":242
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":243
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":233
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":235
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":244
      , "name":"left_update"
      , "children":
      [
        {
          "type":"inst"
          , "id":257
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"225"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":259
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":260
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":261
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":262
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":263
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":264
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":265
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":266
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"217"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":267
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 89)"
              , "Start Cycle":"222"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":268
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 88)"
              , "Start Cycle":"216"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":269
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 88)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":270
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 89)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":271
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":272
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":273
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":274
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":275
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":276
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":277
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":278
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":279
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":280
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":281
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":282
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":283
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":284
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":285
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"6"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":286
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 68)"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":287
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":288
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":289
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":290
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":291
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":292
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":293
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":294
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":295
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 68)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":306
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":307
              , "name":"Unknown name (address space 68)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":308
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":316
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":332
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":309
                  , "name":"Bank 1"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":318
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":334
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":310
                  , "name":"Bank 2"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":320
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":336
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":311
                  , "name":"Bank 3"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":322
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":338
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":312
                  , "name":"Bank 4"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":324
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":340
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":313
                  , "name":"Bank 5"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":326
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":342
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":314
                  , "name":"Bank 6"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":328
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":344
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":315
                  , "name":"Bank 7"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":330
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":346
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"256 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":348
              , "name":"Unknown name (address space 88)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":349
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":350
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":351
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":352
              , "name":"Unknown name (address space 89)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":353
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":354
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":355
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":317
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":319
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":321
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":323
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":325
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":327
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":329
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":331
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":333
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":335
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":337
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":339
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":341
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":343
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":345
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":347
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":356
      , "name":"inner_update_mm0"
      , "children":
      [
        {
          "type":"inst"
          , "id":367
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 69)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":368
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 70)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":369
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 71)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":370
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 70)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":371
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 71)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":372
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 69)"
              , "Start Cycle":"20"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":373
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 69)"
              , "Start Cycle":"28"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":374
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 69)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":382
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":383
              , "name":"Unknown name (address space 69)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":384
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":385
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":387
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":389
              , "name":"Unknown name (address space 70)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":390
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":391
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":392
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":393
              , "name":"Unknown name (address space 71)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":394
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":395
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":396
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":386
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":388
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":397
      , "name":"inner_update_mm1"
      , "children":
      [
        {
          "type":"inst"
          , "id":408
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 72)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":409
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 73)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":410
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 74)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":411
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 73)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":412
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 74)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":413
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 72)"
              , "Start Cycle":"20"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":414
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 72)"
              , "Start Cycle":"28"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":415
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 72)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":423
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":424
              , "name":"Unknown name (address space 72)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":425
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":426
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":428
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":430
              , "name":"Unknown name (address space 73)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":431
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":432
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":433
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":434
              , "name":"Unknown name (address space 74)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":435
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":436
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":437
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":427
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":429
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":438
      , "name":"inner_update_mm2"
      , "children":
      [
        {
          "type":"inst"
          , "id":449
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 75)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":450
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 76)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":451
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 77)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":452
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 76)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":453
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 77)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":454
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 75)"
              , "Start Cycle":"20"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":455
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 75)"
              , "Start Cycle":"28"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":456
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 75)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":464
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":465
              , "name":"Unknown name (address space 75)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":466
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":467
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":469
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":471
              , "name":"Unknown name (address space 76)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":472
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":473
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":474
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":475
              , "name":"Unknown name (address space 77)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":476
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":477
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":478
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":468
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":470
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":479
      , "name":"inner_update_mm3"
      , "children":
      [
        {
          "type":"inst"
          , "id":490
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 78)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":491
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 79)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":492
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 80)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":493
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 79)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":494
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 80)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":495
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 78)"
              , "Start Cycle":"20"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":496
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 78)"
              , "Start Cycle":"28"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":497
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 78)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":505
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":506
              , "name":"Unknown name (address space 78)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":507
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":508
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":510
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":512
              , "name":"Unknown name (address space 79)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":513
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":514
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":515
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":516
              , "name":"Unknown name (address space 80)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":517
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":518
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":519
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":509
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":511
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":520
      , "name":"inner_update_mm4"
      , "children":
      [
        {
          "type":"inst"
          , "id":531
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 81)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":532
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 82)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":533
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 83)"
              , "Start Cycle":"226"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":534
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 82)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":535
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 83)"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":536
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 81)"
              , "Start Cycle":"20"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":537
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"Unknown name (address space 81)"
              , "Start Cycle":"28"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":538
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"Unknown name (address space 81)"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":546
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":547
              , "name":"Unknown name (address space 81)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":548
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":549
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":551
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":553
              , "name":"Unknown name (address space 82)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":554
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":555
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":556
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":557
              , "name":"Unknown name (address space 83)"
              , "debug":
              [
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":558
                  , "name":"Bank 0"
                  , "debug":
                  [
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":559
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":560
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"262144 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":550
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":552
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":129
      , "to":18
    }
    , {
      "from":129
      , "to":74
    }
    , {
      "from":129
      , "to":56
    }
    , {
      "from":129
      , "to":93
    }
    , {
      "from":128
      , "to":129
    }
    , {
      "from":131
      , "to":19
    }
    , {
      "from":131
      , "to":75
    }
    , {
      "from":131
      , "to":57
    }
    , {
      "from":131
      , "to":94
    }
    , {
      "from":130
      , "to":131
    }
    , {
      "from":133
      , "to":20
    }
    , {
      "from":133
      , "to":76
    }
    , {
      "from":133
      , "to":58
    }
    , {
      "from":133
      , "to":95
    }
    , {
      "from":132
      , "to":133
    }
    , {
      "from":135
      , "to":21
    }
    , {
      "from":135
      , "to":77
    }
    , {
      "from":135
      , "to":59
    }
    , {
      "from":135
      , "to":96
    }
    , {
      "from":134
      , "to":135
    }
    , {
      "from":137
      , "to":22
    }
    , {
      "from":137
      , "to":78
    }
    , {
      "from":137
      , "to":60
    }
    , {
      "from":137
      , "to":97
    }
    , {
      "from":136
      , "to":137
    }
    , {
      "from":139
      , "to":23
    }
    , {
      "from":139
      , "to":61
    }
    , {
      "from":139
      , "to":98
    }
    , {
      "from":139
      , "to":79
    }
    , {
      "from":138
      , "to":139
    }
    , {
      "from":141
      , "to":24
    }
    , {
      "from":141
      , "to":62
    }
    , {
      "from":141
      , "to":99
    }
    , {
      "from":141
      , "to":80
    }
    , {
      "from":140
      , "to":141
    }
    , {
      "from":143
      , "to":25
    }
    , {
      "from":143
      , "to":63
    }
    , {
      "from":143
      , "to":100
    }
    , {
      "from":143
      , "to":81
    }
    , {
      "from":142
      , "to":143
    }
    , {
      "from":32
      , "to":145
    }
    , {
      "from":17
      , "to":145
    }
    , {
      "from":145
      , "to":92
    }
    , {
      "from":65
      , "to":145
    }
    , {
      "from":84
      , "to":145
    }
    , {
      "from":145
      , "to":144
    }
    , {
      "from":144
      , "to":145
    }
    , {
      "from":34
      , "to":147
    }
    , {
      "from":17
      , "to":147
    }
    , {
      "from":147
      , "to":92
    }
    , {
      "from":66
      , "to":147
    }
    , {
      "from":85
      , "to":147
    }
    , {
      "from":147
      , "to":146
    }
    , {
      "from":146
      , "to":147
    }
    , {
      "from":36
      , "to":149
    }
    , {
      "from":17
      , "to":149
    }
    , {
      "from":149
      , "to":92
    }
    , {
      "from":67
      , "to":149
    }
    , {
      "from":86
      , "to":149
    }
    , {
      "from":149
      , "to":148
    }
    , {
      "from":148
      , "to":149
    }
    , {
      "from":38
      , "to":151
    }
    , {
      "from":17
      , "to":151
    }
    , {
      "from":151
      , "to":92
    }
    , {
      "from":68
      , "to":151
    }
    , {
      "from":87
      , "to":151
    }
    , {
      "from":151
      , "to":150
    }
    , {
      "from":150
      , "to":151
    }
    , {
      "from":40
      , "to":153
    }
    , {
      "from":17
      , "to":153
    }
    , {
      "from":153
      , "to":92
    }
    , {
      "from":69
      , "to":153
    }
    , {
      "from":88
      , "to":153
    }
    , {
      "from":153
      , "to":152
    }
    , {
      "from":152
      , "to":153
    }
    , {
      "from":17
      , "to":155
    }
    , {
      "from":42
      , "to":155
    }
    , {
      "from":89
      , "to":155
    }
    , {
      "from":155
      , "to":92
    }
    , {
      "from":70
      , "to":155
    }
    , {
      "from":155
      , "to":154
    }
    , {
      "from":154
      , "to":155
    }
    , {
      "from":17
      , "to":157
    }
    , {
      "from":44
      , "to":157
    }
    , {
      "from":90
      , "to":157
    }
    , {
      "from":157
      , "to":92
    }
    , {
      "from":71
      , "to":157
    }
    , {
      "from":157
      , "to":156
    }
    , {
      "from":156
      , "to":157
    }
    , {
      "from":17
      , "to":159
    }
    , {
      "from":46
      , "to":159
    }
    , {
      "from":91
      , "to":159
    }
    , {
      "from":159
      , "to":92
    }
    , {
      "from":72
      , "to":159
    }
    , {
      "from":159
      , "to":158
    }
    , {
      "from":158
      , "to":159
    }
    , {
      "from":162
      , "to":73
    }
    , {
      "from":64
      , "to":163
    }
    , {
      "from":166
      , "to":82
    }
    , {
      "from":83
      , "to":167
    }
    , {
      "from":171
      , "to":27
    }
    , {
      "from":171
      , "to":29
    }
    , {
      "from":170
      , "to":171
    }
    , {
      "from":172
      , "to":28
    }
    , {
      "from":26
      , "to":173
    }
    , {
      "from":176
      , "to":31
    }
    , {
      "from":177
      , "to":33
    }
    , {
      "from":178
      , "to":35
    }
    , {
      "from":179
      , "to":37
    }
    , {
      "from":180
      , "to":39
    }
    , {
      "from":181
      , "to":41
    }
    , {
      "from":182
      , "to":43
    }
    , {
      "from":183
      , "to":45
    }
    , {
      "from":184
      , "to":47
    }
    , {
      "from":185
      , "to":48
    }
    , {
      "from":186
      , "to":49
    }
    , {
      "from":187
      , "to":50
    }
    , {
      "from":188
      , "to":51
    }
    , {
      "from":189
      , "to":52
    }
    , {
      "from":190
      , "to":53
    }
    , {
      "from":191
      , "to":54
    }
    , {
      "from":192
      , "to":55
    }
    , {
      "from":30
      , "to":193
    }
    , {
      "from":233
      , "to":210
    }
    , {
      "from":233
      , "to":216
    }
    , {
      "from":233
      , "to":218
    }
    , {
      "from":232
      , "to":233
    }
    , {
      "from":208
      , "to":235
    }
    , {
      "from":213
      , "to":235
    }
    , {
      "from":217
      , "to":235
    }
    , {
      "from":235
      , "to":234
    }
    , {
      "from":238
      , "to":214
    }
    , {
      "from":211
      , "to":239
    }
    , {
      "from":242
      , "to":215
    }
    , {
      "from":212
      , "to":243
    }
    , {
      "from":317
      , "to":259
    }
    , {
      "from":317
      , "to":271
    }
    , {
      "from":317
      , "to":288
    }
    , {
      "from":316
      , "to":317
    }
    , {
      "from":319
      , "to":260
    }
    , {
      "from":319
      , "to":273
    }
    , {
      "from":319
      , "to":289
    }
    , {
      "from":318
      , "to":319
    }
    , {
      "from":321
      , "to":261
    }
    , {
      "from":321
      , "to":275
    }
    , {
      "from":321
      , "to":290
    }
    , {
      "from":320
      , "to":321
    }
    , {
      "from":323
      , "to":262
    }
    , {
      "from":323
      , "to":277
    }
    , {
      "from":323
      , "to":291
    }
    , {
      "from":322
      , "to":323
    }
    , {
      "from":325
      , "to":263
    }
    , {
      "from":325
      , "to":279
    }
    , {
      "from":325
      , "to":292
    }
    , {
      "from":324
      , "to":325
    }
    , {
      "from":327
      , "to":264
    }
    , {
      "from":327
      , "to":281
    }
    , {
      "from":327
      , "to":293
    }
    , {
      "from":326
      , "to":327
    }
    , {
      "from":329
      , "to":265
    }
    , {
      "from":329
      , "to":283
    }
    , {
      "from":329
      , "to":294
    }
    , {
      "from":328
      , "to":329
    }
    , {
      "from":331
      , "to":266
    }
    , {
      "from":331
      , "to":285
    }
    , {
      "from":331
      , "to":295
    }
    , {
      "from":330
      , "to":331
    }
    , {
      "from":257
      , "to":333
    }
    , {
      "from":272
      , "to":333
    }
    , {
      "from":333
      , "to":287
    }
    , {
      "from":333
      , "to":332
    }
    , {
      "from":332
      , "to":333
    }
    , {
      "from":257
      , "to":335
    }
    , {
      "from":274
      , "to":335
    }
    , {
      "from":335
      , "to":287
    }
    , {
      "from":335
      , "to":334
    }
    , {
      "from":334
      , "to":335
    }
    , {
      "from":257
      , "to":337
    }
    , {
      "from":276
      , "to":337
    }
    , {
      "from":337
      , "to":287
    }
    , {
      "from":337
      , "to":336
    }
    , {
      "from":336
      , "to":337
    }
    , {
      "from":257
      , "to":339
    }
    , {
      "from":278
      , "to":339
    }
    , {
      "from":339
      , "to":287
    }
    , {
      "from":339
      , "to":338
    }
    , {
      "from":338
      , "to":339
    }
    , {
      "from":257
      , "to":341
    }
    , {
      "from":280
      , "to":341
    }
    , {
      "from":341
      , "to":287
    }
    , {
      "from":341
      , "to":340
    }
    , {
      "from":340
      , "to":341
    }
    , {
      "from":257
      , "to":343
    }
    , {
      "from":282
      , "to":343
    }
    , {
      "from":343
      , "to":287
    }
    , {
      "from":343
      , "to":342
    }
    , {
      "from":342
      , "to":343
    }
    , {
      "from":257
      , "to":345
    }
    , {
      "from":284
      , "to":345
    }
    , {
      "from":345
      , "to":287
    }
    , {
      "from":345
      , "to":344
    }
    , {
      "from":344
      , "to":345
    }
    , {
      "from":257
      , "to":347
    }
    , {
      "from":286
      , "to":347
    }
    , {
      "from":347
      , "to":287
    }
    , {
      "from":347
      , "to":346
    }
    , {
      "from":346
      , "to":347
    }
    , {
      "from":350
      , "to":269
    }
    , {
      "from":268
      , "to":351
    }
    , {
      "from":354
      , "to":270
    }
    , {
      "from":267
      , "to":355
    }
    , {
      "from":386
      , "to":372
    }
    , {
      "from":386
      , "to":374
    }
    , {
      "from":385
      , "to":386
    }
    , {
      "from":367
      , "to":388
    }
    , {
      "from":373
      , "to":388
    }
    , {
      "from":388
      , "to":387
    }
    , {
      "from":391
      , "to":370
    }
    , {
      "from":368
      , "to":392
    }
    , {
      "from":395
      , "to":371
    }
    , {
      "from":369
      , "to":396
    }
    , {
      "from":427
      , "to":413
    }
    , {
      "from":427
      , "to":415
    }
    , {
      "from":426
      , "to":427
    }
    , {
      "from":408
      , "to":429
    }
    , {
      "from":414
      , "to":429
    }
    , {
      "from":429
      , "to":428
    }
    , {
      "from":432
      , "to":411
    }
    , {
      "from":409
      , "to":433
    }
    , {
      "from":436
      , "to":412
    }
    , {
      "from":410
      , "to":437
    }
    , {
      "from":468
      , "to":454
    }
    , {
      "from":468
      , "to":456
    }
    , {
      "from":467
      , "to":468
    }
    , {
      "from":449
      , "to":470
    }
    , {
      "from":455
      , "to":470
    }
    , {
      "from":470
      , "to":469
    }
    , {
      "from":473
      , "to":452
    }
    , {
      "from":450
      , "to":474
    }
    , {
      "from":477
      , "to":453
    }
    , {
      "from":451
      , "to":478
    }
    , {
      "from":509
      , "to":495
    }
    , {
      "from":509
      , "to":497
    }
    , {
      "from":508
      , "to":509
    }
    , {
      "from":490
      , "to":511
    }
    , {
      "from":496
      , "to":511
    }
    , {
      "from":511
      , "to":510
    }
    , {
      "from":514
      , "to":493
    }
    , {
      "from":491
      , "to":515
    }
    , {
      "from":518
      , "to":494
    }
    , {
      "from":492
      , "to":519
    }
    , {
      "from":550
      , "to":536
    }
    , {
      "from":550
      , "to":538
    }
    , {
      "from":549
      , "to":550
    }
    , {
      "from":531
      , "to":552
    }
    , {
      "from":537
      , "to":552
    }
    , {
      "from":552
      , "to":551
    }
    , {
      "from":555
      , "to":534
    }
    , {
      "from":532
      , "to":556
    }
    , {
      "from":559
      , "to":535
    }
    , {
      "from":533
      , "to":560
    }
  ]
}
