<?xml version="1.0" encoding="UTF-8"?>
<!--Created by Kactus214:59:46 18.06.2014-->
<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
	<spirit:vendor>ARM</spirit:vendor>
	<spirit:library>design</spirit:library>
	<spirit:name>System</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>hierarchical</spirit:name>
				<spirit:envIdentifier>::</spirit:envIdentifier>
				<spirit:hierarchyRef spirit:vendor="ARM" spirit:library="design" spirit:name="System.designcfg" spirit:version="1.0"/>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>TOPtempPort1</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
							<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
							<spirit:viewNameRef>rtl</spirit:viewNameRef>
							<spirit:viewNameRef>structural</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
			<spirit:port>
				<spirit:name>TOPtempPort2</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>7</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
							<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
							<spirit:viewNameRef>rtl</spirit:viewNameRef>
							<spirit:viewNameRef>structural</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions/>
			</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_MIO</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>53</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_PS_SRSTB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_PS_CLK</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_PS_PORB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_Clk</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_Clk_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_CKE</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_CS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_RAS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_CAS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_WEB_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_BankAddr</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>2</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_Addr</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>14</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_ODT</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_DRSTB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_DQ</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>31</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_DM</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>3</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_DQS</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>3</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_DQS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>3</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_VRN</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> processing_system7_0_DDR_VRP</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> hdmi_clk</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> hdmi_data</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:vector>
				<spirit:left>15</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> hdmi_hsync</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> hdmi_vsync</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> hdmi_data_e</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> hdmi_int</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> otg_reset</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> otg_vbusoc</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> util_vector_logic_0_Op1_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:vector>
				<spirit:left>0</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> axi_i2s_adi_0_BCLK_O_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> axi_i2s_adi_0_LRCLK_O_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> axi_i2s_adi_0_SDATA_I_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> axi_i2s_adi_0_SDATA_O_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> axi_i2s_adi_0_MCLK_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> util_i2c_mixer_0_downstream_scl_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>1</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> util_i2c_mixer_0_downstream_sda_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>1</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_D_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:vector>
				<spirit:left>7</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_RESET_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_HREF_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_PWDN_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_PCLK_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_config_finished_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_btn_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_clk100_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_XCLK_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_VSYNC_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_SIOD_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name> cam_interface_0_OV7670_SIOC_pin</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>

		</spirit:ports>
	</spirit:model>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>VERSION</spirit:name>
			<spirit:value>2.1.0</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<kactus2:extensions>
			<kactus2:kts_attributes>
				<kactus2:kts_productHier>Global</kactus2:kts_productHier>
				<kactus2:kts_implementation>HW</kactus2:kts_implementation>
				<kactus2:kts_firmness>Template</kactus2:kts_firmness>
			</kactus2:kts_attributes>
		</kactus2:extensions>
	</spirit:vendorExtensions>
</spirit:component>
