#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 21 16:31:47 2022
# Process ID: 1735
# Current directory: /home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/worker/xsim_script.tcl}
# Log file: /home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/worker/xsim_script.tcl
# xsim {worker} -autoloadwcfg -tclbatch {worker.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source worker.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_worker_top/AESL_inst_worker/grp_worker_COO_SpMV_fu_1150/worker_fadd_32ns_32ns_32_5_full_dsp_U7/worker_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_worker_top/AESL_inst_worker/grp_worker_COO_SpMV_fu_1139/worker_fadd_32ns_32ns_32_5_full_dsp_U7/worker_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_worker_top/AESL_inst_worker/grp_worker_COO_SpMV_fu_1128/worker_fadd_32ns_32ns_32_5_full_dsp_U7/worker_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "206005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 206045 ns : File "/home/sec322/ece5775/final_project/project/COO_SpMV.prj/solution1/sim/verilog/worker.autotb.v" Line 213
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 21 16:31:50 2022...
