Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 22 21:05:32 2017
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_out_wrapper_control_sets_placed.rpt
| Design       : hdmi_out_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   808 |
| Unused register locations in slices containing registers |  2646 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3441 |         1053 |
| No           | No                    | Yes                    |             826 |          286 |
| No           | Yes                   | No                     |            2015 |          665 |
| Yes          | No                    | No                     |            3212 |          763 |
| Yes          | No                    | Yes                    |             472 |          106 |
| Yes          | Yes                   | No                     |            5292 |         1392 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                                                                             Enable Signal                                                                                                                                            |                                                                                                                                        Set/Reset Signal                                                                                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                             |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/prmry_reset2                                                                                                                                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                             |                1 |              1 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                      |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                           |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                                   |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                 |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                              |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/prmry_reset2                                                                                                                                                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                               |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/prmry_reset2                                                                                                                                                                                        |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                                                       |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                                                             |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                                                       |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                                                       |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                    |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                              |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R                                                                                                                                                          |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2                                                                                                                                                                          |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                   |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/prmry_reset2                                                                                                                                                                       |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                             |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                 |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/prmry_reset2                                                                                                                                                           |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                    |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                           |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_reset2                                                                                                                                    |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_reset2                                                                                                                                    |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                       | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                    |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/prmry_reset2                                                                                                                                                                         |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/prmry_reset2                                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                              |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                              |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                     |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2                                                                                                                                                         |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                 |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2                                                                                                                                                         |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                             |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                  |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                             |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                            |                1 |              1 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                               |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/RESET_O[3]                                                                                                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                               |                1 |              2 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                        |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_reg[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_i_1_n_0                                                                                                                                                                                                                                    |                1 |              2 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                       |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                              |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                    |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                              |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_awready_reg                                                                                                                         | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/cmd_ready_i_i_1_n_0                                                                                                             |                1 |              2 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                         | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                        |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                      |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                               | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/cmd_ready_i_i_1_n_0                                                                                                             |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                                           |                                                                                                                                                                                                                                                                                                |                2 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                 |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                      |                1 |              2 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/rgb2dvi_0/U0/aRstLck                                                                                                                                                                                                                                                                |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/LockLostReset_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                       |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                  |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1_n_0                                                                                                                                                                                   |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                              |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                      |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_reg[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                      |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                  |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                             | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1_n_0                                                                 |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                |                3 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                               |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                        |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2                                                                                                                                                        |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                             | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1_n_0                                                                 |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                                                                                 |                2 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                |                2 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                  |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_comb                                                                                                                             |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                         |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                              |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                            |                1 |              3 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                 |                2 |              3 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_i_1_n_0                                                                                                                                                                                                                             |                3 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                              |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                     |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                            |                1 |              3 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                               |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_WR_RST                                                                                                                      |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_comb                                                                                                                            |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                            |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                |                2 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                        |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                        |                2 |              3 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                            |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                            |                2 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                       |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                            |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_comb                                                                                                                             |                2 |              3 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                     |                1 |              3 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                1 |              3 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                                                                                  |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                           |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1_n_0                                                                |                1 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                       |                2 |              3 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                |                4 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                             |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                             |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                    | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                                                                                                                                         |                3 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                             |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                                                                                                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                                                                                                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                4 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_be[3]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt[3]_i_1_n_0                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[15]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                                                                | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                          | hdmi_out_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                          | hdmi_out_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                                                          | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_13_out                                                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt[3]_i_1_n_0                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt[3]_i_1_n_0                                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                   |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                                                                            |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                               | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                            |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                               | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/scndry_reset2                                                                                                                                                                           |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/scndry_reset2                                                                                                                                                                        |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                     |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/scndry_reset2                                                                                                                                                 |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                                                                         |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/scndry_reset2                                                                                                                                                                         |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                                                |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/scndry_reset2                                                                                                                                                          |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int                                                                                                                                                                       |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/rx_fifo_reset                                                                                                                                                                              |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/scndry_reset2                                                                                                                                                                 |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                        |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/err_i_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_2_n_0                                                                                                                                                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset                                                                                      |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/reset                                                                                                                                                                                                                               |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/icount_out[3]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_CNTR_I/icount_out[3]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                             |                2 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                              | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                                       |                1 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/proc_sys_reset_1/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                                               |                4 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[4]_i_1_n_0                                                         |                                                                                                                                                                                                                                                                                                |                2 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                  | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                               |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[4]_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                                             |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0                                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1_n_0                                                                                                                                                                              |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                       |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1_n_0                                                                                                                                          | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                                                                                    |                1 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                              | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                                       |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                3 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                2 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                                                         | hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                 |                1 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                  | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                               |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                2 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                                              | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                                       |                2 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                3 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_2_n_0                                                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                       |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/proc_sys_reset_0/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                                               |                3 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[10]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i[4]_i_1_n_0                                                                                                                                                                                                         |                2 |              5 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                  | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                               |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[10]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i[4]_i_1_n_0                                                                                                                                                                                                         |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1_n_0                                                                                                                                          | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                                                                                    |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                2 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                1 |              5 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                           |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                                                                          |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/reset                                                                                                                                                                                                                               |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                            | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.undrflo_err_i_1_n_0                                                                                                                                                                         |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                  |                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                        | hdmi_out_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                                                |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                                                                          |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[5]_i_2_n_0                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr0                                                                                                                                                                |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                  |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                        |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                                                                    | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                      |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                                                          | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                2 |              6 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                                 | hdmi_out_i/v_tc_1/U0/reset                                                                                                                                                                                                                                                                     |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                               |                2 |              6 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                      |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                              |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0                                                                                                                                                    | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                                                            | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                                      |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                   |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                        | hdmi_out_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                                                |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                           |                2 |              6 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0                                                                                                                     | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0                                                                                                               |                4 |              7 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                        |                2 |              7 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                        |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/reset                                                                                                                                                                                                                                                                     |                1 |              7 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                                                               |                3 |              7 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/p_2_out[6]                                                                                                                                                                                                                                                         | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                3 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_ptr[6]_i_2_n_0                                                                                                                     | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_si_ptr                                                                                                                     |                3 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                3 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                                                                                                                                     |                2 |              7 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                       |                3 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                          | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame[4]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                                                                                                                                     |                1 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                           | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                           |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                           | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                           |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                2 |              7 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                        |                3 |              7 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/p_2_out[6]                                                                                                                                                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                2 |              7 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                3 |              8 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                             | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                       |                2 |              8 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                              | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                       |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[13]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                       |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_2_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[3]_i_1_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                              | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                                                                            |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                                                                                        |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_dynclk_0/U0/RST                                                                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                            |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                            |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg0                                                                                                                                                                | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/cmd_ready_i_i_1_n_0                                                                                                             |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                                       |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[19]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                              |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                           | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                5 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                                                                         |                3 |              8 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                                                                            |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                   |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                5 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2_n_0                                                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                                                        |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1_n_0                                                                                                                                                                     |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1_n_0                                                                                                                                                                     |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                          | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |                4 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[25]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/S_AXI_WREADY                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                3 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                 |                                                                                                                                                                                                                                                                                                |                4 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                                                      |                                                                                                                                                                                                                                                                                                |                2 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/p_11_out                                                                                                                                                                                                                                             |                4 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/p_4_out                                                                                                                                                                                                                                              |                3 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d11                                                                                                                                                               | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                |                2 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                  |                4 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                |                6 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                       |                4 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                2 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                  |                4 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                             |                4 |              9 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                           | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                               | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                       |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                           |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                                               |                4 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                                               |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                        | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                           |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                          | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                  |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                          | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/RESET_O[0]                                                                                                                                                                                                                                  |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples[9]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                4 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                 |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                           |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                    |                3 |             10 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                                                                     |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/reset                                                                                                                                                                                                                               |                5 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |                5 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/wr_rst_reg[0]                                                                                                                                                          |                5 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                   | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                           |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1_n_0                                                                                                                 | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_WR_RST                                                                                                                      |                4 |             10 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                            |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                       | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                               |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/wr_rst_reg[0]                                                                                                                                                          |                5 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                   | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                           |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                     | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                    |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                     |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                          |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                    |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                       |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                                                      |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/scndry_reset2                                                                                                                                                                                       |                3 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                                          |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                           |                6 |             11 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                             |                3 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/scndry_reset2                                                                                                                                   |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                       |                6 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/scndry_reset2                                                                                                                                   |                2 |             11 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                             |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |                4 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/scndry_reset2                                                                                                                                                                      |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                           |                2 |             11 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                                                                            |                5 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                |                3 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                                                            |                2 |             11 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                             |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                                                      |                2 |             11 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                                                            |                3 |             11 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                                                             | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                2 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                                                             | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                                                                                                                                                                     | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                                                                                                                                                                   |                2 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                                                          | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                                                                                                                                                                         | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                                                                                                                                                       |                2 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                              | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                                                                                                                                                 | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                2 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                                                         | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                                                                                                                                                                         | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                2 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                                                                                                                                                    | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                |                8 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                4 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                5 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                5 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                            |                2 |             12 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                            |                2 |             12 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                                                                                                                                                              | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_reg_n_0                                                                                                                                                                                                                     | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                                                           | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                                                           | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                2 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/RAM_RD_EN                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                                                               | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                                                               | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                2 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                                                               | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                4 |             12 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                                                               | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                                                       |                5 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                      |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                                       |                                                                                                                                                                                                                                                                                                |                7 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                           |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[40]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                3 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                       |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[20]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                3 |             13 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                          | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                            |                4 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |                5 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                         |                5 |             13 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                      |                8 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                      |                9 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_rep[6]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |                3 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                                      |                5 |             14 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                                                                     |                4 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/cmd_ready_i_i_1_n_0                                                                                                             |                7 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                2 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2_n_0                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1_n_0                                                                                                                                                                           |                4 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                4 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                2 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                4 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1_n_0                                                                                                                                                                    |                7 |             14 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                                                                     |                5 |             14 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                       |                5 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_first_d1_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                |                3 |             15 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_2_n_0                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0                                                                                                                                               |                5 |             15 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |                4 |             15 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                    |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                               |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                               |                4 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               10 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                 |                2 |             16 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                 |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                                           |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                            |                4 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                     |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                            |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                              | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                               |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                          |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_REGOUT_EN                                 | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                               |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                          |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                          |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                       | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                              | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                               |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_REGOUT_EN                                 | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                                                |                5 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                        | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                     |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                        |                                                                                                                                                                                                                                                                                                |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                                         | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                     |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                                         | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                     |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                5 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                5 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                6 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                5 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[42]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[41]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[21]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                       |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                5 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                       | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                4 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[22]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                5 |             17 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0                                                                                                                                                                                 |                8 |             17 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                5 |             17 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                   | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                       |                5 |             18 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                3 |             18 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                            |                3 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                       | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                5 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                       |                4 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                   | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                       |                4 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                3 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                           | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_WR_RST                                                                                                                      |                4 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                            |                4 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SAFETY_CKT_WR_RST                                                                                                                      |                4 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SAFETY_CKT_RD_RST                                                                                                                       |                5 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                                                          |                5 |             19 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                3 |             19 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |                3 |             19 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                3 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                                                                                  | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                 |                5 |             20 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                                                                      |                7 |             21 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                |                7 |             21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                       | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                5 |             21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |               11 |             21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1_n_0                                                                                                                                                                    |                4 |             21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT               | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |                5 |             21 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                        |                7 |             21 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             22 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                4 |             22 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                                         |                6 |             22 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                          | hdmi_out_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                                           |               10 |             23 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                          |                                                                                                                                                                                                                                                                                                |                8 |             23 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_gpio_hdmi/U0/bus2ip_reset                                                                                                                                                                                                                                                       |                7 |             23 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                       |                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                6 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                6 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                              | hdmi_out_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                6 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                       |                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[9][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[7][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[6][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[4][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               10 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[3][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               10 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[1][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[16][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                4 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[13][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               11 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                                                                                                                                                            | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                3 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                              | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                4 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                                                                                                                                                              | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                4 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                                                          | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                5 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                                                                                                                                                  | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                5 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                                 |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[9][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[7][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[6][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[5][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                4 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[4][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[3][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[1][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[16][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                3 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[13][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[0][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                4 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                                                                                                                                                 | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                |                6 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/FIFO_RD_EN                                                                                                                                                                                                                                               | hdmi_out_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_i_1_n_0                                                                                                                                                                                                                             |                5 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                                 |                3 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[5][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/core_control_regs_int[0][27]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                 |                                                                                                                                                                                                                                                                                                |                8 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[71]_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                |                5 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                    |                                                                                                                                                                                                                                                                                                |                6 |             24 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |               13 |             25 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               10 |             25 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                  |                6 |             25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                5 |             25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                5 |             25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                6 |             25 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                                                                                                                                       | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             25 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                5 |             25 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[28][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[21][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[27][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               10 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[27][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               13 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[28][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                                 |               12 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[21][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[22][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[26][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               15 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[24][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                                 |               11 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[23][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[22][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                8 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                                                                  |                5 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[23][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[24][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[25][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             26 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs_int[26][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                9 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                           | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                          |                9 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                          |                9 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                5 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                6 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs_int[25][28]                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |                7 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                    |                                                                                                                                                                                                                                                                                                |                8 |             27 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                                                                                                                                           |                7 |             27 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |               12 |             27 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                                                                                                                                           |                6 |             27 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                6 |             28 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                                                |               12 |             28 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/S_AXIS_TREADY                                                                                             |                                                                                                                                                                                                                                                                                                |                7 |             28 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                4 |             28 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[23]_i_1_n_0                                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                                                       |               12 |             29 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                                                       |               10 |             29 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/RESET_O[0]                                                                                                                                                                                                                                  |                8 |             30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |               17 |             30 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                                                                         | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                 |                7 |             30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |               11 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                |                9 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[23]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                7 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                |               12 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                              |                                                                                                                                                                                                                                                                                                |                5 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                       |                8 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                                                                           |                8 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                           |                8 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[43]                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                                                               |                5 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                              | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1_n_0                                                                                                                     |               20 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                     |                9 |             32 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                              |               14 |             32 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                  | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                        |                8 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               10 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                                         |               22 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |                8 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                                                          | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                9 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                                                                | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |                9 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                          |               13 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                   | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |               12 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                   | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |               12 |             33 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                9 |             34 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                   |                6 |             35 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                7 |             35 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                7 |             35 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                                                                        | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                |                5 |             36 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                          |                9 |             36 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                                                |               18 |             37 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i[36]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                8 |             37 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w_pipe/S_READY                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |                6 |             37 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |                5 |             39 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                |                8 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK2_BUFG             |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |               17 |             40 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                 |                7 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                         |                7 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                 |                7 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |               10 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |                5 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |               11 |             41 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                7 |             41 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[34]_i_1_n_0                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |               15 |             41 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                     |               13 |             42 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                    |                6 |             42 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                    |                7 |             43 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[64]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                                |               12 |             45 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                8 |             47 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                8 |             47 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                |                8 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                |               13 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                           |                9 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               10 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               11 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                                       |               11 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               10 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               10 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_2_n_0                                                                                                                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_1_n_0                                                                                                                                                                                           |                7 |             50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_2_n_0                                                                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_1_n_0                                                                                                                                                                                       |                7 |             50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                7 |             50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                7 |             50 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                                                                          |               17 |             51 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |               20 |             51 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |               14 |             52 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |               11 |             53 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |               12 |             53 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |               12 |             57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[61]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                |               12 |             57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                |                9 |             57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                |               12 |             57 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                |               12 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                                |               13 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                |               12 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                             |               10 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                |               13 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                |               11 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                                |               11 |             58 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[63]_i_1_n_0         |                                                                                                                                                                                                                                                                                                |               13 |             60 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |               24 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[66]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |               17 |             67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/S_READY                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |               10 |             67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[67]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                |               15 |             67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[68]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                                |               11 |             67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/S_READY                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               19 |             67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[66]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               14 |             67 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/S_READY                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               12 |             68 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               11 |             68 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[73]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                                |               17 |             72 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i[73]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               14 |             74 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/S_READY                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               20 |             74 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid[12]_i_1_n_0                                                                                                                                   |               12 |             77 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid[12]_i_1_n_0                                                                                                                                       |               12 |             77 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                                                                  |               31 |             85 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY                                                                                                                                                                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |               21 |             86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY                                                                                                                                                                            | hdmi_out_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                                                                           |               21 |             86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                |               25 |             86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                   |                                                                                                                                                                                                                                                                                                |               11 |             88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                  |                                                                                                                                                                                                                                                                                                |               11 |             88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                   |                                                                                                                                                                                                                                                                                                |               11 |             88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        |                                                                                                                                                                                                                                                                                                |               11 |             88 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  | hdmi_out_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               29 |             99 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               31 |            101 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               32 |            109 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                               |                                                                                                                                                                                                                                                                                                |               20 |            109 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_1/U0/reset                                                                                                                                                                                                                                                                     |               35 |            139 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                        |               22 |            145 |
|  hdmi_out_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk                 |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |               49 |            150 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                      |               27 |            173 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                            |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |              198 |            650 |
|  hdmi_out_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |              216 |            746 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1                  |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |              259 |            769 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                |              309 |           1053 |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    66 |
| 2      |                    43 |
| 3      |                    53 |
| 4      |                    73 |
| 5      |                    30 |
| 6      |                    24 |
| 7      |                    22 |
| 8      |                    71 |
| 9      |                    12 |
| 10     |                    37 |
| 11     |                    18 |
| 12     |                    33 |
| 13     |                    11 |
| 14     |                    14 |
| 15     |                     3 |
| 16+    |                   298 |
+--------+-----------------------+


