{"TRA": 35, "CP": 21, "ACC": 60.0, "TRR": 25, "TRRC": 20, "TRRW": 5, "ACCRR": 80.0, "MISSREGS": [], "MISSCATS": ["0x40020044", "0x40020048", "0x4002004c", "0x40020050", "0x40020058", "0x4002005c", "0x40020060", "0x40020064"], "MISCAT_READ": [["Base address", "Reg address", "Reg name", "Reg cat", "Model Cat", "Read", "Write", "Correct cat", "Comments GT"], ["0x40010800", "0x4001080c", "Port output data register (GPIOx_ODR) (x=A..G)  ", "DR", "CR", 1, 1, "NO", ""], ["0x40013800", "0x40013804", "Data register (USART_DR)  ", "DR", "SR", 1, 0, "NO", ""], ["0x40020000", "0x40020044", "", "", "CR", 1, 1, "NO", ""], ["0x40020000", "0x40020058", "", "", "CR", 1, 1, "NO", ""], ["0x40021000", "0x40021004", "Clock configuration register (RCC_CFGR)   ", "C&SR", "CR", 1, 1, "NO", ""]], "NUMPER": 8, "NUMSRSITES": 5, "SRSITES": ["0x80011c4", "0x8000ca8", "0x80009be", "0x80005ec", "0x8001328"], "INTERRUPTS": [15, 53, 56, 30, 31], "NUMINTERRUPTS": 5}