synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb  8 13:13:46 2017


Command Line:  synthesis -f test_test_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = test0.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p /media/sf_Arquitectura/Practicas/p5/test/test (searchpath added)
-p /media/sf_Arquitectura/Practicas/p5/test (searchpath added)
VHDL library = work
VHDL design file = /media/sf_Arquitectura/Practicas/p5/test/test0.vhd
NGD file = test_test.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.8_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/media/sf_Arquitectura/Practicas/p5/test/test". VHDL-1504
Analyzing VHDL file /media/sf_Arquitectura/Practicas/p5/test/test0.vhd. VHDL-1481
INFO - synthesis: /media/sf_Arquitectura/Practicas/p5/test/test0.vhd(4): analyzing entity test0. VHDL-1012
INFO - synthesis: /media/sf_Arquitectura/Practicas/p5/test/test0.vhd(11): analyzing architecture test0_arch. VHDL-1010
unit test0 is not yet analyzed. VHDL-1485
unit test0 is not yet analyzed. VHDL-1485
/media/sf_Arquitectura/Practicas/p5/test/test0.vhd(4): executing test0(test0_arch)

WARNING - synthesis: /media/sf_Arquitectura/Practicas/p5/test/test0.vhd(9): replacing existing netlist test0(test0_arch). VHDL-1205
Top module name (VHDL): test0
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = test0.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in test0_drc.log.
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file test_test.ngd.

################### Begin Area Report (test0)######################
Number of register bits => 0 of 7209 (0 % )
GSR => 1
IB => 20
OB => 20
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Y_c_19_c, loads : 1
  Net : Y_c_18_c, loads : 1
  Net : Y_c_17_c, loads : 1
  Net : Y_c_16_c, loads : 1
  Net : Y_c_15_c, loads : 1
  Net : Y_c_14_c, loads : 1
  Net : Y_c_13_c, loads : 1
  Net : Y_c_12_c, loads : 1
  Net : Y_c_11_c, loads : 1
  Net : Y_c_10_c, loads : 1
################### End Clock Report ##################

Peak Memory Usage: 203.539  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.632  secs
--------------------------------------------------------------
