vhdl xil_defaultlib  \
"../../../bd/dpp_block_design/ip/dpp_block_design_DPP_module_top_0_0_0/sim/dpp_block_design_DPP_module_top_0_0_0.vhd" \
"/home/argo49/smr3891/labs/project2/project2.gen/sources_1/bd/dpp_block_design/ip/dpp_block_design_axi_smc_0/dpp_block_design_axi_smc_0_sim_netlist.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/axil.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/axif.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/tdpram.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/graysync.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/fifo.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/comblock.vhdl" \
"../../../bd/dpp_block_design/ipshared/7b64/hdl/axi_comblock.vhdl" \
"../../../bd/dpp_block_design/ip/dpp_block_design_comblock_0_0/sim/dpp_block_design_comblock_0_0.vhd" \
"/home/argo49/smr3891/labs/project2/project2.gen/sources_1/bd/dpp_block_design/ip/dpp_block_design_processing_system7_0_0/dpp_block_design_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/dpp_block_design/ip/dpp_block_design_rst_ps7_0_100M_0/sim/dpp_block_design_rst_ps7_0_100M_0.vhd" \
"../../../bd/dpp_block_design/sim/dpp_block_design.vhd" \

nosort
