

================================================================
== Vitis HLS Report for 'example_gemv'
================================================================
* Date:           Fri Feb 19 14:44:37 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- example_gemv_label1  |       18|       18|         7|          3|          1|     5|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    216|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    825|    250|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    152|    -|
|Register         |        -|   -|    539|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1364|    618|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U3  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U4  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  825| 250|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_216_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln11_2_fu_227_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln11_3_fu_242_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln11_4_fu_302_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln11_5_fu_288_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln11_6_fu_292_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln11_fu_258_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln6_fu_252_p2        |         +|   0|  0|  11|           3|           1|
    |c_d0                     |         +|   0|  0|  32|          32|          32|
    |empty_5_fu_210_p2        |         +|   0|  0|  13|           5|           5|
    |icmp_ln6_fu_192_p2       |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 216|         162|         148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |A_address0                  |  20|          4|    5|         20|
    |A_address1                  |  14|          3|    5|         15|
    |ap_NS_fsm                   |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_184_p4  |   9|          2|    3|          6|
    |b_address0                  |  20|          4|    3|         12|
    |b_address1                  |  14|          3|    3|          9|
    |i_reg_180                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 152|         31|   25|         81|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |A_load_1_reg_423                |  32|   0|   32|          0|
    |A_load_2_reg_388                |  32|   0|   32|          0|
    |A_load_3_reg_393                |  32|   0|   32|          0|
    |A_load_4_reg_418                |  32|   0|   32|          0|
    |A_load_reg_408                  |  32|   0|   32|          0|
    |add_ln11_6_reg_453              |  32|   0|   32|          0|
    |add_ln6_reg_403                 |   3|   0|    3|          0|
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |b_load_1_reg_332                |  32|   0|   32|          0|
    |b_load_2_reg_337                |  32|   0|   32|          0|
    |b_load_3_reg_352                |  32|   0|   32|          0|
    |b_load_4_reg_357                |  32|   0|   32|          0|
    |b_load_reg_317                  |  32|   0|   32|          0|
    |empty_5_reg_366                 |   5|   0|    5|          0|
    |i_reg_180                       |   3|   0|    3|          0|
    |i_reg_180_pp0_iter1_reg         |   3|   0|    3|          0|
    |icmp_ln6_reg_362                |   1|   0|    1|          0|
    |icmp_ln6_reg_362_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln11_1_reg_448              |  32|   0|   32|          0|
    |mul_ln11_2_reg_428              |  32|   0|   32|          0|
    |mul_ln11_3_reg_433              |  32|   0|   32|          0|
    |mul_ln11_4_reg_443              |  32|   0|   32|          0|
    |mul_ln11_reg_438                |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 539|   0|  539|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  example_gemv|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|    5|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|b_address0  |  out|    3|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|b_address1  |  out|    3|   ap_memory|             b|         array|
|b_ce1       |  out|    1|   ap_memory|             b|         array|
|b_q1        |   in|   32|   ap_memory|             b|         array|
|c_address0  |  out|    3|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   32|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

