Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 21:44:22 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                  904        0.098        0.000                      0                  904        4.500        0.000                       0                   335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.029        0.000                      0                  904        0.098        0.000                      0                  904        4.500        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 4.580ns (46.063%)  route 5.363ns (53.937%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.569     5.153    auto/test_shifter/CLK
    SLICE_X51Y39         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=41, routed)          0.497     6.106    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[1]_3[0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I0_O)        0.124     6.230 f  auto/test_shifter/aluUnit/M_track_failure_q_i_2__1/O
                         net (fo=27, routed)          0.767     6.997    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X51Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.121 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__1/O
                         net (fo=1, routed)           0.000     7.121    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.671 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.671    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=25, routed)          0.545     8.373    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X53Y40         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.170 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.395    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X52Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.179 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.179    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.433 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=10, routed)          0.571    11.003    auto/test_shifter/aluUnit_n_17
    SLICE_X50Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    11.841 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_6/CO[3]
                         net (fo=11, routed)          0.986    12.827    auto/test_shifter/M_reg_current_out_q_reg[15]_i_6_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.951 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_9__0/O
                         net (fo=4, routed)           0.322    13.274    auto/test_shifter/aluUnit/M_reg_current_statusPF_q_reg[0]_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.398 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_12__0/O
                         net (fo=1, routed)           0.670    14.068    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_12__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.192 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_3__1/O
                         net (fo=1, routed)           0.780    14.972    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_3__1_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124    15.096 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.096    auto/test_shifter/aluUnit_n_1
    SLICE_X51Y41         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.451    14.856    auto/test_shifter/CLK
    SLICE_X51Y41         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.031    15.125    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.879ns  (logic 4.580ns (46.360%)  route 5.299ns (53.640%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.569     5.153    auto/test_shifter/CLK
    SLICE_X51Y39         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=41, routed)          0.497     6.106    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[1]_3[0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I0_O)        0.124     6.230 f  auto/test_shifter/aluUnit/M_track_failure_q_i_2__1/O
                         net (fo=27, routed)          0.767     6.997    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X51Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.121 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__1/O
                         net (fo=1, routed)           0.000     7.121    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.671 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.671    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=25, routed)          0.545     8.373    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X53Y40         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.170 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.395    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X52Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.179 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.179    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.433 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=10, routed)          0.571    11.003    auto/test_shifter/aluUnit_n_17
    SLICE_X50Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    11.841 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_6/CO[3]
                         net (fo=11, routed)          1.516    13.357    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0_0[0]
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.481 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_35/O
                         net (fo=1, routed)           0.617    14.099    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_35_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.223 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0/O
                         net (fo=1, routed)           0.161    14.384    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.508 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=1, routed)           0.401    14.909    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.033 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.033    auto/test_shifter/aluUnit_n_0
    SLICE_X53Y43         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    14.857    auto/test_shifter/CLK
    SLICE_X53Y43         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.029    15.124    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 5.041ns (51.321%)  route 4.781ns (48.679%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.567     5.151    auto/test_multiply/CLK
    SLICE_X57Y37         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  auto/test_multiply/M_current_test_case_register_q_reg[4]/Q
                         net (fo=18, routed)          1.060     6.668    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[4]
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_7/O
                         net (fo=4, routed)           0.580     7.372    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[8])
                                                      3.841    11.213 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=3, routed)           1.016    12.228    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X51Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.352 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_15__0/O
                         net (fo=5, routed)           0.692    13.044    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_15__0_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I2_O)        0.124    13.168 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__0/O
                         net (fo=3, routed)           0.522    13.690    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.814 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=2, routed)           0.614    14.428    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I1_O)        0.124    14.552 f  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__2/O
                         net (fo=2, routed)           0.298    14.850    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.974 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    14.974    auto/test_multiply/alu_unit_n_18
    SLICE_X51Y37         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.448    14.853    auto/test_multiply/CLK
    SLICE_X51Y37         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)        0.032    15.109    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 5.041ns (51.539%)  route 4.740ns (48.461%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.567     5.151    auto/test_multiply/CLK
    SLICE_X57Y37         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  auto/test_multiply/M_current_test_case_register_q_reg[4]/Q
                         net (fo=18, routed)          1.060     6.668    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[4]
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_7/O
                         net (fo=4, routed)           0.580     7.372    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[8])
                                                      3.841    11.213 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=3, routed)           1.016    12.228    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X51Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.352 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_15__0/O
                         net (fo=5, routed)           0.692    13.044    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_15__0_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I2_O)        0.124    13.168 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__0/O
                         net (fo=3, routed)           0.517    13.685    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__0_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.809 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1/O
                         net (fo=1, routed)           0.403    14.213    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1_n_0
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124    14.337 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__2/O
                         net (fo=1, routed)           0.472    14.808    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__2_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I0_O)        0.124    14.932 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    14.932    auto/test_multiply/M_track_failure_d
    SLICE_X50Y36         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.447    14.852    auto/test_multiply/CLK
    SLICE_X50Y36         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)        0.079    15.155    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 5.041ns (51.977%)  route 4.657ns (48.023%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.567     5.151    auto/test_multiply/CLK
    SLICE_X57Y37         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  auto/test_multiply/M_current_test_case_register_q_reg[4]/Q
                         net (fo=18, routed)          1.060     6.668    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[4]
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_7/O
                         net (fo=4, routed)           0.580     7.372    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[8])
                                                      3.841    11.213 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=3, routed)           1.016    12.228    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X51Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.352 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_15__0/O
                         net (fo=5, routed)           0.692    13.044    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_15__0_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I2_O)        0.124    13.168 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__0/O
                         net (fo=3, routed)           0.522    13.690    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.814 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=2, routed)           0.614    14.428    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__2/O
                         net (fo=2, routed)           0.174    14.726    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.850 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.850    auto/test_multiply/alu_unit_n_19
    SLICE_X52Y37         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.448    14.853    auto/test_multiply/CLK
    SLICE_X52Y37         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X52Y37         FDRE (Setup_fdre_C_D)        0.081    15.158    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 4.456ns (50.805%)  route 4.315ns (49.195%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.569     5.153    auto/test_shifter/CLK
    SLICE_X51Y39         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=41, routed)          0.497     6.106    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[1]_3[0]
    SLICE_X50Y39         LUT3 (Prop_lut3_I0_O)        0.124     6.230 f  auto/test_shifter/aluUnit/M_track_failure_q_i_2__1/O
                         net (fo=27, routed)          0.767     6.997    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X51Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.121 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__1/O
                         net (fo=1, routed)           0.000     7.121    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.671 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.671    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=25, routed)          0.545     8.373    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X53Y40         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.170 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.395    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X52Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.179 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.179    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.433 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=10, routed)          0.571    11.003    auto/test_shifter/aluUnit_n_17
    SLICE_X50Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    11.841 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_6/CO[3]
                         net (fo=11, routed)          1.082    12.923    auto/test_shifter/M_reg_current_out_q_reg[15]_i_6_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.047 r  auto/test_shifter/M_reg_current_out_q[15]_i_12/O
                         net (fo=1, routed)           0.149    13.196    auto/test_shifter/M_reg_current_out_q[15]_i_12_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.320 r  auto/test_shifter/M_reg_current_out_q[15]_i_4__0/O
                         net (fo=1, routed)           0.480    13.800    auto/test_shifter/M_reg_current_out_q[15]_i_4__0_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.924 r  auto/test_shifter/M_reg_current_out_q[15]_i_2__1/O
                         net (fo=1, routed)           0.000    13.924    auto/test_shifter/M_reg_current_out_d0_in[15]
    SLICE_X55Y40         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    14.855    auto/test_shifter/CLK
    SLICE_X55Y40         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.031    15.110    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.980ns (35.053%)  route 5.521ns (64.947%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.636     5.220    auto/test_adder/CLK
    SLICE_X64Y40         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  auto/test_adder/M_current_test_case_register_q_reg[0]/Q
                         net (fo=41, routed)          0.997     6.736    auto/test_adder/alu_unit/Q[0]
    SLICE_X63Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.860 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.407     7.267    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.391 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          1.024     8.415    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X59Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.050 r  auto/test_adder/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.050    auto/test_adder/alu_unit/out_intermediate0_carry_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.164    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  auto/test_adder/alu_unit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.278    auto/test_adder/alu_unit/out_intermediate0_carry__1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  auto/test_adder/alu_unit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.850    10.441    auto/test_adder/alu_unit/M_adderUnit_n
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.334    10.775 r  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.606    11.381    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332    11.713 f  auto/test_adder/alu_unit/M_track_failure_q_i_26/O
                         net (fo=7, routed)           0.655    12.368    auto/test_adder/alu_unit/M_track_failure_q_i_26_n_0
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.492 f  auto/test_adder/alu_unit/M_track_failure_q_i_10/O
                         net (fo=3, routed)           0.421    12.913    auto/test_adder/alu_unit/M_track_failure_q_i_10_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.037 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_3/O
                         net (fo=1, routed)           0.560    13.598    auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_3_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.722 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.722    auto/test_adder/alu_unit_n_20
    SLICE_X63Y42         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.518    14.923    auto/test_adder/CLK
    SLICE_X63Y42         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X63Y42         FDRE (Setup_fdre_C_D)        0.029    15.190    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 2.980ns (35.144%)  route 5.499ns (64.856%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.636     5.220    auto/test_adder/CLK
    SLICE_X64Y40         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  auto/test_adder/M_current_test_case_register_q_reg[0]/Q
                         net (fo=41, routed)          0.997     6.736    auto/test_adder/alu_unit/Q[0]
    SLICE_X63Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.860 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.407     7.267    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.391 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          1.024     8.415    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X59Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.050 r  auto/test_adder/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.050    auto/test_adder/alu_unit/out_intermediate0_carry_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.164    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  auto/test_adder/alu_unit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.278    auto/test_adder/alu_unit/out_intermediate0_carry__1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  auto/test_adder/alu_unit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.850    10.441    auto/test_adder/alu_unit/M_adderUnit_n
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.334    10.775 f  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.606    11.381    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332    11.713 r  auto/test_adder/alu_unit/M_track_failure_q_i_26/O
                         net (fo=7, routed)           0.655    12.368    auto/test_adder/alu_unit/M_track_failure_q_i_26_n_0
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.492 r  auto/test_adder/alu_unit/M_track_failure_q_i_10/O
                         net (fo=3, routed)           0.510    13.002    auto/test_adder/alu_unit/M_track_failure_q_i_10_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  auto/test_adder/alu_unit/M_track_failure_q_i_3/O
                         net (fo=1, routed)           0.450    13.576    auto/test_adder/alu_unit/M_track_failure_q_i_3_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  auto/test_adder/alu_unit/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    13.700    auto/test_adder/M_track_failure_d
    SLICE_X63Y41         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.518    14.923    auto/test_adder/CLK
    SLICE_X63Y41         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)        0.029    15.190    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.700    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 2.980ns (35.570%)  route 5.398ns (64.430%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.636     5.220    auto/test_adder/CLK
    SLICE_X64Y40         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  auto/test_adder/M_current_test_case_register_q_reg[0]/Q
                         net (fo=41, routed)          0.997     6.736    auto/test_adder/alu_unit/Q[0]
    SLICE_X63Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.860 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.407     7.267    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.391 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          1.024     8.415    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X59Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     9.050 r  auto/test_adder/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.050    auto/test_adder/alu_unit/out_intermediate0_carry_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.164    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  auto/test_adder/alu_unit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.278    auto/test_adder/alu_unit/out_intermediate0_carry__1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.591 r  auto/test_adder/alu_unit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.850    10.441    auto/test_adder/alu_unit/M_adderUnit_n
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.334    10.775 f  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.605    11.380    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I2_O)        0.332    11.712 r  auto/test_adder/alu_unit/M_track_failure_q_i_5/O
                         net (fo=2, routed)           0.647    12.359    auto/test_adder/alu_unit/M_track_failure_q_i_5_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.483 r  auto/test_adder/alu_unit/M_track_failure_q_i_2/O
                         net (fo=2, routed)           0.437    12.920    auto/test_adder/alu_unit/M_track_failure_q_i_2_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.044 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2/O
                         net (fo=1, routed)           0.431    13.474    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.598 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.598    auto/test_adder/alu_unit_n_19
    SLICE_X63Y40         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.517    14.922    auto/test_adder/CLK
    SLICE_X63Y40         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X63Y40         FDRE (Setup_fdre_C_D)        0.031    15.191    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 4.409ns (58.346%)  route 3.148ns (41.654%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.643     5.227    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y10          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.236 r  manual/aluUnit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.770    10.005    manual/aluUnit/multiplyUnit/out0_n_100
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.129 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.685    10.814    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           0.951    11.889    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X59Y31         LUT4 (Prop_lut4_I3_O)        0.152    12.041 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.742    12.784    manual/M_segs_d[5]
    SLICE_X55Y33         FDRE                                         r  manual/M_segs_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.445    14.850    manual/CLK
    SLICE_X55Y33         FDRE                                         r  manual/M_segs_q_reg[5]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)       -0.263    14.825    manual/M_segs_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  2.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.038    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_7
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.961    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.015    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.051 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.051    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_5
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.961    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.026    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.074 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.074    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_6
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.076 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.076    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.961    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.051    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.961    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.051    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3_n_6
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.961    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.000    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.054    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X59Y51         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y51         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.961    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.000    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.065 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.065    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3_n_5
    SLICE_X59Y51         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X59Y51         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y35   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y34   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y39   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y39   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y39   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y39   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y38   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y39   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39   auto/test_shifter/M_reg_current_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y39   auto/test_shifter/M_reg_current_out_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y39   auto/test_shifter/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   auto/test_shifter/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   auto/test_shifter/M_reg_current_out_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   auto/test_shifter/M_reg_current_out_q_reg[14]/C



