{"vcs1":{"timestamp_begin":1697787903.634188332, "rt":0.81, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1697787904.518628635, "rt":0.57, "ut":0.19, "st":0.04}}
{"link":{"timestamp_begin":1697787905.129862478, "rt":0.20, "ut":0.12, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1697787903.340422920}
{"VCS_COMP_START_TIME": 1697787903.340422920}
{"VCS_COMP_END_TIME": 1697787906.147547874}
{"VCS_USER_OPTIONS": "/home/Ethanchen/verilog/vloglab_21f/Lab1/mux.v /home/Ethanchen/verilog/vloglab_21f/Lab1/mux_test.v -R -full64 -xprop +v2k -debug_access+all"}
{"vcs1": {"peak_mem": 324048}}
{"stitch_vcselab": {"peak_mem": 207476}}
