;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV 504, <-20
	ADD 30, 9
	ADD 30, 9
	SPL 188, @72
	ADD 290, 60
	SPL 0, #400
	SPL 0, <792
	MOV -9, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 30
	CMP -207, <-126
	MOV 504, <-20
	MOV -507, <-27
	CMP <0, @2
	SUB #72, @270
	JMP -7, @-25
	SPL <121, 106
	MOV -7, <-25
	JMP <127, 106
	JMP <127, 106
	SPL 700, <476
	ADD 210, 60
	SPL 188, @72
	SLT -100, -100
	JMP -7, @-25
	JMP <927, 156
	MOV -1, <-20
	SUB @121, 106
	JMP <127, 106
	MOV -1, <-20
	SUB @12, @10
	JMP -407, @-25
	JMP -7, @-25
	JMP <127, 106
	SUB @0, @2
	MOV -507, <-27
	MOV -507, <-27
	ADD 210, 60
	CMP -207, <-126
	MOV -1, <-20
	SPL 188, @72
	JMZ <127, 106
	MOV -9, <-20
	SUB 110, 60
	SPL 0, <402
	SPL 0, <792
	CMP -207, <-126
	SPL 0, <792
	ADD 30, 9
