# RISC V CPU Implemented in verilog

This project demonstrated a simple RISC V CPU implemented in verilog