
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119448                       # Number of seconds simulated
sim_ticks                                119447991684                       # Number of ticks simulated
final_tick                               1177306812997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131255                       # Simulator instruction rate (inst/s)
host_op_rate                                   165761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3552650                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918060                       # Number of bytes of host memory used
host_seconds                                 33622.23                       # Real time elapsed on the host
sim_insts                                  4413088742                       # Number of instructions simulated
sim_ops                                    5573261209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2105344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2272896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       922112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1288320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6595200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2498560                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2498560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16448                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17757                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7204                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10065                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51525                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19520                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19520                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17625612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19028332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7719778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10785615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55213988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20917556                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20917556                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20917556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17625612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19028332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7719778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10785615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76131544                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143394949                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23170006                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19081663                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930621                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9400333                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668699                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437204                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87633                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104446500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128024560                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23170006                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105903                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27186192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6255817                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5061186                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12099758                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140987158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113800966     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782296      1.97%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361111      1.67%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380414      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271066      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124154      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779480      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977718      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13509953      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140987158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161582                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.892811                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103272596                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6480167                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26837816                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109742                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4286828                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729280                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154419990                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51061                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4286828                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103787767                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3932932                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1381755                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26421731                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176137                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152976990                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2104                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401991                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625079                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        22699                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214030572                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713041806                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713041806                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45771347                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33601                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17579                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3812644                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15183953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310632                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696495                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149119225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139202615                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107384                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25167501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57046965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1556                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140987158                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987343                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584115                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83605410     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23723763     16.83%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958017      8.48%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811554      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902770      4.90%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2707846      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062680      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119178      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95940      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140987158                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976246     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156869     12.02%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172326     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114967713     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013379      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361993     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843508      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139202615                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.970764                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305441                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420805213                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174320996                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135091770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140508056                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202524                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2971824                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157754                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4286828                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3246190                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251617                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149152825                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15183953                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899424                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17578                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13130                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232551                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136831380                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112030                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371235                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953908                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293313                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.954227                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135098171                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135091770                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81535807                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221178093                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.942096                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368643                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26738590                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955557                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136700330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895550                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711755                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87605668     64.09%     64.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22499870     16.46%     80.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808143      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818225      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767329      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536319      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562148      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093738      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008890      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136700330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008890                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282851946                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302608099                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2407791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.433949                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.433949                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697375                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697375                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618340410                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186414898                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145798168                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143394949                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23830900                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19312056                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065509                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9602616                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9146975                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2547764                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91543                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103894294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131174476                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23830900                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11694739                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28660989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6714414                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2976721                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12125260                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1667839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140134871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111473882     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2693765      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2055362      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5043649      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1138464      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1630854      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231965      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          775825      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14091105     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140134871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166191                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.914778                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102677674                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4563916                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28219895                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113335                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4560042                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4113047                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42829                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158273344                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81426                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4560042                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103548227                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1277725                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1818779                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27453128                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1476962                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156652171                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18144                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        272339                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       613623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       152242                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    220065783                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729635037                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729635037                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173624258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46441505                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38365                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21545                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5072290                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15133943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7377156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125470                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1640687                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153875087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38350                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142881489                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       191128                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28160943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     61077120                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4714                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140134871                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565929                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80315165     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25117523     17.92%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11748187      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8618388      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7663749      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3042815      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3010636      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       467723      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150685      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140134871                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573160     68.51%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118588     14.17%     82.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144920     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119926072     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2147256      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16818      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13486215      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7305128      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142881489                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.996419                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             836668                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426925645                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182074804                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139289391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143718157                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       351792                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3707305                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1075                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230871                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4560042                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         791506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92735                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153913437                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15133943                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7377156                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21532                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1122012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302361                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140308247                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12959772                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2573242                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20263051                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19927689                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7303279                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.978474                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139472269                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139289391                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83552732                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231511432                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.971369                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360901                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101715198                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124915925                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28998828                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068454                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135574829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921380                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694128                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84344734     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23968220     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10562265      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5532891      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4412563      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1585441      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1348140      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1006395      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2814180      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135574829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101715198                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124915925                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18572921                       # Number of memory references committed
system.switch_cpus1.commit.loads             11426636                       # Number of loads committed
system.switch_cpus1.commit.membars              16818                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17948026                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112553744                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2543064                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2814180                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286675402                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312389764                       # The number of ROB writes
system.switch_cpus1.timesIdled                  70419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3260078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101715198                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124915925                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101715198                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409769                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409769                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709336                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709336                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632659120                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194012260                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148033208                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33636                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143394949                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24010141                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19470865                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2050620                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9774371                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9237400                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2583130                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95216                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104865882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131295526                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24010141                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11820530                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28888445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6674758                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2812045                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12249721                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1610497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141164349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112275904     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2030364      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3722032      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3374931      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2149655      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1764300      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1021852      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1066014      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13759297      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141164349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167441                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915622                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103803589                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4202239                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28516433                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47921                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4594161                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4152377                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3820                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158848457                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30029                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4594161                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104642570                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1079711                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1935534                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27706233                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1206134                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157078298                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        227285                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521473                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222189116                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731437811                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731437811                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175918629                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46270487                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34643                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17322                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4340208                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14884491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7391371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84244                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1655484                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154107533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143231730                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161391                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27005894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59200094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141164349                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.014645                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560368                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81174095     57.50%     57.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24686159     17.49%     74.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12982541      9.20%     84.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7503331      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8305999      5.88%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3082610      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2739073      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       525316      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165225      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141164349                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574032     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117963     14.16%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141252     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120615121     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2026749      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17321      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13219069      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7353470      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143231730                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.998862                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             833247                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428622447                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181148284                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140081279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144064977                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       277361                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3416391                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126412                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4594161                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         701711                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106030                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154142177                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14884491                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7391371                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17322                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2289872                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140864279                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12695532                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2367451                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20048638                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20045445                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7353106                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.982352                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140209727                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140081279                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81743854                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229574147                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.976891                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102454485                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126151317                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27991264                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2072787                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136570188                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.923711                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693979                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84678088     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24037862     17.60%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11942702      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4061957      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5000939      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1753686      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1234110      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1021418      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2839426      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136570188                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102454485                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126151317                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18733059                       # Number of memory references committed
system.switch_cpus2.commit.loads             11468100                       # Number of loads committed
system.switch_cpus2.commit.membars              17322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18208527                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113652666                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2601842                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2839426                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287873343                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312879510                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2230600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102454485                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126151317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102454485                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.399597                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.399597                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.714492                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.714492                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634259178                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196080951                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148043887                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34644                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143394949                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22224672                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18320134                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1985104                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9131918                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8521659                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2333212                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87744                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108326170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122064507                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22224672                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10854871                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25515070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5869696                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3256591                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12566653                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140949191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.063503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.483737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115434121     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1327307      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1878933      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2465043      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762862      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2055768      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184090      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1743767      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12097300      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140949191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154989                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.851247                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107134345                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4847017                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25058316                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58385                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851127                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3550536                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147311887                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851127                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107872591                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1050078                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2469645                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24381589                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1324155                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146334020                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          895                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266442                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          711                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204074000                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683638342                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683638342                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166785459                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37288509                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38895                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22614                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3999660                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13907848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7226955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119278                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1577645                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142225586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133123993                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26535                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20422725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48184737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6293                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140949191                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944482                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505174                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84617174     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22688784     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12572119      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8102279      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7438989      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2963963      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801937      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514827      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249119      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140949191                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64023     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94445     33.47%     56.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123701     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111765855     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2029352      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16281      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12140718      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7171787      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133123993                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.928373                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282169                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002120                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407505879                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162687494                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130576689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133406162                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323999                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2901741                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172404                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851127                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         789561                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107543                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142264439                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1325011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13907848                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7226955                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22573                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287285                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131320746                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11974605                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1803245                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19144870                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18402295                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7170265                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.915798                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130576905                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130576689                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76482547                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207774931                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.910609                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368103                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97677888                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120050345                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22221614                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017745                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137098064                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.875653                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682939                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88434886     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23397420     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9191465      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4727469      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4124763      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981475      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1717327      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808873      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2714386      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137098064                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97677888                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120050345                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18060652                       # Number of memory references committed
system.switch_cpus3.commit.loads             11006105                       # Number of loads committed
system.switch_cpus3.commit.membars              16280                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17217968                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108209160                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2449538                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2714386                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276655637                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288395117                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2445758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97677888                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120050345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97677888                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.468039                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.468039                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.681181                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.681181                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591722980                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181171788                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137978614                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32560                       # number of misc regfile writes
system.l2.replacements                          51528                       # number of replacements
system.l2.tagsinuse                      32767.957141                       # Cycle average of tags in use
system.l2.total_refs                          2259831                       # Total number of references to valid blocks.
system.l2.sampled_refs                          84296                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.808283                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           451.558349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.720975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6150.397696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.292144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5032.302943                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.002781                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2657.020121                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.523975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3664.610556                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4657.812550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3816.340066                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2761.607220                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3548.767765                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013780                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.187695                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.153574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.081086                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.111835                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.142145                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.116465                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.084278                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.108300                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81314                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56525                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32690                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41005                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  211534                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            73860                       # number of Writeback hits
system.l2.Writeback_hits::total                 73860                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32690                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41005                       # number of demand (read+write) hits
system.l2.demand_hits::total                   211534                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81314                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56525                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32690                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41005                       # number of overall hits
system.l2.overall_hits::total                  211534                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16448                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17757                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7204                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10056                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 51516                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17757                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10065                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51525                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16448                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17757                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7204                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10065                       # number of overall misses
system.l2.overall_misses::total                 51525                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1792417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3360054302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2250928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3475371568                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2540443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1481094782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2363534                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2018875224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10344343198                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1914176                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1914176                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1792417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3360054302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2250928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3475371568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2540443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1481094782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2363534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2020789400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10346257374                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1792417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3360054302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2250928                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3475371568                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2540443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1481094782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2363534                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2020789400                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10346257374                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39894                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              263050                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        73860                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             73860                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39894                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51070                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               263059                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39894                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51070                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              263059                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.168245                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.239048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.180579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.196941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.195841                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.168245                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.239048                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.180579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.197082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195869                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.168245                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.239048                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.180579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.197082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195869                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 179241.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204283.457077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 173148.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 195718.396576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 181460.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205593.390061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 168823.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200763.248210                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200798.648925                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 212686.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 212686.222222                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 179241.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204283.457077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 173148.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 195718.396576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 181460.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205593.390061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 168823.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200773.909588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200800.725357                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 179241.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204283.457077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 173148.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 195718.396576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 181460.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205593.390061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 168823.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200773.909588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200800.725357                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19520                       # number of writebacks
system.l2.writebacks::total                     19520                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17757                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10056                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            51516                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51525                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51525                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1210335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2402410735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1493314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2440805215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1723233                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1061583806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1547214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1432780250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7343554102                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      1387986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1387986                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1210335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2402410735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1493314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2440805215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1723233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1061583806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1547214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1434168236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7344942088                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1210335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2402410735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1493314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2440805215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1723233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1061583806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1547214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1434168236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7344942088                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.239048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.180579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.196941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.195841                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.168245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.239048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.180579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.197082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.168245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.239048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.180579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.197082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195869                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121033.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146060.963947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 114870.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 137455.944979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 123088.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147360.328429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 110515.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142480.136237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142548.996467                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 154220.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 154220.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 121033.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146060.963947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 114870.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 137455.944979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 123088.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 147360.328429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 110515.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142490.634476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142551.035187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 121033.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146060.963947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 114870.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 137455.944979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 123088.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 147360.328429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 110515.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142490.634476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142551.035187                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.833290                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012107409                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840195.289091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.833290                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015758                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881143                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12099748                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12099748                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12099748                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12099748                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12099748                       # number of overall hits
system.cpu0.icache.overall_hits::total       12099748                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1980417                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1980417                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1980417                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1980417                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1980417                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1980417                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12099758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12099758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12099758                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12099758                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12099758                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12099758                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198041.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198041.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198041.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198041.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198041.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198041.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1875617                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1875617                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1875617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1875617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1875617                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1875617                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 187561.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 187561.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 187561.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 187561.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 187561.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 187561.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97762                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191226338                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98018                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1950.930829                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513891                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486109                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916070                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083930                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10961875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10961875                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17179                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18671315                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18671315                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18671315                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18671315                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403176                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403261                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39996585336                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39996585336                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8210848                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8210848                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40004796184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40004796184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40004796184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40004796184                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074576                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074576                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074576                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074576                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021141                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021141                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021141                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021141                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99203.785285                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99203.785285                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96598.211765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96598.211765                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99203.236078                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99203.236078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99203.236078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99203.236078                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20278                       # number of writebacks
system.cpu0.dcache.writebacks::total            20278                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305414                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305499                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97762                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97762                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97762                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97762                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8928643850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8928643850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8928643850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8928643850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8928643850                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8928643850                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005125                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005125                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005125                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005125                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91330.413146                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91330.413146                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91330.413146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91330.413146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91330.413146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91330.413146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996231                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017205998                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050818.544355                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996231                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12125243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12125243                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12125243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12125243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12125243                       # number of overall hits
system.cpu1.icache.overall_hits::total       12125243                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2981618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2981618                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2981618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2981618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2981618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2981618                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12125260                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12125260                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12125260                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12125260                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12125260                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12125260                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175389.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175389.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175389.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175389.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175389.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175389.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2365291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2365291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2365291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2365291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2365291                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2365291                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181945.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181945.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181945.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181945.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181945.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181945.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74282                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180640904                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74538                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2423.473986                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.748672                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.251328                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901362                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098638                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9756603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9756603                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7112649                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7112649                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21274                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16818                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16818                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16869252                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16869252                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16869252                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16869252                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178187                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178187                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178187                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178187                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19696097957                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19696097957                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19696097957                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19696097957                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19696097957                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19696097957                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9934790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9934790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7112649                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7112649                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16818                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16818                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17047439                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17047439                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17047439                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17047439                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017936                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017936                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010452                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010452                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010452                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010452                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110536.110698                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110536.110698                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110536.110698                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110536.110698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110536.110698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110536.110698                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19969                       # number of writebacks
system.cpu1.dcache.writebacks::total            19969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103905                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103905                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103905                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103905                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74282                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74282                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74282                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7343854294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7343854294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7343854294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7343854294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7343854294                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7343854294                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98864.520261                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98864.520261                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98864.520261                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98864.520261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98864.520261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98864.520261                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996686                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015209578                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192677.274298                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996686                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12249704                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12249704                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12249704                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12249704                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12249704                       # number of overall hits
system.cpu2.icache.overall_hits::total       12249704                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3339033                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3339033                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3339033                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3339033                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3339033                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3339033                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12249721                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12249721                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12249721                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12249721                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12249721                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12249721                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 196413.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 196413.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 196413.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 196413.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 196413.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 196413.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2656643                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2656643                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2656643                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2656643                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2656643                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2656643                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 189760.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 189760.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 189760.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 189760.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 189760.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 189760.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39894                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168913644                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40150                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4207.064608                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.872646                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.127354                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9548350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9548350                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7230886                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7230886                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17322                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16779236                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16779236                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16779236                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16779236                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120725                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120725                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120725                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120725                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120725                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120725                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13837068062                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13837068062                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13837068062                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13837068062                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13837068062                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13837068062                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9669075                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9669075                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7230886                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7230886                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16899961                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16899961                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16899961                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16899961                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012486                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114616.426275                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114616.426275                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114616.426275                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114616.426275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114616.426275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114616.426275                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10101                       # number of writebacks
system.cpu2.dcache.writebacks::total            10101                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80831                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80831                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80831                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80831                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39894                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39894                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39894                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39894                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3683469545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3683469545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3683469545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3683469545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3683469545                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3683469545                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92331.416880                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92331.416880                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92331.416880                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92331.416880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92331.416880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92331.416880                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995901                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015790058                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043843.175050                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995901                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12566637                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12566637                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12566637                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12566637                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12566637                       # number of overall hits
system.cpu3.icache.overall_hits::total       12566637                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2871610                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2871610                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2871610                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2871610                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2871610                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2871610                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12566653                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12566653                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12566653                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12566653                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12566653                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12566653                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 179475.625000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 179475.625000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 179475.625000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 179475.625000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 179475.625000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 179475.625000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2479934                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2479934                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2479934                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2479934                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2479934                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2479934                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177138.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177138.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177138.142857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177138.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177138.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177138.142857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51070                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172437430                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51326                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3359.650664                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.216026                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.783974                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8916641                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8916641                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7018140                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7018140                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17208                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17208                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16280                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16280                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15934781                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15934781                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15934781                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15934781                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148855                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148855                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2860                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2860                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151715                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151715                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151715                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151715                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17022718301                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17022718301                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    454523233                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    454523233                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  17477241534                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17477241534                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  17477241534                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17477241534                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9065496                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9065496                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7021000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7021000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16086496                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16086496                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16086496                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16086496                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016420                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016420                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009431                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009431                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009431                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009431                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114357.719264                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114357.719264                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158924.207343                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158924.207343                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115197.848163                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115197.848163                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115197.848163                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115197.848163                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1380920                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 106224.615385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23512                       # number of writebacks
system.cpu3.dcache.writebacks::total            23512                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97794                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97794                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2851                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2851                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100645                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100645                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100645                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100645                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51061                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51061                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51070                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51070                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4807594676                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4807594676                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1988876                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1988876                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4809583552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4809583552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4809583552                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4809583552                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94153.946770                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94153.946770                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 220986.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 220986.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94176.298257                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94176.298257                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94176.298257                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94176.298257                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
