

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Tue Dec 31 16:01:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     3.903|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  113|  15845|  113|  15845|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |                 |   Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |- Loop 1         |  108|  15840| 108 ~ 990 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|          1|          1|          1| 10 ~ 31 |    yes   |
        | + Loop 1.2      |   84|    924|  12 ~ 33  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |    8|     29|          3|          1|          1|  7 ~ 28 |    yes   |
        | + Loop 1.3      |    8|     29|          1|          1|          1|  8 ~ 29 |    yes   |
        +-----------------+-----+-------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    613|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    272|    -|
|Register         |        -|      -|     492|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     492|    885|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_329_p2     |     *    |      0|  0|  33|           7|           5|
    |mul_ln13_fu_385_p2       |     *    |      0|  0|  33|           7|           7|
    |add_ln13_11_fu_595_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_12_fu_600_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_412_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_2_fu_417_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_3_fu_427_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_352_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_5_fu_362_p2     |     +    |      0|  0|  16|           5|           5|
    |add_ln13_6_fu_585_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_590_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_366_p2     |     +    |      0|  0|  16|           1|           5|
    |add_ln13_9_fu_436_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_fu_312_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln20_1_fu_507_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln20_2_fu_539_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln20_fu_470_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln23_1_fu_486_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln23_3_fu_555_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln23_fu_481_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln31_1_fu_522_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln31_fu_502_p2       |     +    |      0|  0|  19|          14|          14|
    |add_ln40_fu_549_p2       |     +    |      0|  0|  19|          14|           1|
    |depth_fu_449_p2          |     +    |      0|  0|  15|           5|           1|
    |empty_35_fu_347_p2       |     +    |      0|  0|  15|           2|           5|
    |empty_36_fu_357_p2       |     +    |      0|  0|  15|           1|           5|
    |height_fu_496_p2         |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_476_p2        |     +    |      0|  0|  19|          14|          14|
    |o_count_4_fu_579_p2      |     +    |      0|  0|  23|          16|           1|
    |o_count_6_fu_528_p2      |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_444_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_459_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_491_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln26_fu_511_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln44_fu_568_p2      |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 613|         324|         259|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  62|         15|    1|         15|
    |ap_enable_reg_pp1_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_o_count_3_phi_fu_281_p4  |   9|          2|   14|         28|
    |depth_0_reg_213                     |   9|          2|    5|         10|
    |height_0_reg_267                    |   9|          2|    5|         10|
    |i_count_0_reg_201                   |   9|          2|   14|         28|
    |i_count_1_reg_256                   |   9|          2|   14|         28|
    |i_count_2_reg_289                   |   9|          2|   14|         28|
    |indvars_iv10_reg_179                |   9|          2|   14|         28|
    |indvars_iv2_reg_149                 |   9|          2|    5|         10|
    |indvars_iv_reg_159                  |   9|          2|    5|         10|
    |o_count_0_reg_189                   |   9|          2|   16|         32|
    |o_count_1_reg_224                   |   9|          2|   16|         32|
    |o_count_2_reg_245                   |   9|          2|   14|         28|
    |o_count_3_reg_278                   |   9|          2|   14|         28|
    |o_count_5_reg_299                   |   9|          2|   16|         32|
    |o_count_reg_234                     |   9|          2|   14|         28|
    |output_r_address0                   |  33|          6|   14|         84|
    |output_r_d0                         |  15|          3|   16|         48|
    |phi_ln13_reg_169                    |   9|          2|   14|         28|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 272|         60|  227|        539|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_4_reg_658               |   5|   0|    5|          0|
    |add_ln13_8_reg_671               |   5|   0|    5|          0|
    |add_ln13_9_reg_723               |   5|   0|    5|          0|
    |add_ln13_reg_618                 |   5|   0|    5|          0|
    |add_ln20_1_reg_776               |  16|   0|   16|          0|
    |add_ln20_2_reg_805               |  14|   0|   14|          0|
    |add_ln23_1_reg_756               |  16|   0|   16|          0|
    |add_ln23_3_reg_815               |  14|   0|   14|          0|
    |add_ln31_reg_771                 |  14|   0|   14|          0|
    |add_ln40_reg_810                 |  14|   0|   14|          0|
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |depth_0_reg_213                  |   5|   0|    5|          0|
    |depth_reg_738                    |   5|   0|    5|          0|
    |empty_35_reg_649                 |   5|   0|    5|          0|
    |empty_36_reg_664                 |   5|   0|    5|          0|
    |empty_reg_634                    |  10|   0|   10|          0|
    |height_0_reg_267                 |   5|   0|    5|          0|
    |height_reg_766                   |   5|   0|    5|          0|
    |i_count_0_reg_201                |  14|   0|   14|          0|
    |i_count_1_reg_256                |  14|   0|   14|          0|
    |i_count_2_reg_289                |  14|   0|   14|          0|
    |i_count_reg_751                  |  14|   0|   14|          0|
    |icmp_ln26_reg_781                |   1|   0|    1|          0|
    |icmp_ln26_reg_781_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv10_reg_179             |  14|   0|   14|          0|
    |indvars_iv2_reg_149              |   5|   0|    5|          0|
    |indvars_iv_reg_159               |   5|   0|    5|          0|
    |input_load_reg_800               |  16|   0|   16|          0|
    |mul_ln13_1_reg_629               |  12|   0|   12|          0|
    |mul_ln13_reg_687                 |  14|   0|   14|          0|
    |o_count_0_reg_189                |  16|   0|   16|          0|
    |o_count_1_reg_224                |  16|   0|   16|          0|
    |o_count_2_reg_245                |  14|   0|   14|          0|
    |o_count_3_reg_278                |  14|   0|   14|          0|
    |o_count_3_reg_278_pp1_iter1_reg  |  14|   0|   14|          0|
    |o_count_5_reg_299                |  16|   0|   16|          0|
    |o_count_6_reg_795                |  14|   0|   14|          0|
    |o_count_reg_234                  |  14|   0|   14|          0|
    |p_cast5_reg_707                  |   5|   0|   16|         11|
    |p_cast9_reg_697                  |   5|   0|   16|         11|
    |phi_ln13_reg_169                 |  14|   0|   14|          0|
    |sext_ln5_1_reg_624               |   7|   0|    7|          0|
    |trunc_ln13_1_reg_639             |   5|   0|    5|          0|
    |trunc_ln13_2_reg_729             |   5|   0|    5|          0|
    |trunc_ln13_reg_611               |   5|   0|    5|          0|
    |trunc_ln23_reg_644               |   5|   0|    5|          0|
    |zext_ln13_2_reg_682              |   7|   0|   14|          7|
    |zext_ln13_5_reg_692              |  12|   0|   16|          4|
    |zext_ln13_6_reg_712              |  10|   0|   14|          4|
    |zext_ln13_reg_676                |   5|   0|   14|          9|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 492|   0|  538|         46|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-2 : II = 1, D = 1, States = { 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 15 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 9 
15 --> 16 15 
16 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/padding2d.cpp:5]   --->   Operation 17 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i6 %input_width_read to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 18 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 2, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 19 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/padding2d.cpp:5]   --->   Operation 20 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i6 %input_height_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 21 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %add_ln13 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 22 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %sext_ln5_1 to i12" [../layers_c/padding2d.cpp:13]   --->   Operation 23 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.74ns)   --->   "%mul_ln13_1 = mul i12 %zext_ln13_4, %zext_ln13_1" [../layers_c/padding2d.cpp:13]   --->   Operation 24 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i12 %mul_ln13_1 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i12 %mul_ln13_1 to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 26 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i6 %input_height_read to i5" [../layers_c/padding2d.cpp:23]   --->   Operation 27 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 28 [1/1] (1.78ns)   --->   "%empty_35 = add i5 3, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 28 'add' 'empty_35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.78ns)   --->   "%add_ln13_4 = add i5 %empty_35, %trunc_ln13_1" [../layers_c/padding2d.cpp:13]   --->   Operation 29 'add' 'add_ln13_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 30 [1/1] (1.78ns)   --->   "%empty_36 = add i5 1, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 30 'add' 'empty_36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_5 = add i5 %add_ln13_4, %trunc_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 31 'add' 'add_ln13_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln13_8 = add i5 1, %add_ln13_5" [../layers_c/padding2d.cpp:13]   --->   Operation 32 'add' 'add_ln13_8' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)" [../layers_c/padding2d.cpp:5]   --->   Operation 33 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i6 %input_width_read to i7" [../layers_c/padding2d.cpp:5]   --->   Operation 34 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %add_ln13 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 35 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %sext_ln5 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 36 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i7 %sext_ln5_1 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 37 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.74ns)   --->   "%mul_ln13 = mul i14 %zext_ln13_3, %zext_ln13_2" [../layers_c/padding2d.cpp:13]   --->   Operation 38 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %mul_ln13_1 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 39 'zext' 'zext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast9 = zext i5 %empty_35 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 40 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_35 to i6" [../layers_c/padding2d.cpp:13]   --->   Operation 41 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast7 = zext i5 %empty_35 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 42 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_35 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 43 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %empty_36 to i16" [../layers_c/padding2d.cpp:13]   --->   Operation 44 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %empty_36 to i10" [../layers_c/padding2d.cpp:13]   --->   Operation 45 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i10 %empty, %p_cast7" [../layers_c/padding2d.cpp:13]   --->   Operation 46 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln13_2 = add i10 %p_cast4, %add_ln13_1" [../layers_c/padding2d.cpp:13]   --->   Operation 47 'add' 'add_ln13_2' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i10 %add_ln13_2 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 48 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i6 %input_width_read, %p_cast8" [../layers_c/padding2d.cpp:13]   --->   Operation 49 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i6 %add_ln13_3 to i14" [../layers_c/padding2d.cpp:13]   --->   Operation 50 'zext' 'zext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln13_9 = add i5 %empty_36, %add_ln13_4" [../layers_c/padding2d.cpp:13]   --->   Operation 51 'add' 'add_ln13_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i7 %input_depth_read to i5" [../layers_c/padding2d.cpp:13]   --->   Operation 52 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.78>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i5 [ %add_ln13_12, %7 ], [ %empty_35, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 54 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %add_ln13_11, %7 ], [ %add_ln13_8, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 55 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i14 [ %add_ln13_7, %7 ], [ %zext_ln13_7, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 56 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv10 = phi i14 [ %add_ln13_6, %7 ], [ %p_cast6, %0 ]" [../layers_c/padding2d.cpp:13]   --->   Operation 57 'phi' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%o_count_0 = phi i16 [ %add_ln20_1, %7 ], [ 0, %0 ]" [../layers_c/padding2d.cpp:20]   --->   Operation 58 'phi' 'o_count_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%i_count_0 = phi i14 [ %i_count, %7 ], [ 0, %0 ]"   --->   Operation 59 'phi' 'i_count_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%depth_0 = phi i5 [ %depth, %7 ], [ 0, %0 ]"   --->   Operation 60 'phi' 'depth_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln13 = icmp eq i5 %depth_0, %trunc_ln13_2" [../layers_c/padding2d.cpp:13]   --->   Operation 61 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 62 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.78ns)   --->   "%depth = add i5 %depth_0, 1" [../layers_c/padding2d.cpp:13]   --->   Operation 63 'add' 'depth' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %8, label %.preheader.preheader" [../layers_c/padding2d.cpp:13]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 65 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 66 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %add_ln20, %hls_label_0 ], [ %o_count_0, %.preheader.preheader ]" [../layers_c/padding2d.cpp:20]   --->   Operation 67 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 68 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i16 %o_count_1 to i5" [../layers_c/padding2d.cpp:15]   --->   Operation 69 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %trunc_ln15, %indvars_iv2" [../layers_c/padding2d.cpp:15]   --->   Operation 70 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %hls_label_0" [../layers_c/padding2d.cpp:15]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [../layers_c/padding2d.cpp:15]   --->   Operation 72 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:18]   --->   Operation 73 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %o_count_1 to i64" [../layers_c/padding2d.cpp:19]   --->   Operation 74 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln19" [../layers_c/padding2d.cpp:19]   --->   Operation 75 'getelementptr' 'output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [../layers_c/padding2d.cpp:19]   --->   Operation 76 'store' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 77 [1/1] (2.07ns)   --->   "%add_ln20 = add i16 %o_count_1, 1" [../layers_c/padding2d.cpp:20]   --->   Operation 77 'add' 'add_ln20' <Predicate = (!icmp_ln15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [../layers_c/padding2d.cpp:21]   --->   Operation 78 'specregionend' 'empty_39' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/padding2d.cpp:15]   --->   Operation 79 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 80 [1/1] (1.81ns)   --->   "%i_count = add i14 %mul_ln13, %i_count_0" [../layers_c/padding2d.cpp:31]   --->   Operation 80 'add' 'i_count' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i16 %p_cast9, %o_count_0" [../layers_c/padding2d.cpp:23]   --->   Operation 81 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i16 %add_ln23, %zext_ln13_5" [../layers_c/padding2d.cpp:23]   --->   Operation 82 'add' 'add_ln23_1' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (1.76ns)   --->   "br label %3" [../layers_c/padding2d.cpp:23]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%o_count = phi i14 [ %add_ln23_3, %hls_label_1_end ], [ %phi_ln13, %2 ]" [../layers_c/padding2d.cpp:23]   --->   Operation 84 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %add_ln20_2, %hls_label_1_end ], [ %indvars_iv10, %2 ]" [../layers_c/padding2d.cpp:20]   --->   Operation 85 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %add_ln31, %hls_label_1_end ], [ %i_count_0, %2 ]" [../layers_c/padding2d.cpp:31]   --->   Operation 86 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%height_0 = phi i5 [ %height, %hls_label_1_end ], [ 0, %2 ]"   --->   Operation 87 'phi' 'height_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %height_0, %trunc_ln23" [../layers_c/padding2d.cpp:23]   --->   Operation 88 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 89 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.78ns)   --->   "%height = add i5 %height_0, 1" [../layers_c/padding2d.cpp:23]   --->   Operation 90 'add' 'height' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %5, label %hls_label_1_begin" [../layers_c/padding2d.cpp:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str211)" [../layers_c/padding2d.cpp:23]   --->   Operation 92 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:25]   --->   Operation 93 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln31 = add i14 %zext_ln13_2, %i_count_1" [../layers_c/padding2d.cpp:31]   --->   Operation 94 'add' 'add_ln31' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.76ns)   --->   "br label %4" [../layers_c/padding2d.cpp:26]   --->   Operation 95 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_9 : Operation 96 [1/1] (2.07ns)   --->   "%add_ln20_1 = add i16 %add_ln23_1, %p_cast5" [../layers_c/padding2d.cpp:20]   --->   Operation 96 'add' 'add_ln20_1' <Predicate = (icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.76ns)   --->   "br label %6" [../layers_c/padding2d.cpp:44]   --->   Operation 97 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %hls_label_1_begin ], [ %o_count_6, %hls_label_2 ]"   --->   Operation 98 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %hls_label_1_begin ], [ %add_ln31_1, %hls_label_2 ]" [../layers_c/padding2d.cpp:31]   --->   Operation 99 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (2.20ns)   --->   "%icmp_ln26 = icmp eq i14 %o_count_3, %o_count" [../layers_c/padding2d.cpp:26]   --->   Operation 100 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 101 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %hls_label_1_end, label %hls_label_2" [../layers_c/padding2d.cpp:26]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i14 %i_count_2 to i64" [../layers_c/padding2d.cpp:30]   --->   Operation 103 'zext' 'zext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln30" [../layers_c/padding2d.cpp:30]   --->   Operation 104 'getelementptr' 'input_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:30]   --->   Operation 105 'load' 'input_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 106 [1/1] (1.81ns)   --->   "%add_ln31_1 = add i14 %i_count_2, 1" [../layers_c/padding2d.cpp:31]   --->   Operation 106 'add' 'add_ln31_1' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (1.81ns)   --->   "%o_count_6 = add i14 %o_count_3, 1" [../layers_c/padding2d.cpp:32]   --->   Operation 107 'add' 'o_count_6' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 108 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/padding2d.cpp:30]   --->   Operation 108 'load' 'input_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str312)" [../layers_c/padding2d.cpp:26]   --->   Operation 109 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:29]   --->   Operation 110 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i14 %o_count_3 to i64" [../layers_c/padding2d.cpp:30]   --->   Operation 111 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30_1" [../layers_c/padding2d.cpp:30]   --->   Operation 112 'getelementptr' 'output_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_4, align 2" [../layers_c/padding2d.cpp:30]   --->   Operation 113 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str312, i32 %tmp_3)" [../layers_c/padding2d.cpp:33]   --->   Operation 114 'specregionend' 'empty_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [../layers_c/padding2d.cpp:26]   --->   Operation 115 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 116 [1/1] (1.81ns)   --->   "%add_ln20_2 = add i14 %zext_ln13, %o_count_2" [../layers_c/padding2d.cpp:20]   --->   Operation 116 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i14 %o_count to i64" [../layers_c/padding2d.cpp:39]   --->   Operation 117 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39" [../layers_c/padding2d.cpp:39]   --->   Operation 118 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_2, align 2" [../layers_c/padding2d.cpp:39]   --->   Operation 119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 120 [1/1] (1.81ns)   --->   "%add_ln40 = add i14 %o_count, 1" [../layers_c/padding2d.cpp:40]   --->   Operation 120 'add' 'add_ln40' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (1.81ns)   --->   "%add_ln23_3 = add i14 %zext_ln13, %o_count" [../layers_c/padding2d.cpp:23]   --->   Operation 121 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 3.25>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i14 %add_ln40 to i64" [../layers_c/padding2d.cpp:39]   --->   Operation 122 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln39_1" [../layers_c/padding2d.cpp:39]   --->   Operation 123 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [../layers_c/padding2d.cpp:39]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str211, i32 %tmp_s)" [../layers_c/padding2d.cpp:42]   --->   Operation 125 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %3" [../layers_c/padding2d.cpp:23]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %add_ln23_1, %5 ], [ %o_count_4, %hls_label_4 ]"   --->   Operation 127 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 128 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i16 %o_count_5 to i5" [../layers_c/padding2d.cpp:44]   --->   Operation 129 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp eq i5 %trunc_ln44, %indvars_iv" [../layers_c/padding2d.cpp:44]   --->   Operation 130 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %7, label %hls_label_4" [../layers_c/padding2d.cpp:44]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../layers_c/padding2d.cpp:44]   --->   Operation 132 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [../layers_c/padding2d.cpp:47]   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i16 %o_count_5 to i64" [../layers_c/padding2d.cpp:48]   --->   Operation 134 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48" [../layers_c/padding2d.cpp:48]   --->   Operation 135 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [../layers_c/padding2d.cpp:48]   --->   Operation 136 'store' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_15 : Operation 137 [1/1] (2.07ns)   --->   "%o_count_4 = add i16 %o_count_5, 1" [../layers_c/padding2d.cpp:49]   --->   Operation 137 'add' 'o_count_4' <Predicate = (!icmp_ln44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)" [../layers_c/padding2d.cpp:50]   --->   Operation 138 'specregionend' 'empty_45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/padding2d.cpp:44]   --->   Operation 139 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 1.81>
ST_16 : Operation 140 [1/1] (1.81ns)   --->   "%add_ln13_6 = add i14 %zext_ln13_6, %indvars_iv10" [../layers_c/padding2d.cpp:13]   --->   Operation 140 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (1.81ns)   --->   "%add_ln13_7 = add i14 %zext_ln13_6, %phi_ln13" [../layers_c/padding2d.cpp:13]   --->   Operation 141 'add' 'add_ln13_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln13_11 = add i5 %add_ln13_9, %indvars_iv" [../layers_c/padding2d.cpp:13]   --->   Operation 142 'add' 'add_ln13_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (1.78ns)   --->   "%add_ln13_12 = add i5 %add_ln13_9, %indvars_iv2" [../layers_c/padding2d.cpp:13]   --->   Operation 143 'add' 'add_ln13_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/padding2d.cpp:13]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read  (read             ) [ 00111100000000000]
trunc_ln13        (trunc            ) [ 00111000000000000]
add_ln13          (add              ) [ 00111100000000000]
input_height_read (read             ) [ 00000000000000000]
sext_ln5_1        (sext             ) [ 00011100000000000]
zext_ln13_1       (zext             ) [ 00000000000000000]
zext_ln13_4       (zext             ) [ 00000000000000000]
mul_ln13_1        (mul              ) [ 00011100000000000]
empty             (trunc            ) [ 00011100000000000]
trunc_ln13_1      (trunc            ) [ 00010000000000000]
trunc_ln23        (trunc            ) [ 00011111111111111]
empty_35          (add              ) [ 00001111111111111]
add_ln13_4        (add              ) [ 00001100000000000]
empty_36          (add              ) [ 00000100000000000]
add_ln13_5        (add              ) [ 00000000000000000]
add_ln13_8        (add              ) [ 00000111111111111]
input_depth_read  (read             ) [ 00000000000000000]
sext_ln5          (sext             ) [ 00000000000000000]
zext_ln13         (zext             ) [ 00000011111111111]
zext_ln13_2       (zext             ) [ 00000011111111111]
zext_ln13_3       (zext             ) [ 00000000000000000]
mul_ln13          (mul              ) [ 00000011111111111]
zext_ln13_5       (zext             ) [ 00000011111111111]
p_cast9           (zext             ) [ 00000011111111111]
p_cast8           (zext             ) [ 00000000000000000]
p_cast7           (zext             ) [ 00000000000000000]
p_cast6           (zext             ) [ 00000111111111111]
p_cast5           (zext             ) [ 00000011111111111]
p_cast4           (zext             ) [ 00000000000000000]
add_ln13_1        (add              ) [ 00000000000000000]
add_ln13_2        (add              ) [ 00000000000000000]
zext_ln13_6       (zext             ) [ 00000011111111111]
add_ln13_3        (add              ) [ 00000000000000000]
zext_ln13_7       (zext             ) [ 00000111111111111]
add_ln13_9        (add              ) [ 00000011111111111]
trunc_ln13_2      (trunc            ) [ 00000011111111111]
br_ln13           (br               ) [ 00000111111111111]
indvars_iv2       (phi              ) [ 00000011111111111]
indvars_iv        (phi              ) [ 00000011111111111]
phi_ln13          (phi              ) [ 00000011111111111]
indvars_iv10      (phi              ) [ 00000011111111111]
o_count_0         (phi              ) [ 00000011100000000]
i_count_0         (phi              ) [ 00000011111111100]
depth_0           (phi              ) [ 00000010000000000]
icmp_ln13         (icmp             ) [ 00000011111111111]
empty_37          (speclooptripcount) [ 00000000000000000]
depth             (add              ) [ 00000111111111111]
br_ln13           (br               ) [ 00000000000000000]
br_ln0            (br               ) [ 00000011111111111]
ret_ln0           (ret              ) [ 00000000000000000]
o_count_1         (phi              ) [ 00000001000000000]
empty_38          (speclooptripcount) [ 00000000000000000]
trunc_ln15        (trunc            ) [ 00000000000000000]
icmp_ln15         (icmp             ) [ 00000011111111111]
br_ln15           (br               ) [ 00000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000]
specpipeline_ln18 (specpipeline     ) [ 00000000000000000]
zext_ln19         (zext             ) [ 00000000000000000]
output_addr       (getelementptr    ) [ 00000000000000000]
store_ln19        (store            ) [ 00000000000000000]
add_ln20          (add              ) [ 00000011111111111]
empty_39          (specregionend    ) [ 00000000000000000]
br_ln15           (br               ) [ 00000011111111111]
i_count           (add              ) [ 00000110011111111]
add_ln23          (add              ) [ 00000000000000000]
add_ln23_1        (add              ) [ 00000000011111110]
br_ln23           (br               ) [ 00000011111111111]
o_count           (phi              ) [ 00000000011111000]
o_count_2         (phi              ) [ 00000000011111000]
i_count_1         (phi              ) [ 00000000011110000]
height_0          (phi              ) [ 00000000010000000]
icmp_ln23         (icmp             ) [ 00000011111111111]
empty_40          (speclooptripcount) [ 00000000000000000]
height            (add              ) [ 00000011111111111]
br_ln23           (br               ) [ 00000000000000000]
tmp_s             (specregionbegin  ) [ 00000000001111100]
specpipeline_ln25 (specpipeline     ) [ 00000000000000000]
add_ln31          (add              ) [ 00000011111111111]
br_ln26           (br               ) [ 00000011111111111]
add_ln20_1        (add              ) [ 00000110000000011]
br_ln44           (br               ) [ 00000011111111111]
o_count_3         (phi              ) [ 00000000001110000]
i_count_2         (phi              ) [ 00000000001000000]
icmp_ln26         (icmp             ) [ 00000011111111111]
empty_41          (speclooptripcount) [ 00000000000000000]
br_ln26           (br               ) [ 00000000000000000]
zext_ln30         (zext             ) [ 00000000000000000]
input_addr        (getelementptr    ) [ 00000000001100000]
add_ln31_1        (add              ) [ 00000011111111111]
o_count_6         (add              ) [ 00000011111111111]
input_load        (load             ) [ 00000000001010000]
tmp_3             (specregionbegin  ) [ 00000000000000000]
specpipeline_ln29 (specpipeline     ) [ 00000000000000000]
zext_ln30_1       (zext             ) [ 00000000000000000]
output_addr_4     (getelementptr    ) [ 00000000000000000]
store_ln30        (store            ) [ 00000000000000000]
empty_42          (specregionend    ) [ 00000000000000000]
br_ln26           (br               ) [ 00000011111111111]
add_ln20_2        (add              ) [ 00000011110000111]
zext_ln39         (zext             ) [ 00000000000000000]
output_addr_2     (getelementptr    ) [ 00000000000000000]
store_ln39        (store            ) [ 00000000000000000]
add_ln40          (add              ) [ 00000000000000100]
add_ln23_3        (add              ) [ 00000011110000111]
zext_ln39_1       (zext             ) [ 00000000000000000]
output_addr_3     (getelementptr    ) [ 00000000000000000]
store_ln39        (store            ) [ 00000000000000000]
empty_43          (specregionend    ) [ 00000000000000000]
br_ln23           (br               ) [ 00000011111111111]
o_count_5         (phi              ) [ 00000000000000010]
empty_44          (speclooptripcount) [ 00000000000000000]
trunc_ln44        (trunc            ) [ 00000000000000000]
icmp_ln44         (icmp             ) [ 00000011111111111]
br_ln44           (br               ) [ 00000000000000000]
tmp_2             (specregionbegin  ) [ 00000000000000000]
specpipeline_ln47 (specpipeline     ) [ 00000000000000000]
zext_ln48         (zext             ) [ 00000000000000000]
output_addr_1     (getelementptr    ) [ 00000000000000000]
store_ln48        (store            ) [ 00000000000000000]
o_count_4         (add              ) [ 00000011111111111]
empty_45          (specregionend    ) [ 00000000000000000]
br_ln44           (br               ) [ 00000011111111111]
add_ln13_6        (add              ) [ 00000111111111111]
add_ln13_7        (add              ) [ 00000111111111111]
add_ln13_11       (add              ) [ 00000111111111111]
add_ln13_12       (add              ) [ 00000111111111111]
br_ln13           (br               ) [ 00000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_width_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_height_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_depth_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/7 store_ln30/12 store_ln39/13 store_ln39/14 store_ln48/15 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 "/>
</bind>
</comp>

<comp id="117" class="1004" name="output_addr_4_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="output_addr_2_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="14" slack="0"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/13 "/>
</bind>
</comp>

<comp id="133" class="1004" name="output_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="14" slack="0"/>
<pin id="137" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/15 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvars_iv2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvars_iv2_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="5" slack="3"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/6 "/>
</bind>
</comp>

<comp id="159" class="1005" name="indvars_iv_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="4"/>
<pin id="161" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvars_iv_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="5" slack="2"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="phi_ln13_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="3"/>
<pin id="171" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="phi_ln13_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="6" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvars_iv10_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="3"/>
<pin id="181" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv10 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvars_iv10_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv10/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="o_count_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="o_count_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_0/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_count_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="1"/>
<pin id="203" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_count_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_0/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="depth_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="depth_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth_0/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="o_count_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="o_count_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="o_count_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="o_count_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="14" slack="3"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/9 "/>
</bind>
</comp>

<comp id="245" class="1005" name="o_count_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="o_count_2_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="14" slack="3"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/9 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_count_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_count_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="14" slack="3"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="height_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="height_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height_0/9 "/>
</bind>
</comp>

<comp id="278" class="1005" name="o_count_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="2"/>
<pin id="280" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="o_count_3_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="14" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/10 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_count_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="291" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_count_2_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/10 "/>
</bind>
</comp>

<comp id="299" class="1005" name="o_count_5_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="o_count_5_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/15 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln13_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln13_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln5_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln13_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln13_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul_ln13_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln13_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="0"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln23_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="empty_35_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="2"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln13_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="1"/>
<pin id="355" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="empty_36_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="3"/>
<pin id="360" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln13_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="1"/>
<pin id="364" dir="0" index="1" bw="5" slack="3"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln13_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_8/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="4"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln13_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="4"/>
<pin id="377" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln13_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln13_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="3"/>
<pin id="384" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="mul_ln13_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln13_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="3"/>
<pin id="393" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_cast9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="2"/>
<pin id="396" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_cast8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="2"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_cast7_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="2"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_cast6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="2"/>
<pin id="405" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_cast5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_cast4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="1"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln13_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="3"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln13_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln13_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln13_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="4"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln13_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln13_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="0" index="1" bw="5" slack="2"/>
<pin id="439" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_9/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln13_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="1"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="depth_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln15_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln15_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="1"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln19_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln20_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_count_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="14" slack="3"/>
<pin id="478" dir="0" index="1" bw="14" slack="2"/>
<pin id="479" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln23_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="3"/>
<pin id="483" dir="0" index="1" bw="16" slack="2"/>
<pin id="484" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln23_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="3"/>
<pin id="489" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln23_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="7"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="height_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln31_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="4"/>
<pin id="504" dir="0" index="1" bw="14" slack="0"/>
<pin id="505" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln20_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="0" index="1" bw="5" slack="4"/>
<pin id="510" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln26_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="0"/>
<pin id="513" dir="0" index="1" bw="14" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln30_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln31_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="o_count_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_6/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln30_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="2"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/12 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln20_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="6"/>
<pin id="541" dir="0" index="1" bw="14" slack="2"/>
<pin id="542" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln39_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="2"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln40_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="2"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln23_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="6"/>
<pin id="557" dir="0" index="1" bw="14" slack="2"/>
<pin id="558" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln39_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln44_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln44_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="4"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/15 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln48_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/15 "/>
</bind>
</comp>

<comp id="579" class="1004" name="o_count_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_4/15 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln13_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="6"/>
<pin id="587" dir="0" index="1" bw="14" slack="5"/>
<pin id="588" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/16 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln13_7_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="6"/>
<pin id="592" dir="0" index="1" bw="14" slack="5"/>
<pin id="593" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/16 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln13_11_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="6"/>
<pin id="597" dir="0" index="1" bw="5" slack="5"/>
<pin id="598" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_11/16 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln13_12_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="6"/>
<pin id="602" dir="0" index="1" bw="5" slack="5"/>
<pin id="603" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_12/16 "/>
</bind>
</comp>

<comp id="605" class="1005" name="input_width_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="4"/>
<pin id="607" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="611" class="1005" name="trunc_ln13_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="2"/>
<pin id="613" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln13_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="1"/>
<pin id="620" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="624" class="1005" name="sext_ln5_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="3"/>
<pin id="626" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln5_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="mul_ln13_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="3"/>
<pin id="631" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="empty_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="3"/>
<pin id="636" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="639" class="1005" name="trunc_ln13_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="trunc_ln23_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="7"/>
<pin id="646" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="649" class="1005" name="empty_35_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="2"/>
<pin id="651" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="658" class="1005" name="add_ln13_4_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="1"/>
<pin id="660" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_4 "/>
</bind>
</comp>

<comp id="664" class="1005" name="empty_36_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln13_8_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="2"/>
<pin id="673" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln13_8 "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln13_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="14" slack="6"/>
<pin id="678" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln13_2_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="14" slack="4"/>
<pin id="684" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="687" class="1005" name="mul_ln13_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="3"/>
<pin id="689" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="692" class="1005" name="zext_ln13_5_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="3"/>
<pin id="694" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_5 "/>
</bind>
</comp>

<comp id="697" class="1005" name="p_cast9_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="3"/>
<pin id="699" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="702" class="1005" name="p_cast6_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="1"/>
<pin id="704" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="707" class="1005" name="p_cast5_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="4"/>
<pin id="709" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln13_6_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="14" slack="6"/>
<pin id="714" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln13_6 "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln13_7_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="1"/>
<pin id="720" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_7 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln13_9_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="6"/>
<pin id="725" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln13_9 "/>
</bind>
</comp>

<comp id="729" class="1005" name="trunc_ln13_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="1"/>
<pin id="731" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln13_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="738" class="1005" name="depth_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln20_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="751" class="1005" name="i_count_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="14" slack="1"/>
<pin id="753" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln23_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="1"/>
<pin id="758" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="icmp_ln23_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="766" class="1005" name="height_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln31_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="14" slack="0"/>
<pin id="773" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln20_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="1"/>
<pin id="778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln26_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="785" class="1005" name="input_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="14" slack="1"/>
<pin id="787" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln31_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="14" slack="0"/>
<pin id="792" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="795" class="1005" name="o_count_6_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="14" slack="0"/>
<pin id="797" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_6 "/>
</bind>
</comp>

<comp id="800" class="1005" name="input_load_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="1"/>
<pin id="802" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="805" class="1005" name="add_ln20_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="14" slack="1"/>
<pin id="807" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="add_ln40_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="14" slack="1"/>
<pin id="812" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="815" class="1005" name="add_ln23_3_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="1"/>
<pin id="817" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_3 "/>
</bind>
</comp>

<comp id="823" class="1005" name="o_count_4_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_4 "/>
</bind>
</comp>

<comp id="828" class="1005" name="add_ln13_6_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="1"/>
<pin id="830" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_6 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln13_7_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="14" slack="1"/>
<pin id="835" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_7 "/>
</bind>
</comp>

<comp id="838" class="1005" name="add_ln13_11_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="1"/>
<pin id="840" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_11 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln13_12_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="1"/>
<pin id="845" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="158"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="168"><net_src comp="162" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="178"><net_src comp="172" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="188"><net_src comp="182" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="233"><net_src comp="189" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="243"><net_src comp="169" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="254"><net_src comp="179" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="265"><net_src comp="201" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="245" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="298"><net_src comp="256" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="311"><net_src comp="72" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="78" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="322" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="78" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="378" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="409" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="397" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="84" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="217" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="217" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="16" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="227" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="149" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="227" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="474"><net_src comp="227" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="52" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="201" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="189" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="271" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="271" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="16" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="259" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="515"><net_src comp="281" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="234" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="292" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="526"><net_src comp="292" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="62" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="281" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="278" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="543"><net_src comp="245" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="234" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="553"><net_src comp="234" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="62" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="234" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="567"><net_src comp="302" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="159" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="302" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="583"><net_src comp="302" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="52" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="179" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="169" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="159" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="149" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="72" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="614"><net_src comp="308" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="621"><net_src comp="312" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="627"><net_src comp="318" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="632"><net_src comp="329" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="637"><net_src comp="335" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="642"><net_src comp="339" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="647"><net_src comp="343" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="652"><net_src comp="347" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="661"><net_src comp="352" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="667"><net_src comp="357" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="674"><net_src comp="366" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="679"><net_src comp="375" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="685"><net_src comp="378" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="690"><net_src comp="385" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="695"><net_src comp="391" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="700"><net_src comp="394" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="705"><net_src comp="403" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="710"><net_src comp="406" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="715"><net_src comp="423" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="721"><net_src comp="432" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="726"><net_src comp="436" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="732"><net_src comp="440" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="737"><net_src comp="444" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="449" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="749"><net_src comp="470" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="754"><net_src comp="476" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="759"><net_src comp="486" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="765"><net_src comp="491" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="496" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="774"><net_src comp="502" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="779"><net_src comp="507" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="784"><net_src comp="511" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="104" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="793"><net_src comp="522" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="798"><net_src comp="528" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="803"><net_src comp="111" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="808"><net_src comp="539" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="813"><net_src comp="549" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="818"><net_src comp="555" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="826"><net_src comp="579" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="831"><net_src comp="585" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="836"><net_src comp="590" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="841"><net_src comp="595" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="846"><net_src comp="600" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 12 13 14 15 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {5 }
	Port: padding2d_fix16 : input_height | {2 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {10 11 }
  - Chain level:
	State 1
		add_ln13 : 1
	State 2
		zext_ln13_4 : 1
		mul_ln13_1 : 2
		empty : 3
		trunc_ln13_1 : 3
	State 3
		add_ln13_4 : 1
	State 4
		add_ln13_8 : 1
	State 5
		zext_ln13_2 : 1
		mul_ln13 : 2
		add_ln13_1 : 1
		add_ln13_2 : 2
		zext_ln13_6 : 3
		add_ln13_3 : 1
		zext_ln13_7 : 2
	State 6
		icmp_ln13 : 1
		depth : 1
		br_ln13 : 2
	State 7
		trunc_ln15 : 1
		icmp_ln15 : 2
		br_ln15 : 3
		zext_ln19 : 1
		output_addr : 2
		store_ln19 : 3
		add_ln20 : 1
		empty_39 : 1
	State 8
		add_ln23_1 : 1
	State 9
		icmp_ln23 : 1
		height : 1
		br_ln23 : 2
		add_ln31 : 1
	State 10
		icmp_ln26 : 1
		br_ln26 : 2
		zext_ln30 : 1
		input_addr : 2
		input_load : 3
		add_ln31_1 : 1
		o_count_6 : 1
	State 11
	State 12
		output_addr_4 : 1
		store_ln30 : 2
		empty_42 : 1
	State 13
		output_addr_2 : 1
		store_ln39 : 2
	State 14
		output_addr_3 : 1
		store_ln39 : 2
	State 15
		trunc_ln44 : 1
		icmp_ln44 : 2
		br_ln44 : 3
		zext_ln48 : 1
		output_addr_1 : 2
		store_ln48 : 3
		o_count_4 : 1
		empty_45 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln13_fu_312       |    0    |    0    |    15   |
|          |        empty_35_fu_347       |    0    |    0    |    15   |
|          |       add_ln13_4_fu_352      |    0    |    0    |    15   |
|          |        empty_36_fu_357       |    0    |    0    |    15   |
|          |       add_ln13_5_fu_362      |    0    |    0    |    16   |
|          |       add_ln13_8_fu_366      |    0    |    0    |    16   |
|          |       add_ln13_1_fu_412      |    0    |    0    |    16   |
|          |       add_ln13_2_fu_417      |    0    |    0    |    16   |
|          |       add_ln13_3_fu_427      |    0    |    0    |    15   |
|          |       add_ln13_9_fu_436      |    0    |    0    |    15   |
|          |         depth_fu_449         |    0    |    0    |    15   |
|          |        add_ln20_fu_470       |    0    |    0    |    23   |
|          |        i_count_fu_476        |    0    |    0    |    19   |
|    add   |        add_ln23_fu_481       |    0    |    0    |    16   |
|          |       add_ln23_1_fu_486      |    0    |    0    |    16   |
|          |         height_fu_496        |    0    |    0    |    15   |
|          |        add_ln31_fu_502       |    0    |    0    |    19   |
|          |       add_ln20_1_fu_507      |    0    |    0    |    23   |
|          |       add_ln31_1_fu_522      |    0    |    0    |    19   |
|          |       o_count_6_fu_528       |    0    |    0    |    19   |
|          |       add_ln20_2_fu_539      |    0    |    0    |    19   |
|          |        add_ln40_fu_549       |    0    |    0    |    19   |
|          |       add_ln23_3_fu_555      |    0    |    0    |    19   |
|          |       o_count_4_fu_579       |    0    |    0    |    23   |
|          |       add_ln13_6_fu_585      |    0    |    0    |    19   |
|          |       add_ln13_7_fu_590      |    0    |    0    |    19   |
|          |      add_ln13_11_fu_595      |    0    |    0    |    15   |
|          |      add_ln13_12_fu_600      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln13_1_fu_329      |    0    |    0    |    33   |
|          |        mul_ln13_fu_385       |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln13_fu_444       |    0    |    0    |    11   |
|          |       icmp_ln15_fu_459       |    0    |    0    |    11   |
|   icmp   |       icmp_ln23_fu_491       |    0    |    0    |    11   |
|          |       icmp_ln26_fu_511       |    0    |    0    |    13   |
|          |       icmp_ln44_fu_568       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_72 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_78 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_84 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln13_fu_308      |    0    |    0    |    0    |
|          |         empty_fu_335         |    0    |    0    |    0    |
|          |      trunc_ln13_1_fu_339     |    0    |    0    |    0    |
|   trunc  |       trunc_ln23_fu_343      |    0    |    0    |    0    |
|          |      trunc_ln13_2_fu_440     |    0    |    0    |    0    |
|          |       trunc_ln15_fu_455      |    0    |    0    |    0    |
|          |       trunc_ln44_fu_564      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln5_1_fu_318      |    0    |    0    |    0    |
|          |        sext_ln5_fu_372       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln13_1_fu_322      |    0    |    0    |    0    |
|          |      zext_ln13_4_fu_325      |    0    |    0    |    0    |
|          |       zext_ln13_fu_375       |    0    |    0    |    0    |
|          |      zext_ln13_2_fu_378      |    0    |    0    |    0    |
|          |      zext_ln13_3_fu_382      |    0    |    0    |    0    |
|          |      zext_ln13_5_fu_391      |    0    |    0    |    0    |
|          |        p_cast9_fu_394        |    0    |    0    |    0    |
|          |        p_cast8_fu_397        |    0    |    0    |    0    |
|          |        p_cast7_fu_400        |    0    |    0    |    0    |
|   zext   |        p_cast6_fu_403        |    0    |    0    |    0    |
|          |        p_cast5_fu_406        |    0    |    0    |    0    |
|          |        p_cast4_fu_409        |    0    |    0    |    0    |
|          |      zext_ln13_6_fu_423      |    0    |    0    |    0    |
|          |      zext_ln13_7_fu_432      |    0    |    0    |    0    |
|          |       zext_ln19_fu_465       |    0    |    0    |    0    |
|          |       zext_ln30_fu_517       |    0    |    0    |    0    |
|          |      zext_ln30_1_fu_534      |    0    |    0    |    0    |
|          |       zext_ln39_fu_544       |    0    |    0    |    0    |
|          |      zext_ln39_1_fu_560      |    0    |    0    |    0    |
|          |       zext_ln48_fu_574       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   609   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln13_11_reg_838  |    5   |
|   add_ln13_12_reg_843  |    5   |
|   add_ln13_4_reg_658   |    5   |
|   add_ln13_6_reg_828   |   14   |
|   add_ln13_7_reg_833   |   14   |
|   add_ln13_8_reg_671   |    5   |
|   add_ln13_9_reg_723   |    5   |
|    add_ln13_reg_618    |    5   |
|   add_ln20_1_reg_776   |   16   |
|   add_ln20_2_reg_805   |   14   |
|    add_ln20_reg_746    |   16   |
|   add_ln23_1_reg_756   |   16   |
|   add_ln23_3_reg_815   |   14   |
|   add_ln31_1_reg_790   |   14   |
|    add_ln31_reg_771    |   14   |
|    add_ln40_reg_810    |   14   |
|     depth_0_reg_213    |    5   |
|      depth_reg_738     |    5   |
|    empty_35_reg_649    |    5   |
|    empty_36_reg_664    |    5   |
|      empty_reg_634     |   10   |
|    height_0_reg_267    |    5   |
|     height_reg_766     |    5   |
|    i_count_0_reg_201   |   14   |
|    i_count_1_reg_256   |   14   |
|    i_count_2_reg_289   |   14   |
|     i_count_reg_751    |   14   |
|    icmp_ln13_reg_734   |    1   |
|    icmp_ln23_reg_762   |    1   |
|    icmp_ln26_reg_781   |    1   |
|  indvars_iv10_reg_179  |   14   |
|   indvars_iv2_reg_149  |    5   |
|   indvars_iv_reg_159   |    5   |
|   input_addr_reg_785   |   14   |
|   input_load_reg_800   |   16   |
|input_width_read_reg_605|    6   |
|   mul_ln13_1_reg_629   |   12   |
|    mul_ln13_reg_687    |   14   |
|    o_count_0_reg_189   |   16   |
|    o_count_1_reg_224   |   16   |
|    o_count_2_reg_245   |   14   |
|    o_count_3_reg_278   |   14   |
|    o_count_4_reg_823   |   16   |
|    o_count_5_reg_299   |   16   |
|    o_count_6_reg_795   |   14   |
|     o_count_reg_234    |   14   |
|     p_cast5_reg_707    |   16   |
|     p_cast6_reg_702    |   14   |
|     p_cast9_reg_697    |   16   |
|    phi_ln13_reg_169    |   14   |
|   sext_ln5_1_reg_624   |    7   |
|  trunc_ln13_1_reg_639  |    5   |
|  trunc_ln13_2_reg_729  |    5   |
|   trunc_ln13_reg_611   |    5   |
|   trunc_ln23_reg_644   |    5   |
|   zext_ln13_2_reg_682  |   14   |
|   zext_ln13_5_reg_692  |   16   |
|   zext_ln13_6_reg_712  |   14   |
|   zext_ln13_7_reg_718  |   14   |
|    zext_ln13_reg_676   |   14   |
+------------------------+--------+
|          Total         |   640  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   5  |  14  |   70   ||    27   |
|  grp_access_fu_97 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  14  |   28   ||    9    |
| o_count_0_reg_189 |  p0  |   2  |  16  |   32   ||    9    |
| i_count_0_reg_201 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  || 8.98225 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   609  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   640  |   672  |
+-----------+--------+--------+--------+--------+
