

================================================================
== Vitis HLS Report for 'decision_function_45'
================================================================
* Date:           Thu Jan 23 13:47:58 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_388 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_389 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_390 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_391 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_392 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read514, i18 58" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1191 = icmp_slt  i18 %p_read, i18 54785" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1191' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1192 = icmp_slt  i18 %p_read1019, i18 1" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1192' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1193 = icmp_slt  i18 %p_read312, i18 1366" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1193' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1194 = icmp_slt  i18 %p_read312, i18 1427" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1194' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1195 = icmp_slt  i18 %p_read817, i18 317" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1195' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1196 = icmp_slt  i18 %p_read413, i18 150" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1196' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1197 = icmp_slt  i18 %p_read817, i18 384" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1197' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1198 = icmp_slt  i18 %p_read1322, i18 37" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1198' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1199 = icmp_slt  i18 %p_read312, i18 1170" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1199' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1200 = icmp_slt  i18 %p_read110, i18 194769" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1200' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1201 = icmp_slt  i18 %p_read, i18 22017" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1201' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1202 = icmp_slt  i18 %p_read_392, i18 212" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1202' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1203 = icmp_slt  i18 %p_read312, i18 3379" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1203' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1204 = icmp_slt  i18 %p_read_389, i18 37767" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1204' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1205 = icmp_slt  i18 %p_read1120, i18 883" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1205' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1206 = icmp_slt  i18 %p_read1221, i18 231" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1206' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1207 = icmp_slt  i18 %p_read211, i18 260575" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1207' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1208 = icmp_slt  i18 %p_read716, i18 233" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1208' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1209 = icmp_slt  i18 %p_read_390, i18 103354" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1209' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1211 = icmp_slt  i18 %p_read, i18 86529" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1211' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1212 = icmp_slt  i18 %p_read918, i18 1" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1212' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1213 = icmp_slt  i18 %p_read_391, i18 73" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1213' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1214 = icmp_slt  i18 %p_read615, i18 14856" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1214' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1215 = icmp_slt  i18 %p_read, i18 39425" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1215' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1216 = icmp_slt  i18 %p_read312, i18 3623" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1216' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1191, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_1146 = and i1 %icmp_ln86_1192, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1146' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_229)   --->   "%xor_ln104_570 = xor i1 %icmp_ln86_1192, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_229 = and i1 %xor_ln104_570, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_229' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1147 = and i1 %icmp_ln86_1193, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1147' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1149 = and i1 %icmp_ln86_1195, i1 %and_ln102_1146" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_232)   --->   "%xor_ln104_573 = xor i1 %icmp_ln86_1195, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_232 = and i1 %and_ln102_1146, i1 %xor_ln104_573" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_232' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_1151 = and i1 %icmp_ln86_1197, i1 %and_ln102_1147" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1151' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1155 = and i1 %icmp_ln86_1201, i1 %and_ln104_232" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1149, i1 %and_ln102_1155" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_569 = xor i1 %icmp_ln86_1191, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_569" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_230)   --->   "%xor_ln104_571 = xor i1 %icmp_ln86_1193, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_230 = and i1 %and_ln102, i1 %xor_ln104_571" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_230' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1148 = and i1 %icmp_ln86_1194, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1148' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_231)   --->   "%xor_ln104_572 = xor i1 %icmp_ln86_1194, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_231 = and i1 %and_ln104, i1 %xor_ln104_572" [firmware/BDT.h:104]   --->   Operation 72 'and' 'and_ln104_231' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1156)   --->   "%xor_ln104_575 = xor i1 %icmp_ln86_1197, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_1152 = and i1 %icmp_ln86_1198, i1 %and_ln104_230" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1152' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%and_ln102_1158 = and i1 %icmp_ln86_1204, i1 %and_ln102_1151" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1156)   --->   "%and_ln102_1171 = and i1 %icmp_ln86_1205, i1 %xor_ln104_575" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1156)   --->   "%and_ln102_1159 = and i1 %and_ln102_1171, i1 %and_ln102_1147" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%xor_ln117 = xor i1 %and_ln102_1149, i1 1" [firmware/BDT.h:117]   --->   Operation 78 'xor' 'xor_ln117' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117' <Predicate = (or_ln117)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%or_ln117_1078 = or i1 %or_ln117, i1 %and_ln102_1158" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln117_1079 = or i1 %or_ln117, i1 %and_ln102_1151" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1079' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%select_ln117_1153 = select i1 %or_ln117_1078, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1154)   --->   "%zext_ln117_132 = zext i2 %select_ln117_1153" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1156)   --->   "%or_ln117_1080 = or i1 %or_ln117_1079, i1 %and_ln102_1159" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1154 = select i1 %or_ln117_1079, i3 %zext_ln117_132, i3 4" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1154' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_1081 = or i1 %or_ln117, i1 %and_ln102_1147" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1081' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1156)   --->   "%select_ln117_1155 = select i1 %or_ln117_1080, i3 %select_ln117_1154, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1156 = select i1 %or_ln117_1081, i3 %select_ln117_1155, i3 6" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1156' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_1083 = or i1 %or_ln117_1081, i1 %and_ln102_1152" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1083' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_1085 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1085' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_1093 = or i1 %or_ln117, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1093' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln117_1095 = or i1 %and_ln102_1146, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1095' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1160)   --->   "%xor_ln104_576 = xor i1 %icmp_ln86_1198, i1 1" [firmware/BDT.h:104]   --->   Operation 94 'xor' 'xor_ln104_576' <Predicate = (or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln102_1153 = and i1 %icmp_ln86_1199, i1 %and_ln102_1148" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_1153' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%and_ln102_1154 = and i1 %icmp_ln86_1200, i1 %and_ln104_231" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_1154' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1158)   --->   "%and_ln102_1160 = and i1 %icmp_ln86_1206, i1 %and_ln102_1152" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_1160' <Predicate = (or_ln117_1083 & or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1160)   --->   "%and_ln102_1172 = and i1 %icmp_ln86_1207, i1 %xor_ln104_576" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1172' <Predicate = (or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1160)   --->   "%and_ln102_1161 = and i1 %and_ln102_1172, i1 %and_ln104_230" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1161' <Predicate = (or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1162)   --->   "%and_ln102_1162 = and i1 %icmp_ln86_1208, i1 %and_ln102_1153" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1162' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1158)   --->   "%or_ln117_1082 = or i1 %or_ln117_1081, i1 %and_ln102_1160" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1082' <Predicate = (or_ln117_1083 & or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1158)   --->   "%select_ln117_1157 = select i1 %or_ln117_1082, i3 %select_ln117_1156, i3 7" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1157' <Predicate = (or_ln117_1083 & or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1158)   --->   "%zext_ln117_133 = zext i3 %select_ln117_1157" [firmware/BDT.h:117]   --->   Operation 103 'zext' 'zext_ln117_133' <Predicate = (or_ln117_1083 & or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1160)   --->   "%or_ln117_1084 = or i1 %or_ln117_1083, i1 %and_ln102_1161" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1084' <Predicate = (or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1158 = select i1 %or_ln117_1083, i4 %zext_ln117_133, i4 8" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1158' <Predicate = (or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1160)   --->   "%select_ln117_1159 = select i1 %or_ln117_1084, i4 %select_ln117_1158, i4 9" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1159' <Predicate = (or_ln117_1085 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1162)   --->   "%or_ln117_1086 = or i1 %or_ln117_1085, i1 %and_ln102_1162" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1086' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1160 = select i1 %or_ln117_1085, i4 %select_ln117_1159, i4 10" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1160' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln117_1087 = or i1 %or_ln117_1085, i1 %and_ln102_1153" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1087' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1162)   --->   "%select_ln117_1161 = select i1 %or_ln117_1086, i4 %select_ln117_1160, i4 11" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1161' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1162 = select i1 %or_ln117_1087, i4 %select_ln117_1161, i4 12" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1162' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_1089 = or i1 %or_ln117_1085, i1 %and_ln102_1148" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1089' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1166)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read_388, i32 17" [firmware/BDT.h:86]   --->   Operation 113 'bitselect' 'tmp' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_1150 = and i1 %icmp_ln86_1196, i1 %and_ln104_229" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1150' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_233)   --->   "%xor_ln104_574 = xor i1 %icmp_ln86_1196, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_233 = and i1 %and_ln104_229, i1 %xor_ln104_574" [firmware/BDT.h:104]   --->   Operation 116 'and' 'and_ln104_233' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1164)   --->   "%xor_ln104_577 = xor i1 %icmp_ln86_1199, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_577' <Predicate = (or_ln117_1089 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1168)   --->   "%xor_ln104_578 = xor i1 %icmp_ln86_1200, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_578' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln102_1156 = and i1 %icmp_ln86_1202, i1 %and_ln102_1150" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1156' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1164)   --->   "%and_ln102_1173 = and i1 %icmp_ln86_1209, i1 %xor_ln104_577" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1173' <Predicate = (or_ln117_1089 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1164)   --->   "%and_ln102_1163 = and i1 %and_ln102_1173, i1 %and_ln102_1148" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1163' <Predicate = (or_ln117_1089 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1166)   --->   "%and_ln102_1164 = and i1 %tmp, i1 %and_ln102_1154" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1164' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1168)   --->   "%and_ln102_1174 = and i1 %icmp_ln86_1211, i1 %xor_ln104_578" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1174' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1168)   --->   "%and_ln102_1165 = and i1 %and_ln102_1174, i1 %and_ln104_231" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1165' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1164)   --->   "%or_ln117_1088 = or i1 %or_ln117_1087, i1 %and_ln102_1163" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1088' <Predicate = (or_ln117_1089 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1164)   --->   "%select_ln117_1163 = select i1 %or_ln117_1088, i4 %select_ln117_1162, i4 13" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1163' <Predicate = (or_ln117_1089 & or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1166)   --->   "%or_ln117_1090 = or i1 %or_ln117_1089, i1 %and_ln102_1164" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1090' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1164 = select i1 %or_ln117_1089, i4 %select_ln117_1163, i4 14" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1164' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_1091 = or i1 %or_ln117_1089, i1 %and_ln102_1154" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1091' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1166)   --->   "%select_ln117_1165 = select i1 %or_ln117_1090, i4 %select_ln117_1164, i4 15" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1165' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1166)   --->   "%zext_ln117_134 = zext i4 %select_ln117_1165" [firmware/BDT.h:117]   --->   Operation 131 'zext' 'zext_ln117_134' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1168)   --->   "%or_ln117_1092 = or i1 %or_ln117_1091, i1 %and_ln102_1165" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_1092' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1166 = select i1 %or_ln117_1091, i5 %zext_ln117_134, i5 16" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_1166' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1168)   --->   "%select_ln117_1167 = select i1 %or_ln117_1092, i5 %select_ln117_1166, i5 17" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1167' <Predicate = (or_ln117_1093 & or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1168 = select i1 %or_ln117_1093, i5 %select_ln117_1167, i5 18" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1168' <Predicate = (or_ln117_1095)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1170)   --->   "%xor_ln104_579 = xor i1 %icmp_ln86_1201, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_579' <Predicate = (or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1174)   --->   "%xor_ln104_580 = xor i1 %icmp_ln86_1202, i1 1" [firmware/BDT.h:104]   --->   Operation 137 'xor' 'xor_ln104_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1170)   --->   "%and_ln102_1175 = and i1 %icmp_ln86_1212, i1 %xor_ln104_579" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1175' <Predicate = (or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1170)   --->   "%and_ln102_1166 = and i1 %and_ln102_1175, i1 %and_ln104_232" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1166' <Predicate = (or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1172)   --->   "%and_ln102_1167 = and i1 %icmp_ln86_1213, i1 %and_ln102_1156" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1174)   --->   "%and_ln102_1176 = and i1 %icmp_ln86_1214, i1 %xor_ln104_580" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1174)   --->   "%and_ln102_1168 = and i1 %and_ln102_1176, i1 %and_ln102_1150" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1170)   --->   "%or_ln117_1094 = or i1 %or_ln117_1093, i1 %and_ln102_1166" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1094' <Predicate = (or_ln117_1095)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1170)   --->   "%select_ln117_1169 = select i1 %or_ln117_1094, i5 %select_ln117_1168, i5 19" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1169' <Predicate = (or_ln117_1095)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1172)   --->   "%or_ln117_1096 = or i1 %or_ln117_1095, i1 %and_ln102_1167" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1170 = select i1 %or_ln117_1095, i5 %select_ln117_1169, i5 20" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1170' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.97ns)   --->   "%or_ln117_1097 = or i1 %or_ln117_1095, i1 %and_ln102_1156" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1097' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1172)   --->   "%select_ln117_1171 = select i1 %or_ln117_1096, i5 %select_ln117_1170, i5 21" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1174)   --->   "%or_ln117_1098 = or i1 %or_ln117_1097, i1 %and_ln102_1168" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1172 = select i1 %or_ln117_1097, i5 %select_ln117_1171, i5 22" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1172' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_1099 = or i1 %or_ln117_1095, i1 %and_ln102_1150" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1099' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1174)   --->   "%select_ln117_1173 = select i1 %or_ln117_1098, i5 %select_ln117_1172, i5 23" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1174 = select i1 %or_ln117_1099, i5 %select_ln117_1173, i5 24" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1174' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 154 [1/1] (0.97ns)   --->   "%and_ln102_1157 = and i1 %icmp_ln86_1203, i1 %and_ln104_233" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1157' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1176)   --->   "%and_ln102_1169 = and i1 %icmp_ln86_1215, i1 %and_ln102_1157" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1176)   --->   "%or_ln117_1100 = or i1 %or_ln117_1099, i1 %and_ln102_1169" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1101 = or i1 %or_ln117_1099, i1 %and_ln102_1157" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1101' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1176)   --->   "%select_ln117_1175 = select i1 %or_ln117_1100, i5 %select_ln117_1174, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1176 = select i1 %or_ln117_1101, i5 %select_ln117_1175, i5 26" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1176' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 160 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_581 = xor i1 %icmp_ln86_1203, i1 1" [firmware/BDT.h:104]   --->   Operation 161 'xor' 'xor_ln104_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1177 = and i1 %icmp_ln86_1216, i1 %xor_ln104_581" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1170 = and i1 %and_ln102_1177, i1 %and_ln104_233" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1102 = or i1 %or_ln117_1101, i1 %and_ln102_1170" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1177 = select i1 %or_ln117_1102, i5 %select_ln117_1176, i5 27" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.28i13.i13.i5, i5 0, i13 7837, i5 1, i13 7899, i5 2, i13 71, i5 3, i13 3, i5 4, i13 440, i5 5, i13 7978, i5 6, i13 259, i5 7, i13 1590, i5 8, i13 1216, i5 9, i13 33, i5 10, i13 7878, i5 11, i13 8159, i5 12, i13 7986, i5 13, i13 298, i5 14, i13 683, i5 15, i13 7737, i5 16, i13 72, i5 17, i13 8041, i5 18, i13 98, i5 19, i13 2225, i5 20, i13 8020, i5 21, i13 456, i5 22, i13 8095, i5 23, i13 7881, i5 24, i13 8047, i5 25, i13 7688, i5 26, i13 1745, i5 27, i13 7973, i13 0, i5 %select_ln117_1177" [firmware/BDT.h:118]   --->   Operation 166 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 167 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read514', firmware/BDT.h:86) on port 'p_read5' (firmware/BDT.h:86) [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [40]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [67]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [68]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1147', firmware/BDT.h:102) [74]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1151', firmware/BDT.h:102) [86]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1079', firmware/BDT.h:117) [125]  (0.978 ns)
	'select' operation 3 bit ('select_ln117_1154', firmware/BDT.h:117) [129]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1155', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1156', firmware/BDT.h:117) [133]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1160', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1082', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1157', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1158', firmware/BDT.h:117) [138]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1159', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1160', firmware/BDT.h:117) [142]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1161', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1162', firmware/BDT.h:117) [146]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_577', firmware/BDT.h:104) [91]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1173', firmware/BDT.h:102) [107]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1163', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1088', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1163', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1164', firmware/BDT.h:117) [150]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1165', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1166', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1167', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1168', firmware/BDT.h:117) [159]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_579', firmware/BDT.h:104) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1175', firmware/BDT.h:102) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1166', firmware/BDT.h:102) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1094', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1169', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1170', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1171', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1172', firmware/BDT.h:117) [167]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1173', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1174', firmware/BDT.h:117) [171]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1157', firmware/BDT.h:102) [98]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1101', firmware/BDT.h:117) [172]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1176', firmware/BDT.h:117) [175]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_581', firmware/BDT.h:104) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1177', firmware/BDT.h:102) [118]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1170', firmware/BDT.h:102) [119]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1102', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1177', firmware/BDT.h:117) [176]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [177]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
