<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4344' type='4329'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11954'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11963'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26538'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='96'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276833' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276833' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276888' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276888' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1724'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5058' c='_ZL17hasUndefRegUpdatejjb'/>
