INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 20 14:51:28 2021
| Host              : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary
| Design            : floorplan_static_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.433        0.000                      0                 7890        0.012        0.000                      0                 7860        1.164        0.000                       0                  2710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         
clk_pl_1  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.433        0.000                      0                 5636        0.012        0.000                      0                 5636        1.164        0.000                       0                  1792  
clk_pl_1            1.477        0.000                      0                 2218        0.013        0.000                      0                 2218        2.125        0.000                       0                   918  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0          999.577        0.000                      0                   15                                                                        
clk_pl_0      clk_pl_1          999.450        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_1           clk_pl_1                 2.143        0.000                      0                    6        1.239        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.687ns (39.087%)  route 2.629ns (60.913%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 7.096 - 5.333 ) 
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.181ns (routing 0.408ns, distribution 1.773ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.366ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        2.181     2.344    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/clk_user
    RAMB36_X12Y15        RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X12Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.011     3.355 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12/DOUTBDOUT[0]
                         net (fo=1, routed)           0.718     4.073    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12_n_131
    SLICE_X72Y75         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.230 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/reg_out[13]_i_6/O
                         net (fo=1, routed)           0.520     4.750    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/do[13]
    SLICE_X61Y89         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.900 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/reg_out[13]_i_4/O
                         net (fo=4, routed)           0.306     5.206    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata[13]
    SLICE_X60Y94         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.272 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_13/O
                         net (fo=2, routed)           0.161     5.433    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_13_n_0
    SLICE_X60Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.468 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_7/O
                         net (fo=95, routed)          0.368     5.836    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_7_n_0
    SLICE_X57Y94         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.902 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_13/O
                         net (fo=2, routed)           0.141     6.043    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_13_n_0
    SLICE_X58Y94         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.193 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_4/O
                         net (fo=1, routed)           0.141     6.334    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_4_n_0
    SLICE_X58Y95         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     6.386 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_1/O
                         net (fo=5, routed)           0.274     6.660    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.438    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.463 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        1.633     7.096    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/clk_user
    SLICE_X57Y95         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]/C
                         clock pessimism              0.169     7.265                     
                         clock uncertainty           -0.112     7.153                     
    SLICE_X57Y95         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.093    reconfigurable   floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                          7.093                     
                         arrival time                          -6.660                     
  -------------------------------------------------------------------
                         slack                                  0.433                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.082ns (47.953%)  route 0.089ns (52.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.680ns (routing 0.366ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.408ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        1.680     1.810    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/clk_user
    SLICE_X69Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[48]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X69Y94         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.869 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[48]/Q
                         net (fo=3, routed)           0.065     1.934    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/p_0_in31_in[0]
    SLICE_X71Y94         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.957 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd[48]_i_1/O
                         net (fo=1, routed)           0.024     1.981    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd[48]_i_1_n_0
    SLICE_X71Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        1.912     2.075    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/clk_user
    SLICE_X71Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]/C
                         clock pessimism             -0.166     1.909                     
    SLICE_X71Y94         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.969    reconfigurable   floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.969                     
                         arrival time                           1.981                     
  -------------------------------------------------------------------
                         slack                                  0.012                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/SAXIGP4RCLK  n/a            3.003         5.333       2.330      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Slow    PS8/SAXIGP4RCLK  n/a            1.502         2.666       1.164      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK  n/a            1.502         2.667       1.165      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_1 rise@5.333ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.076ns (2.304%)  route 3.223ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 7.239 - 5.333 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.498ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.449ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.952     2.115    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X28Y181        FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y181        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.191 r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=301, routed)         3.223     5.414    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/rsta
    RAMB36_X7Y21         RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     5.440    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.465 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.774     7.239    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/clka
    RAMB36_X7Y21         RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.084     7.323                     
                         clock uncertainty           -0.112     7.211                     
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320     6.891    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.891                     
                         arrival time                          -5.414                     
  -------------------------------------------------------------------
                         slack                                  1.477                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.732ns (routing 0.449ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.498ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.732     1.864    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/clk_bft
    SLICE_X56Y107        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.922 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[22]/Q
                         net (fo=3, routed)           0.118     2.040    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/in_port_reg[0].src_leaf_reg_reg[0][4]_0[17]
    SLICE_X58Y109        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.973     2.136    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/clk_bft
    SLICE_X58Y109        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]/C
                         clock pessimism             -0.171     1.965                     
    SLICE_X58Y109        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.027    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.027                     
                         arrival time                           2.040                     
  -------------------------------------------------------------------
                         slack                                  0.013                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB36_X7Y20  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X7Y36  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB18_X7Y46  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.577ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.577ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y118                                     0.000     0.000 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X64Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.369     0.448    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X66Y117        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                 1000.000  1000.000                   
    SLICE_X66Y117        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.025                     
                         arrival time                          -0.448                     
  -------------------------------------------------------------------
                         slack                                999.577                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack      999.450ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.450ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.575ns  (logic 0.079ns (13.739%)  route 0.496ns (86.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y87                                      0.000     0.000 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.496     0.575    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X58Y87         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                 1000.000  1000.000                   
    SLICE_X58Y87         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025                     
                         arrival time                          -0.575                     
  -------------------------------------------------------------------
                         slack                                999.450                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_1 rise@5.333ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.076ns (2.669%)  route 2.771ns (97.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 7.199 - 5.333 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.498ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.449ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.952     2.115    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X28Y181        FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y181        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.191 f  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=301, routed)         2.771     4.962    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/reset_bft
    SLICE_X58Y105        FDCE                                         f  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     5.440    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.465 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.734     7.199    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/clk_bft
    SLICE_X58Y105        FDCE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]/C
                         clock pessimism              0.084     7.283                     
                         clock uncertainty           -0.112     7.171                     
    SLICE_X58Y105        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.105    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.105                     
                         arrival time                          -4.962                     
  -------------------------------------------------------------------
                         slack                                  2.143                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.038ns (2.849%)  route 1.296ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      1.072ns (routing 0.271ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.307ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.072     1.165    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X28Y181        FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y181        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.203 f  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=301, routed)         1.296     2.499    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/reset_bft
    SLICE_X60Y103        FDCE                                         f  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.226     1.342    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/clk_bft
    SLICE_X60Y103        FDCE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]/C
                         clock pessimism             -0.062     1.280                     
    SLICE_X60Y103        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.260    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260                     
                         arrival time                           2.499                     
  -------------------------------------------------------------------
                         slack                                  1.239                     





