// Seed: 4157707963
module module_0 ();
  always id_1 = -1 * id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    id_11,
    output uwire id_8,
    output supply0 id_9
);
  wire id_12;
  assign id_9 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      1, id_1, -1 | 1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
