@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Top entity is set to spi_interface.
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/bernd/opt/lscc/diamond/3.14/cae_library/synthesis/vhdl/xp2.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/pll.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/toplevel.vhd'.
@N: CD630 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Synthesizing work.spi_interface.rtl.
@N: CD233 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":74:21:74:22|Using sequential encoding for type t_packet_phase.
@N: CD233 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":75:23:75:24|Using sequential encoding for type t_operation_type.
@N: CL201 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Trying to extract state machine for register r_PACKET_PHASE.
@N: CL159 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":49:2:49:7|Input i_sclk is unused.
@N: CL159 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":64:2:64:9|Input i_wb_err is unused.
@N|Running in 64-bit mode

