#Start recording tcl command: 10/27/2017 02:22:43
#Project Location: D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/MakeFPGA_DiamondProject; Project name: MakeFPGA
prj_project open "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/MakeFPGA_DiamondProject/MakeFPGA.ldf"
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_src add "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/MakeFPGA_DiamondProject/Source/baudgen_rx.v" "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/MakeFPGA_DiamondProject/Source/uart_rx.v"
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen
prj_src remove "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/MakeFPGA_DiamondProject/Source/txchar.v"
prj_run Export -impl Implementation -task Jedecgen
#Stop recording: 10/27/2017 03:56:53
