INFO-FLOW: Workspace /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim/soln opened at Wed Jul 17 10:54:32 CST 2024
Command     open_solution done; 0.11 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 5.06 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.11 sec.
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.26 sec.
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.29 sec.
Command         ap_source done; 0.3 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.63 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.92 sec.
Execute     create_clock -period 7 -name default 
Execute       config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 load inp_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 compute inp_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 16 -dim 2 load wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
Execute     set_directive_array_reshape -type block -factor 16 -dim 2 compute wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
Execute     set_directive_array_partition -type block -factor 4 -dim 2 load wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_partition -type block -factor 4 -dim 2 compute wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 compute out_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 store out_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
Execute     csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/tests/hardware/common/test_lib.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/tests/hardware/common/test_lib.cc 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/sim/vta_test.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/sim/vta_test.cc 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/src/vta.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/src/vta.cc 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.37 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 58.38 sec.
Command   ap_source done; error code: 1; 64.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim/soln opened at Wed Jul 17 11:26:39 CST 2024
Execute       config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.23 sec.
Execute       source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.29 sec.
Command       ap_source done; 0.29 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command         ap_part_info done; 5.19 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.29 sec.
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.36 sec.
Command           ap_source done; 0.36 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.72 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.12 sec.
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 6.19 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 6.97 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.15 sec.
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.26 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 7 -name default 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 load inp_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 compute inp_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 16 -dim 2 load wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
Execute     set_directive_array_reshape -type block -factor 16 -dim 2 compute wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
Execute     set_directive_array_partition -type block -factor 4 -dim 2 load wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_partition -type block -factor 4 -dim 2 compute wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 compute out_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 store out_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
Execute     csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/tests/hardware/common/test_lib.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/tests/hardware/common/test_lib.cc 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/sim/vta_test.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/sim/vta_test.cc 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/src/vta.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/src/vta.cc 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.36 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 56.72 sec.
Command   ap_source done; error code: 1; 64.56 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim/soln opened at Thu Jul 18 19:59:33 CST 2024
Execute       config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.11 sec.
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.25 sec.
Execute       source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.33 sec.
Command       ap_source done; 0.33 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command         ap_part_info done; 5.67 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.23 sec.
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.32 sec.
Command           ap_source done; 0.33 sec.
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.6 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         get_default_platform 
Command       set_part done; 6.5 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 7.34 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.13 sec.
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.27 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 7 -name default 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 load inp_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 compute inp_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 16 -dim 2 load wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
Execute     set_directive_array_reshape -type block -factor 16 -dim 2 compute wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
Execute     set_directive_array_partition -type block -factor 4 -dim 2 load wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_partition -type block -factor 4 -dim 2 compute wgt_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 compute out_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_reshape -type block -factor 4 -dim 2 store out_mem 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredinp_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=16 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredwgt_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredout_mem block=positionBoolean0type factor=4 dim=2 
Execute     csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/tests/hardware/common/test_lib.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/tests/hardware/common/test_lib.cc 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/sim/vta_test.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/sim/vta_test.cc 
Execute       is_encrypted /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/src/vta.cc 
Execute       is_xip /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/src/vta.cc 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.38 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 56.43 sec.
Command   ap_source done; error code: 1; 64.66 sec.
Execute   cleanup_all 
