read -sv run_verilog_mid/adder_32b_16_71_2d44d5c5d40e24ffdd8b7d8d7192b8e2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_71_2d44d5c5d40e24ffdd8b7d8d7192b8e2_yosys.v
