// Seed: 781444512
module module_0 (
    input wand  id_0,
    input uwire id_1
);
  logic [7:0] id_3;
  ;
  tri0 id_4 = -1'b0;
  assign id_3[1] = -1;
  wire id_5;
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd97,
    parameter id_9  = 32'd2
) (
    input wor id_0,
    input tri id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand _id_9,
    output tri0 id_10,
    output wand id_11,
    input wire _id_12,
    output wor id_13
);
  logic [id_12 : id_9] id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
