<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › edac › i82443bxgx_edac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>i82443bxgx_edac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel 82443BX/GX (440BX/GX chipset) Memory Controller EDAC kernel</span>
<span class="cm"> * module (C) 2006 Tim Small</span>
<span class="cm"> *</span>
<span class="cm"> * This file may be distributed under the terms of the GNU General</span>
<span class="cm"> * Public License.</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Tim Small &lt;tim@buttersideup.com&gt;, based on work by Linux</span>
<span class="cm"> * Networx, Thayne Harbaugh, Dan Hollis &lt;goemon at anime dot net&gt; and</span>
<span class="cm"> * others.</span>
<span class="cm"> *</span>
<span class="cm"> * 440GX fix by Jason Uhlenkott &lt;juhlenko@akamai.com&gt;.</span>
<span class="cm"> *</span>
<span class="cm"> * Written with reference to 82443BX Host Bridge Datasheet:</span>
<span class="cm"> * http://download.intel.com/design/chipsets/datashts/29063301.pdf</span>
<span class="cm"> * references to this document given in [].</span>
<span class="cm"> *</span>
<span class="cm"> * This module doesn&#39;t support the 440LX, but it may be possible to</span>
<span class="cm"> * make it do so (the 440LX&#39;s register definitions are different, but</span>
<span class="cm"> * not completely so - I haven&#39;t studied them in enough detail to know</span>
<span class="cm"> * how easy this would be).</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_ids.h&gt;</span>


<span class="cp">#include &lt;linux/edac.h&gt;</span>
<span class="cp">#include &quot;edac_core.h&quot;</span>

<span class="cp">#define I82443_REVISION	&quot;0.1&quot;</span>

<span class="cp">#define EDAC_MOD_STR    &quot;i82443bxgx_edac&quot;</span>

<span class="cm">/* The 82443BX supports SDRAM, or EDO (EDO for mobile only), &quot;Memory</span>
<span class="cm"> * Size: 8 MB to 512 MB (1GB with Registered DIMMs) with eight memory</span>
<span class="cm"> * rows&quot; &quot;The 82443BX supports multiple-bit error detection and</span>
<span class="cm"> * single-bit error correction when ECC mode is enabled and</span>
<span class="cm"> * single/multi-bit error detection when correction is disabled.</span>
<span class="cm"> * During writes to the DRAM, the 82443BX generates ECC for the data</span>
<span class="cm"> * on a QWord basis. Partial QWord writes require a read-modify-write</span>
<span class="cm"> * cycle when ECC is enabled.&quot;</span>
<span class="cm">*/</span>

<span class="cm">/* &quot;Additionally, the 82443BX ensures that the data is corrected in</span>
<span class="cm"> * main memory so that accumulation of errors is prevented. Another</span>
<span class="cm"> * error within the same QWord would result in a double-bit error</span>
<span class="cm"> * which is unrecoverable. This is known as hardware scrubbing since</span>
<span class="cm"> * it requires no software intervention to correct the data in memory.&quot;</span>
<span class="cm"> */</span>

<span class="cm">/* [Also see page 100 (section 4.3), &quot;DRAM Interface&quot;]</span>
<span class="cm"> * [Also see page 112 (section 4.6.1.4), ECC]</span>
<span class="cm"> */</span>

<span class="cp">#define I82443BXGX_NR_CSROWS 8</span>
<span class="cp">#define I82443BXGX_NR_CHANS  1</span>
<span class="cp">#define I82443BXGX_NR_DIMMS  4</span>

<span class="cm">/* 82443 PCI Device 0 */</span>
<span class="cp">#define I82443BXGX_NBXCFG 0x50	</span><span class="cm">/* 32bit register starting at this PCI</span>
<span class="cm">				 * config space offset */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_NBXCFG_OFFSET_NON_ECCROW 24	</span><span class="cm">/* Array of bits, zero if</span>
<span class="cm">						 * row is non-ECC */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_NBXCFG_OFFSET_DRAM_FREQ 12	</span><span class="cm">/* 2 bits,00=100MHz,10=66 MHz */</span><span class="cp"></span>

<span class="cp">#define I82443BXGX_NBXCFG_OFFSET_DRAM_INTEGRITY 7	</span><span class="cm">/* 2 bits:       */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_NBXCFG_INTEGRITY_NONE   0x0	</span><span class="cm">/* 00 = Non-ECC */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_NBXCFG_INTEGRITY_EC     0x1	</span><span class="cm">/* 01 = EC (only) */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_NBXCFG_INTEGRITY_ECC    0x2	</span><span class="cm">/* 10 = ECC */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_NBXCFG_INTEGRITY_SCRUB  0x3	</span><span class="cm">/* 11 = ECC + HW Scrub */</span><span class="cp"></span>

<span class="cp">#define I82443BXGX_NBXCFG_OFFSET_ECC_DIAG_ENABLE  6</span>

<span class="cm">/* 82443 PCI Device 0 */</span>
<span class="cp">#define I82443BXGX_EAP   0x80	</span><span class="cm">/* 32bit register starting at this PCI</span>
<span class="cm">				 * config space offset, Error Address</span>
<span class="cm">				 * Pointer Register */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_EAP_OFFSET_EAP  12	</span><span class="cm">/* High 20 bits of error address */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_EAP_OFFSET_MBE  BIT(1)	</span><span class="cm">/* Err at EAP was multi-bit (W1TC) */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_EAP_OFFSET_SBE  BIT(0)	</span><span class="cm">/* Err at EAP was single-bit (W1TC) */</span><span class="cp"></span>

<span class="cp">#define I82443BXGX_ERRCMD  0x90	</span><span class="cm">/* 8bit register starting at this PCI</span>
<span class="cm">				 * config space offset. */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_ERRCMD_OFFSET_SERR_ON_MBE BIT(1)	</span><span class="cm">/* 1 = enable */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_ERRCMD_OFFSET_SERR_ON_SBE BIT(0)	</span><span class="cm">/* 1 = enable */</span><span class="cp"></span>

<span class="cp">#define I82443BXGX_ERRSTS  0x91	</span><span class="cm">/* 16bit register starting at this PCI</span>
<span class="cm">				 * config space offset. */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_ERRSTS_OFFSET_MBFRE 5	</span><span class="cm">/* 3 bits - first err row multibit */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_ERRSTS_OFFSET_MEF   BIT(4)	</span><span class="cm">/* 1 = MBE occurred */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_ERRSTS_OFFSET_SBFRE 1	</span><span class="cm">/* 3 bits - first err row singlebit */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_ERRSTS_OFFSET_SEF   BIT(0)	</span><span class="cm">/* 1 = SBE occurred */</span><span class="cp"></span>

<span class="cp">#define I82443BXGX_DRAMC 0x57	</span><span class="cm">/* 8bit register starting at this PCI</span>
<span class="cm">				 * config space offset. */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_DRAMC_OFFSET_DT 3	</span><span class="cm">/* 2 bits, DRAM Type */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_DRAMC_DRAM_IS_EDO 0	</span><span class="cm">/* 00 = EDO */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_DRAMC_DRAM_IS_SDRAM 1	</span><span class="cm">/* 01 = SDRAM */</span><span class="cp"></span>
<span class="cp">#define I82443BXGX_DRAMC_DRAM_IS_RSDRAM 2	</span><span class="cm">/* 10 = Registered SDRAM */</span><span class="cp"></span>

<span class="cp">#define I82443BXGX_DRB 0x60	</span><span class="cm">/* 8x 8bit registers starting at this PCI</span>
<span class="cm">				 * config space offset. */</span><span class="cp"></span>

<span class="cm">/* FIXME - don&#39;t poll when ECC disabled? */</span>

<span class="k">struct</span> <span class="n">i82443bxgx_edacmc_error_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">eap</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edac_pci_ctl_info</span> <span class="o">*</span><span class="n">i82443bxgx_pci</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">mci_pdev</span><span class="p">;</span>	<span class="cm">/* init dev: in case that AGP code has</span>
<span class="cm">					 * already registered driver</span>
<span class="cm">					 */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">i82443bxgx_registered</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82443bxgx_edacmc_get_error_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">i82443bxgx_edacmc_error_info</span>
				<span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_EAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span> <span class="o">&amp;</span> <span class="n">I82443BXGX_EAP_OFFSET_SBE</span><span class="p">)</span>
		<span class="cm">/* Clear error to allow next error to be reported [p.61] */</span>
		<span class="n">pci_write_bits32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_EAP</span><span class="p">,</span>
				 <span class="n">I82443BXGX_EAP_OFFSET_SBE</span><span class="p">,</span>
				 <span class="n">I82443BXGX_EAP_OFFSET_SBE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span> <span class="o">&amp;</span> <span class="n">I82443BXGX_EAP_OFFSET_MBE</span><span class="p">)</span>
		<span class="cm">/* Clear error to allow next error to be reported [p.61] */</span>
		<span class="n">pci_write_bits32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_EAP</span><span class="p">,</span>
				 <span class="n">I82443BXGX_EAP_OFFSET_MBE</span><span class="p">,</span>
				 <span class="n">I82443BXGX_EAP_OFFSET_MBE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i82443bxgx_edacmc_process_error_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
						<span class="k">struct</span>
						<span class="n">i82443bxgx_edacmc_error_info</span>
						<span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">handle_errors</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">error_found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eapaddr</span><span class="p">,</span> <span class="n">page</span><span class="p">,</span> <span class="n">pageoffset</span><span class="p">;</span>

	<span class="cm">/* bits 30:12 hold the 4kb block in which the error occurred</span>
<span class="cm">	 * [p.61] */</span>
	<span class="n">eapaddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span> <span class="o">&amp;</span> <span class="mh">0xfffff000</span><span class="p">);</span>
	<span class="n">page</span> <span class="o">=</span> <span class="n">eapaddr</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">pageoffset</span> <span class="o">=</span> <span class="n">eapaddr</span> <span class="o">-</span> <span class="p">(</span><span class="n">page</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span> <span class="o">&amp;</span> <span class="n">I82443BXGX_EAP_OFFSET_SBE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">error_found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">handle_errors</span><span class="p">)</span>
			<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_CORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span>
					     <span class="n">page</span><span class="p">,</span> <span class="n">pageoffset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					     <span class="n">edac_mc_find_csrow_by_page</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">page</span><span class="p">),</span>
					     <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span> <span class="o">&amp;</span> <span class="n">I82443BXGX_EAP_OFFSET_MBE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">error_found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">handle_errors</span><span class="p">)</span>
			<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_UNCORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span>
					     <span class="n">page</span><span class="p">,</span> <span class="n">pageoffset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					     <span class="n">edac_mc_find_csrow_by_page</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">page</span><span class="p">),</span>
					     <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">error_found</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82443bxgx_edacmc_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">i82443bxgx_edacmc_error_info</span> <span class="n">info</span><span class="p">;</span>

	<span class="n">debugf1</span><span class="p">(</span><span class="s">&quot;MC%d: %s: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">mc_idx</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">i82443bxgx_edacmc_get_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
	<span class="n">i82443bxgx_edacmc_process_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82443bxgx_init_csrows</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				<span class="k">enum</span> <span class="n">edac_type</span> <span class="n">edac_mode</span><span class="p">,</span>
				<span class="k">enum</span> <span class="n">mem_type</span> <span class="n">mtype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">csrow_info</span> <span class="o">*</span><span class="n">csrow</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dimm_info</span> <span class="o">*</span><span class="n">dimm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">drbar</span><span class="p">,</span> <span class="n">dramc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">row_base</span><span class="p">,</span> <span class="n">row_high_limit</span><span class="p">,</span> <span class="n">row_high_limit_last</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_DRAMC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dramc</span><span class="p">);</span>
	<span class="n">row_high_limit_last</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">nr_csrows</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">csrow</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>
		<span class="n">dimm</span> <span class="o">=</span> <span class="n">csrow</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">dimm</span><span class="p">;</span>

		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_DRB</span> <span class="o">+</span> <span class="n">index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drbar</span><span class="p">);</span>
		<span class="n">debugf1</span><span class="p">(</span><span class="s">&quot;MC%d: %s: %s() Row=%d DRB = %#0x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mc_idx</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">drbar</span><span class="p">);</span>
		<span class="n">row_high_limit</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">drbar</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="cm">/* find the DRAM Chip Select Base address and mask */</span>
		<span class="n">debugf1</span><span class="p">(</span><span class="s">&quot;MC%d: %s: %s() Row=%d, &quot;</span>
			<span class="s">&quot;Boundary Address=%#0x, Last = %#0x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mc_idx</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">row_high_limit</span><span class="p">,</span>
			<span class="n">row_high_limit_last</span><span class="p">);</span>

		<span class="cm">/* 440GX goes to 2GB, represented with a DRB of 0. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">row_high_limit_last</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">row_high_limit</span><span class="p">)</span>
			<span class="n">row_high_limit</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">;</span>

		<span class="cm">/* This row is empty [p.49] */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">row_high_limit</span> <span class="o">==</span> <span class="n">row_high_limit_last</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">row_base</span> <span class="o">=</span> <span class="n">row_high_limit_last</span><span class="p">;</span>
		<span class="n">csrow</span><span class="o">-&gt;</span><span class="n">first_page</span> <span class="o">=</span> <span class="n">row_base</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
		<span class="n">csrow</span><span class="o">-&gt;</span><span class="n">last_page</span> <span class="o">=</span> <span class="p">(</span><span class="n">row_high_limit</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">nr_pages</span> <span class="o">=</span> <span class="n">csrow</span><span class="o">-&gt;</span><span class="n">last_page</span> <span class="o">-</span> <span class="n">csrow</span><span class="o">-&gt;</span><span class="n">first_page</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* EAP reports in 4kilobyte granularity [61] */</span>
		<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">grain</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">mtype</span> <span class="o">=</span> <span class="n">mtype</span><span class="p">;</span>
		<span class="cm">/* I don&#39;t think 440BX can tell you device type? FIXME? */</span>
		<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">dtype</span> <span class="o">=</span> <span class="n">DEV_UNKNOWN</span><span class="p">;</span>
		<span class="cm">/* Mode is global to all rows on 440BX */</span>
		<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">edac_mode</span> <span class="o">=</span> <span class="n">edac_mode</span><span class="p">;</span>
		<span class="n">row_high_limit_last</span> <span class="o">=</span> <span class="n">row_high_limit</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i82443bxgx_edacmc_probe1</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">edac_mc_layer</span> <span class="n">layers</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dramc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nbxcfg</span><span class="p">,</span> <span class="n">ecc_mode</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">mem_type</span> <span class="n">mtype</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">edac_type</span> <span class="n">edac_mode</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;MC: %s: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* Something is really hosed if PCI config space reads from</span>
<span class="cm">	 * the MC aren&#39;t working.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_NBXCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nbxcfg</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">type</span> <span class="o">=</span> <span class="n">EDAC_MC_LAYER_CHIP_SELECT</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">I82443BXGX_NR_CSROWS</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">is_virt_csrow</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">type</span> <span class="o">=</span> <span class="n">EDAC_MC_LAYER_CHANNEL</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">I82443BXGX_NR_CHANS</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">is_virt_csrow</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">mci</span> <span class="o">=</span> <span class="n">edac_mc_alloc</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">layers</span><span class="p">),</span> <span class="n">layers</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mci</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;MC: %s: %s(): mci = %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">mci</span><span class="p">);</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mtype_cap</span> <span class="o">=</span> <span class="n">MEM_FLAG_EDO</span> <span class="o">|</span> <span class="n">MEM_FLAG_SDR</span> <span class="o">|</span> <span class="n">MEM_FLAG_RDR</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_ctl_cap</span> <span class="o">=</span> <span class="n">EDAC_FLAG_NONE</span> <span class="o">|</span> <span class="n">EDAC_FLAG_EC</span> <span class="o">|</span> <span class="n">EDAC_FLAG_SECDED</span><span class="p">;</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_DRAMC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dramc</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">dramc</span> <span class="o">&gt;&gt;</span> <span class="n">I82443BXGX_DRAMC_OFFSET_DT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">)))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">I82443BXGX_DRAMC_DRAM_IS_EDO</span>:
		<span class="n">mtype</span> <span class="o">=</span> <span class="n">MEM_EDO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I82443BXGX_DRAMC_DRAM_IS_SDRAM</span>:
		<span class="n">mtype</span> <span class="o">=</span> <span class="n">MEM_SDR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I82443BXGX_DRAMC_DRAM_IS_RSDRAM</span>:
		<span class="n">mtype</span> <span class="o">=</span> <span class="n">MEM_RDR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;Unknown/reserved DRAM type value &quot;</span>
			<span class="s">&quot;in DRAMC register!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mtype</span> <span class="o">=</span> <span class="o">-</span><span class="n">MEM_UNKNOWN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">mtype</span> <span class="o">==</span> <span class="n">MEM_SDR</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">mtype</span> <span class="o">==</span> <span class="n">MEM_RDR</span><span class="p">))</span>
		<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_cap</span> <span class="o">=</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_ctl_cap</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_cap</span> <span class="o">=</span> <span class="n">EDAC_FLAG_NONE</span><span class="p">;</span>

	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">scrub_cap</span> <span class="o">=</span> <span class="n">SCRUB_FLAG_HW_SRC</span><span class="p">;</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_NBXCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nbxcfg</span><span class="p">);</span>
	<span class="n">ecc_mode</span> <span class="o">=</span> <span class="p">((</span><span class="n">nbxcfg</span> <span class="o">&gt;&gt;</span> <span class="n">I82443BXGX_NBXCFG_OFFSET_DRAM_INTEGRITY</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">)));</span>

	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">scrub_mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">ecc_mode</span> <span class="o">==</span> <span class="n">I82443BXGX_NBXCFG_INTEGRITY_SCRUB</span><span class="p">)</span>
		<span class="o">?</span> <span class="n">SCRUB_HW_SRC</span> <span class="o">:</span> <span class="n">SCRUB_NONE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">ecc_mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">I82443BXGX_NBXCFG_INTEGRITY_NONE</span>:
		<span class="n">edac_mode</span> <span class="o">=</span> <span class="n">EDAC_NONE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I82443BXGX_NBXCFG_INTEGRITY_EC</span>:
		<span class="n">edac_mode</span> <span class="o">=</span> <span class="n">EDAC_EC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I82443BXGX_NBXCFG_INTEGRITY_ECC</span>:
	<span class="k">case</span> <span class="n">I82443BXGX_NBXCFG_INTEGRITY_SCRUB</span>:
		<span class="n">edac_mode</span> <span class="o">=</span> <span class="n">EDAC_SECDED</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;%s(): Unknown/reserved ECC state &quot;</span>
			<span class="s">&quot;in NBXCFG register!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">edac_mode</span> <span class="o">=</span> <span class="n">EDAC_UNKNOWN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i82443bxgx_init_csrows</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">pdev</span><span class="p">,</span> <span class="n">edac_mode</span><span class="p">,</span> <span class="n">mtype</span><span class="p">);</span>

	<span class="cm">/* Many BIOSes don&#39;t clear error flags on boot, so do this</span>
<span class="cm">	 * here, or we get &quot;phantom&quot; errors occurring at module-load</span>
<span class="cm">	 * time. */</span>
	<span class="n">pci_write_bits32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82443BXGX_EAP</span><span class="p">,</span>
			<span class="p">(</span><span class="n">I82443BXGX_EAP_OFFSET_SBE</span> <span class="o">|</span>
				<span class="n">I82443BXGX_EAP_OFFSET_MBE</span><span class="p">),</span>
			<span class="p">(</span><span class="n">I82443BXGX_EAP_OFFSET_SBE</span> <span class="o">|</span>
				<span class="n">I82443BXGX_EAP_OFFSET_MBE</span><span class="p">));</span>

	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mod_name</span> <span class="o">=</span> <span class="n">EDAC_MOD_STR</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mod_ver</span> <span class="o">=</span> <span class="n">I82443_REVISION</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="s">&quot;I82443BXGX&quot;</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev_name</span> <span class="o">=</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_check</span> <span class="o">=</span> <span class="n">i82443bxgx_edacmc_check</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_page_to_phys</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">edac_mc_add_mc</span><span class="p">(</span><span class="n">mci</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): failed edac_mc_add_mc()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocating generic PCI control info */</span>
	<span class="n">i82443bxgx_pci</span> <span class="o">=</span> <span class="n">edac_pci_create_generic_ctl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">EDAC_MOD_STR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i82443bxgx_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;%s(): Unable to create PCI control</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;%s(): PCI error report via EDAC not setup</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s: %s(): success</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail:</span>
	<span class="n">edac_mc_free</span><span class="p">(</span><span class="n">mci</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">i82443bxgx_edacmc_probe1</span><span class="p">);</span>

<span class="cm">/* returns count (&gt;= 0), or negative on error */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">i82443bxgx_edacmc_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
						<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;MC: %s: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* don&#39;t need to call pci_enable_device() */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">i82443bxgx_edacmc_probe1</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">mci_pdev</span> <span class="o">=</span> <span class="n">pci_dev_get</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">i82443bxgx_edacmc_remove_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;%s: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i82443bxgx_pci</span><span class="p">)</span>
		<span class="n">edac_pci_release_generic_ctl</span><span class="p">(</span><span class="n">i82443bxgx_pci</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">mci</span> <span class="o">=</span> <span class="n">edac_mc_del_mc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">edac_mc_free</span><span class="p">(</span><span class="n">mci</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">i82443bxgx_edacmc_remove_one</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">i82443bxgx_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82443BX_0</span><span class="p">)},</span>
	<span class="p">{</span><span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82443BX_2</span><span class="p">)},</span>
	<span class="p">{</span><span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82443GX_0</span><span class="p">)},</span>
	<span class="p">{</span><span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82443GX_2</span><span class="p">)},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,}</span>			<span class="cm">/* 0 terminated list. */</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">i82443bxgx_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">i82443bxgx_edacmc_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">EDAC_MOD_STR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">i82443bxgx_edacmc_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">i82443bxgx_edacmc_remove_one</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">i82443bxgx_pci_tbl</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">i82443bxgx_edacmc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pci_rc</span><span class="p">;</span>
       <span class="cm">/* Ensure that the OPSTATE is set correctly for POLL or NMI */</span>
       <span class="n">opstate_init</span><span class="p">();</span>

	<span class="n">pci_rc</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i82443bxgx_edacmc_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i82443bxgx_pci_tbl</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">i82443bxgx_registered</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">&amp;&amp;</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mci_pdev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="p">,</span>
					<span class="n">id</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
			<span class="n">i</span><span class="o">++</span><span class="p">;</span>
			<span class="n">id</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i82443bxgx_pci_tbl</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci_pdev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;i82443bxgx pci_get_device fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pci_rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pci_rc</span> <span class="o">=</span> <span class="n">i82443bxgx_edacmc_init_one</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">,</span> <span class="n">i82443bxgx_pci_tbl</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pci_rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;i82443bxgx init fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pci_rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail1:</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i82443bxgx_edacmc_driver</span><span class="p">);</span>

<span class="nl">fail0:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pci_rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">i82443bxgx_edacmc_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i82443bxgx_edacmc_driver</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i82443bxgx_registered</span><span class="p">)</span>
		<span class="n">i82443bxgx_edacmc_remove_one</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span><span class="p">)</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">i82443bxgx_edacmc_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">i82443bxgx_edacmc_exit</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Tim Small &lt;tim@buttersideup.com&gt; - WPAD&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;EDAC MC support for Intel 82443BX/GX memory controllers&quot;</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">edac_op_state</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">edac_op_state</span><span class="p">,</span> <span class="s">&quot;EDAC Error Reporting state: 0=Poll,1=NMI&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
