// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AutoCorrelation_HH_
#define _AutoCorrelation_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "MUSIC_top_dadddsubkb.h"
#include "MUSIC_top_dadd_64cud.h"
#include "MUSIC_top_dmul_64dEe.h"
#include "MUSIC_top_ddiv_64eOg.h"

namespace ap_rtl {

struct AutoCorrelation : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > rec_sig_re_address0;
    sc_out< sc_logic > rec_sig_re_ce0;
    sc_in< sc_lv<64> > rec_sig_re_q0;
    sc_out< sc_lv<8> > rec_sig_re_address1;
    sc_out< sc_logic > rec_sig_re_ce1;
    sc_in< sc_lv<64> > rec_sig_re_q1;
    sc_out< sc_lv<8> > rec_sig_im_address0;
    sc_out< sc_logic > rec_sig_im_ce0;
    sc_in< sc_lv<64> > rec_sig_im_q0;
    sc_out< sc_lv<8> > rec_sig_im_address1;
    sc_out< sc_logic > rec_sig_im_ce1;
    sc_in< sc_lv<64> > rec_sig_im_q1;
    sc_out< sc_lv<14> > matrix1_re_address0;
    sc_out< sc_logic > matrix1_re_ce0;
    sc_out< sc_logic > matrix1_re_we0;
    sc_out< sc_lv<64> > matrix1_re_d0;
    sc_in< sc_lv<64> > matrix1_re_q0;
    sc_out< sc_lv<14> > matrix1_im_address0;
    sc_out< sc_logic > matrix1_im_ce0;
    sc_out< sc_logic > matrix1_im_we0;
    sc_out< sc_lv<64> > matrix1_im_d0;
    sc_in< sc_lv<64> > matrix1_im_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    AutoCorrelation(sc_module_name name);
    SC_HAS_PROCESS(AutoCorrelation);

    ~AutoCorrelation();

    sc_trace_file* mVcdFile;

    MUSIC_top_dadddsubkb<1,5,64,64,64>* MUSIC_top_dadddsubkb_U5;
    MUSIC_top_dadd_64cud<1,5,64,64,64>* MUSIC_top_dadd_64cud_U6;
    MUSIC_top_dmul_64dEe<1,5,64,64,64>* MUSIC_top_dmul_64dEe_U7;
    MUSIC_top_dmul_64dEe<1,5,64,64,64>* MUSIC_top_dmul_64dEe_U8;
    MUSIC_top_dmul_64dEe<1,5,64,64,64>* MUSIC_top_dmul_64dEe_U9;
    MUSIC_top_dmul_64dEe<1,5,64,64,64>* MUSIC_top_dmul_64dEe_U10;
    MUSIC_top_ddiv_64eOg<1,17,64,64,64>* MUSIC_top_ddiv_64eOg_U11;
    MUSIC_top_ddiv_64eOg<1,17,64,64,64>* MUSIC_top_ddiv_64eOg_U12;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<42> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > reg_299;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<64> > reg_305;
    sc_signal< sc_lv<14> > add_ln22_fu_311_p2;
    sc_signal< sc_lv<14> > add_ln22_reg_510;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > k_fu_323_p2;
    sc_signal< sc_lv<7> > k_reg_518;
    sc_signal< sc_lv<7> > l_fu_335_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > zext_ln29_fu_357_p1;
    sc_signal< sc_lv<8> > zext_ln29_reg_531;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > i_fu_367_p2;
    sc_signal< sc_lv<7> > i_reg_540;
    sc_signal< sc_lv<14> > add_ln30_fu_373_p2;
    sc_signal< sc_lv<14> > add_ln30_reg_545;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<7> > k_1_fu_389_p2;
    sc_signal< sc_lv<7> > k_1_reg_553;
    sc_signal< sc_lv<8> > rec_sig_re_addr_reg_558;
    sc_signal< sc_lv<1> > icmp_ln30_fu_383_p2;
    sc_signal< sc_lv<8> > rec_sig_im_addr_reg_563;
    sc_signal< sc_lv<7> > l_1_fu_416_p2;
    sc_signal< sc_lv<7> > l_1_reg_571;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln31_fu_410_p2;
    sc_signal< sc_lv<14> > add_ln33_fu_437_p2;
    sc_signal< sc_lv<14> > add_ln33_reg_586;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > tmp_im_13_fu_453_p1;
    sc_signal< sc_lv<64> > grp_fu_267_p2;
    sc_signal< sc_lv<64> > m1_reg_615;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > grp_fu_273_p2;
    sc_signal< sc_lv<64> > m2_reg_620;
    sc_signal< sc_lv<64> > grp_fu_278_p2;
    sc_signal< sc_lv<64> > m3_reg_625;
    sc_signal< sc_lv<64> > grp_fu_284_p2;
    sc_signal< sc_lv<64> > m4_reg_630;
    sc_signal< sc_lv<64> > grp_fu_255_p2;
    sc_signal< sc_lv<64> > sum_re_reg_635;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > grp_fu_259_p2;
    sc_signal< sc_lv<64> > sum_im_reg_640;
    sc_signal< sc_lv<14> > matrix1_re_addr_2_reg_645;
    sc_signal< sc_lv<14> > matrix1_im_addr_2_reg_650;
    sc_signal< sc_lv<14> > add_ln39_fu_464_p2;
    sc_signal< sc_lv<14> > add_ln39_reg_655;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<7> > m_fu_476_p2;
    sc_signal< sc_lv<7> > m_reg_663;
    sc_signal< sc_lv<7> > n_fu_488_p2;
    sc_signal< sc_lv<7> > n_reg_671;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<14> > matrix1_re_addr_1_reg_676;
    sc_signal< sc_lv<1> > icmp_ln40_fu_482_p2;
    sc_signal< sc_lv<14> > matrix1_im_addr_1_reg_681;
    sc_signal< sc_lv<64> > grp_fu_289_p2;
    sc_signal< sc_lv<64> > x_complex_re_write_a_reg_686;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<64> > grp_fu_294_p2;
    sc_signal< sc_lv<64> > x_complex_im_write_a_reg_691;
    sc_signal< sc_lv<7> > k_0_reg_142;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln23_fu_329_p2;
    sc_signal< sc_lv<14> > phi_mul_reg_153;
    sc_signal< sc_lv<7> > l_0_reg_165;
    sc_signal< sc_lv<1> > icmp_ln22_fu_317_p2;
    sc_signal< sc_lv<7> > i_0_reg_176;
    sc_signal< sc_lv<7> > k1_0_reg_187;
    sc_signal< sc_lv<1> > icmp_ln29_fu_361_p2;
    sc_signal< sc_lv<14> > phi_mul113_reg_198;
    sc_signal< sc_lv<7> > l2_0_reg_210;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<7> > m_0_reg_221;
    sc_signal< sc_lv<14> > phi_mul115_reg_232;
    sc_signal< sc_lv<7> > n_0_reg_244;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<1> > icmp_ln39_fu_470_p2;
    sc_signal< sc_lv<64> > zext_ln24_1_fu_351_p1;
    sc_signal< sc_lv<64> > zext_ln32_fu_400_p1;
    sc_signal< sc_lv<64> > zext_ln32_1_fu_427_p1;
    sc_signal< sc_lv<64> > zext_ln33_1_fu_459_p1;
    sc_signal< sc_lv<64> > zext_ln41_1_fu_504_p1;
    sc_signal< sc_lv<64> > grp_fu_255_p0;
    sc_signal< sc_lv<64> > grp_fu_255_p1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > grp_fu_259_p0;
    sc_signal< sc_lv<64> > grp_fu_259_p1;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<14> > zext_ln24_fu_341_p1;
    sc_signal< sc_lv<14> > add_ln24_fu_345_p2;
    sc_signal< sc_lv<8> > zext_ln30_fu_379_p1;
    sc_signal< sc_lv<8> > add_ln32_fu_395_p2;
    sc_signal< sc_lv<8> > zext_ln31_fu_406_p1;
    sc_signal< sc_lv<8> > add_ln32_1_fu_422_p2;
    sc_signal< sc_lv<14> > zext_ln33_fu_433_p1;
    sc_signal< sc_lv<64> > bitcast_ln329_fu_443_p1;
    sc_signal< sc_lv<64> > xor_ln329_fu_447_p2;
    sc_signal< sc_lv<14> > zext_ln41_fu_494_p1;
    sc_signal< sc_lv<14> > add_ln41_fu_498_p2;
    sc_signal< sc_lv<2> > grp_fu_255_opcode;
    sc_signal< sc_lv<42> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<42> ap_ST_fsm_state1;
    static const sc_lv<42> ap_ST_fsm_state2;
    static const sc_lv<42> ap_ST_fsm_state3;
    static const sc_lv<42> ap_ST_fsm_state4;
    static const sc_lv<42> ap_ST_fsm_state5;
    static const sc_lv<42> ap_ST_fsm_state6;
    static const sc_lv<42> ap_ST_fsm_state7;
    static const sc_lv<42> ap_ST_fsm_state8;
    static const sc_lv<42> ap_ST_fsm_state9;
    static const sc_lv<42> ap_ST_fsm_state10;
    static const sc_lv<42> ap_ST_fsm_state11;
    static const sc_lv<42> ap_ST_fsm_state12;
    static const sc_lv<42> ap_ST_fsm_state13;
    static const sc_lv<42> ap_ST_fsm_state14;
    static const sc_lv<42> ap_ST_fsm_state15;
    static const sc_lv<42> ap_ST_fsm_state16;
    static const sc_lv<42> ap_ST_fsm_state17;
    static const sc_lv<42> ap_ST_fsm_state18;
    static const sc_lv<42> ap_ST_fsm_state19;
    static const sc_lv<42> ap_ST_fsm_state20;
    static const sc_lv<42> ap_ST_fsm_state21;
    static const sc_lv<42> ap_ST_fsm_state22;
    static const sc_lv<42> ap_ST_fsm_state23;
    static const sc_lv<42> ap_ST_fsm_state24;
    static const sc_lv<42> ap_ST_fsm_state25;
    static const sc_lv<42> ap_ST_fsm_state26;
    static const sc_lv<42> ap_ST_fsm_state27;
    static const sc_lv<42> ap_ST_fsm_state28;
    static const sc_lv<42> ap_ST_fsm_state29;
    static const sc_lv<42> ap_ST_fsm_state30;
    static const sc_lv<42> ap_ST_fsm_state31;
    static const sc_lv<42> ap_ST_fsm_state32;
    static const sc_lv<42> ap_ST_fsm_state33;
    static const sc_lv<42> ap_ST_fsm_state34;
    static const sc_lv<42> ap_ST_fsm_state35;
    static const sc_lv<42> ap_ST_fsm_state36;
    static const sc_lv<42> ap_ST_fsm_state37;
    static const sc_lv<42> ap_ST_fsm_state38;
    static const sc_lv<42> ap_ST_fsm_state39;
    static const sc_lv<42> ap_ST_fsm_state40;
    static const sc_lv<42> ap_ST_fsm_state41;
    static const sc_lv<42> ap_ST_fsm_state42;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<64> ap_const_lv64_4059400000000000;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<14> ap_const_lv14_64;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_65;
    static const sc_lv<64> ap_const_lv64_8000000000000000;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_fu_311_p2();
    void thread_add_ln24_fu_345_p2();
    void thread_add_ln30_fu_373_p2();
    void thread_add_ln32_1_fu_422_p2();
    void thread_add_ln32_fu_395_p2();
    void thread_add_ln33_fu_437_p2();
    void thread_add_ln39_fu_464_p2();
    void thread_add_ln41_fu_498_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bitcast_ln329_fu_443_p1();
    void thread_grp_fu_255_opcode();
    void thread_grp_fu_255_p0();
    void thread_grp_fu_255_p1();
    void thread_grp_fu_259_p0();
    void thread_grp_fu_259_p1();
    void thread_i_fu_367_p2();
    void thread_icmp_ln22_fu_317_p2();
    void thread_icmp_ln23_fu_329_p2();
    void thread_icmp_ln29_fu_361_p2();
    void thread_icmp_ln30_fu_383_p2();
    void thread_icmp_ln31_fu_410_p2();
    void thread_icmp_ln39_fu_470_p2();
    void thread_icmp_ln40_fu_482_p2();
    void thread_k_1_fu_389_p2();
    void thread_k_fu_323_p2();
    void thread_l_1_fu_416_p2();
    void thread_l_fu_335_p2();
    void thread_m_fu_476_p2();
    void thread_matrix1_im_address0();
    void thread_matrix1_im_ce0();
    void thread_matrix1_im_d0();
    void thread_matrix1_im_we0();
    void thread_matrix1_re_address0();
    void thread_matrix1_re_ce0();
    void thread_matrix1_re_d0();
    void thread_matrix1_re_we0();
    void thread_n_fu_488_p2();
    void thread_rec_sig_im_address0();
    void thread_rec_sig_im_address1();
    void thread_rec_sig_im_ce0();
    void thread_rec_sig_im_ce1();
    void thread_rec_sig_re_address0();
    void thread_rec_sig_re_address1();
    void thread_rec_sig_re_ce0();
    void thread_rec_sig_re_ce1();
    void thread_tmp_im_13_fu_453_p1();
    void thread_xor_ln329_fu_447_p2();
    void thread_zext_ln24_1_fu_351_p1();
    void thread_zext_ln24_fu_341_p1();
    void thread_zext_ln29_fu_357_p1();
    void thread_zext_ln30_fu_379_p1();
    void thread_zext_ln31_fu_406_p1();
    void thread_zext_ln32_1_fu_427_p1();
    void thread_zext_ln32_fu_400_p1();
    void thread_zext_ln33_1_fu_459_p1();
    void thread_zext_ln33_fu_433_p1();
    void thread_zext_ln41_1_fu_504_p1();
    void thread_zext_ln41_fu_494_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
