Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/AESL_autofifo_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/AESL_autofifo_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1_1_Pipeline_VITIS_LOOP_42_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1_Pipeline_VITIS_LOOP_42_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1_1_Pipeline_VITIS_LOOP_46_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1_Pipeline_VITIS_LOOP_46_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1_2_Pipeline_VITIS_LOOP_55_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2_Pipeline_VITIS_LOOP_55_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1_2_Pipeline_VITIS_LOOP_59_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2_Pipeline_VITIS_LOOP_59_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2_1_Pipeline_VITIS_LOOP_76_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1_Pipeline_VITIS_LOOP_76_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2_1_Pipeline_VITIS_LOOP_80_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1_Pipeline_VITIS_LOOP_80_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d40_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d40_S_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d40_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_start_for_proc_1_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_1_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_1_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d40_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d40_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d40_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d40_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d40_S_x0_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d40_S_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'if_num_data_valid' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'if_fifo_cap' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:169]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 3 for port 'if_num_data_valid' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:183]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 3 for port 'if_fifo_cap' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'if_num_data_valid' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:149]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'if_fifo_cap' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:150]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'if_num_data_valid' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'if_fifo_cap' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:165]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'if_num_data_valid' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:127]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'if_fifo_cap' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:128]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'if_num_data_valid' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:142]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 2 for port 'if_fifo_cap' [/mnt/HLSNAS/03.jkrvGE/r10525034/LabA/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_proc_1_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_1
Compiling module xil_defaultlib.example_proc_1_2_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_2_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_1_2
Compiling module xil_defaultlib.example_fifo_w32_d40_S_shiftReg(...
Compiling module xil_defaultlib.example_fifo_w32_d40_S(ADDR_WIDT...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_shiftReg(...
Compiling module xil_defaultlib.example_fifo_w32_d40_S(ADDR_WIDT...
Compiling module xil_defaultlib.example_start_for_proc_1_2_U0_sh...
Compiling module xil_defaultlib.example_start_for_proc_1_2_U0
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_2_1_Pipeline_VITIS_...
Compiling module xil_defaultlib.example_proc_2_1
Compiling module xil_defaultlib.example_flow_control_loop_pipe
Compiling module xil_defaultlib.example_proc_2_2
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x_shiftRe...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x(ADDR_WI...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x_shiftRe...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x(ADDR_WI...
Compiling module xil_defaultlib.example_start_for_proc_2_2_U0_sh...
Compiling module xil_defaultlib.example_start_for_proc_2_2_U0
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x0_shiftR...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x0(ADDR_W...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x0_shiftR...
Compiling module xil_defaultlib.example_fifo_w32_d40_S_x0(ADDR_W...
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_autofifo_A
Compiling module xil_defaultlib.AESL_autofifo_B
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example
