
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1

# Written on Mon Aug 10 19:32:15 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                  Requested     Requested     Clock                                                           Clock                     Clock
Level     Clock                                                  Frequency     Period        Type                                                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                 150.0 MHz     6.667         system                                                          system_clkgroup           0    
                                                                                                                                                                                            
0 -       GW_PLL|clkout_inferred_clock                           237.1 MHz     4.217         inferred                                                        Autoconstr_clkgroup_4     1374 
                                                                                                                                                                                            
0 -       _~oserx4_DPHY_TX_TOP__|sclk_0_inferred_clock           150.0 MHz     6.667         inferred                                                        Autoconstr_clkgroup_1     1222 
1 .         mipi_dsi_top|I_mipi_init_clk_derived_clock           150.0 MHz     6.667         derived (from _~oserx4_DPHY_TX_TOP__|sclk_0_inferred_clock)     Autoconstr_clkgroup_1     29   
                                                                                                                                                                                            
0 -       ivideo_dynamic_top|I_clk                               401.2 MHz     2.492         inferred                                                        Autoconstr_clkgroup_0     39   
                                                                                                                                                                                            
0 -       ivideo_dynamic_top|O_lcd_clkos_wire_inferred_clock     150.0 MHz     6.667         inferred                                                        Autoconstr_clkgroup_2     4    
                                                                                                                                                                                            
0 -       ivideo_dynamic_top|O_lcd_clkop_wire_inferred_clock     150.0 MHz     6.667         inferred                                                        Autoconstr_clkgroup_3     1    
============================================================================================================================================================================================


Clock Load Summary
******************

                                                       Clock     Source                                                               Clock Pin                                                       Non-clock Pin     Non-clock Pin
Clock                                                  Load      Pin                                                                  Seq Example                                                     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 0         -                                                                    -                                                               -                 -            
                                                                                                                                                                                                                                     
GW_PLL|clkout_inferred_clock                           1374      GW_PLL_inst.pll_inst.CLKOUT(PLL)                                     rgb_data_asyfifo_inst.afifo_lane4.asyn_fifo.rptr_gw1[6:0].C     -                 -            
                                                                                                                                                                                                                                     
_~oserx4_DPHY_TX_TOP__|sclk_0_inferred_clock           1222      MIPI_DPHY_tx_inst.DPHY_TX_INST.u_oserx4.U3_CLKDIV.CLKOUT(CLKDIV)     MIPI_DPHY_tx_inst.DPHY_TX_INST.u_oserx4.U5_OSER80.PCLK          -                 -            
mipi_dsi_top|I_mipi_init_clk_derived_clock             29        mipi_dsi_top_inst.I_mipi_init_clk.Q[0](dffre)                        mipi_dsi_top_inst.mipi_screen_init_inst.O_VBL_on_sw.C           -                 -            
                                                                                                                                                                                                                                     
ivideo_dynamic_top|I_clk                               39        I_clk(port)                                                          cnt[9:0].C                                                      -                 -            
                                                                                                                                                                                                                                     
ivideo_dynamic_top|O_lcd_clkos_wire_inferred_clock     4         DHCEN_ECLK_OS.CLKOUT(DHCEN)                                          MIPI_DPHY_tx_inst.DPHY_TX_INST.u_oserx4.U5_OSER80.FCLK          -                 -            
                                                                                                                                                                                                                                     
ivideo_dynamic_top|O_lcd_clkop_wire_inferred_clock     1         DHCEN_ECLK_OP.CLKOUT(DHCEN)                                          MIPI_DPHY_tx_inst.DPHY_TX_INST.u_oserx4.U6_OSER8.FCLK           -                 -            
=====================================================================================================================================================================================================================================
