<stg><name>compute_out_nodes_features</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
:0 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32">
<![CDATA[
:1 %nh = alloca i32 1

]]></Node>
<StgValue><ssdm name="nh"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="34" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_sum_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="64" op_18_bw="64" op_19_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:8 %tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %num_of_nodes_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:9 %tmp_94 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
:10 %store_ln190 = store i34 0, i34 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11 %store_ln190 = store i3 0, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %store_ln190 = store i32 0, i32 %n1

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln190 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
.lr.ph:0 %indvar_flatten23_load = load i34 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="indvar_flatten23_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
.lr.ph:1 %icmp_ln190 = icmp_eq  i34 %indvar_flatten23_load, i34 %tmp_94

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.lr.ph:2 %add_ln190_1 = add i34 %indvar_flatten23_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln190_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:3 %br_ln190 = br i1 %icmp_ln190, void %._crit_edge97.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge97.loopexit:0 %n1_load = load i32 %n1

]]></Node>
<StgValue><ssdm name="n1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge97.loopexit:1 %nh_load = load i3 %nh

]]></Node>
<StgValue><ssdm name="nh_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge97.loopexit:2 %add_ln190 = add i3 %nh_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge97.loopexit:4 %icmp_ln191 = icmp_eq  i32 %n1_load, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge97.loopexit:5 %select_ln190 = select i1 %icmp_ln191, i32 0, i32 %n1_load

]]></Node>
<StgValue><ssdm name="select_ln190"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge97.loopexit:6 %select_ln190_1 = select i1 %icmp_ln191, i3 %add_ln190, i3 %nh_load

]]></Node>
<StgValue><ssdm name="select_ln190_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="3">
<![CDATA[
._crit_edge97.loopexit:7 %zext_ln195 = zext i3 %select_ln190_1

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge97.loopexit:8 %mul_ln195 = mul i11 %zext_ln195, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln195"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge97.loopexit:10 %trunc_ln190 = trunc i3 %select_ln190_1

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge97.loopexit:11 %trunc_ln195 = trunc i32 %select_ln190

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge97.loopexit:12 %trunc_ln195_1 = trunc i32 %select_ln190

]]></Node>
<StgValue><ssdm name="trunc_ln195_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge97.loopexit:18 %add_ln191 = add i32 %select_ln190, i32 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge97.loopexit:19 %store_ln190 = store i34 %add_ln190_1, i34 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge97.loopexit:20 %store_ln190 = store i3 %select_ln190_1, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge97.loopexit:21 %store_ln191 = store i32 %add_ln191, i32 %n1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
:0 %ret_ln211 = ret

]]></Node>
<StgValue><ssdm name="ret_ln211"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge97.loopexit:8 %mul_ln195 = mul i11 %zext_ln195, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln195"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge97.loopexit:8 %mul_ln195 = mul i11 %zext_ln195, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln195"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge97.loopexit:9 %zext_ln190 = zext i11 %mul_ln195

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge97.loopexit:13 %add_ln195 = add i18 %zext_ln190, i18 %trunc_ln195_1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge97.loopexit:13 %add_ln195 = add i18 %zext_ln190, i18 %trunc_ln195_1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge97.loopexit:14 %mul_ln195_1 = mul i18 %add_ln195, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln195_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge97.loopexit:14 %mul_ln195_1 = mul i18 %add_ln195, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln195_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge97.loopexit:14 %mul_ln195_1 = mul i18 %add_ln195, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln195_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge97.loopexit:14 %mul_ln195_1 = mul i18 %add_ln195, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln195_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="18" op_3_bw="3" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28">
<![CDATA[
._crit_edge97.loopexit:16 %call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4, i36 %tmp_s, i18 %mul_ln195_1, i3 %select_ln190_1, i28 %all_attention_coefficients_V, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %out_nodes_features_sum_V

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="18" op_3_bw="3" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28">
<![CDATA[
._crit_edge97.loopexit:16 %call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4, i36 %tmp_s, i18 %mul_ln195_1, i3 %select_ln190_1, i28 %all_attention_coefficients_V, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %out_nodes_features_sum_V

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="58" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="2" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="0" op_69_bw="0">
<![CDATA[
._crit_edge97.loopexit:17 %call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5, i8 %trunc_ln195, i2 %trunc_ln190, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_sum_V, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge97.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_190_1_VITIS_LOOP_191_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge97.loopexit:15 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="2" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="0" op_69_bw="0">
<![CDATA[
._crit_edge97.loopexit:17 %call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5, i8 %trunc_ln195, i2 %trunc_ln190, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_sum_V, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge97.loopexit:22 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
