Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: principal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "principal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "principal"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : principal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\XilinxAriketak\EDK\DispositivoGuia\timer_200ms.vhd" into library work
Parsing entity <timer_200ms>.
Parsing architecture <Behavioral> of entity <timer_200ms>.
Parsing VHDL file "C:\XilinxAriketak\EDK\DispositivoGuia\timer_100ms.vhd" into library work
Parsing entity <timer_100ms>.
Parsing architecture <Behavioral> of entity <timer_100ms>.
Parsing VHDL file "C:\XilinxAriketak\EDK\DispositivoGuia\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "C:\XilinxAriketak\EDK\DispositivoGuia\FSM_datasend.vhd" into library work
Parsing entity <FSM_datasend>.
Parsing architecture <Behavioral> of entity <fsm_datasend>.
Parsing VHDL file "C:\XilinxAriketak\EDK\DispositivoGuia\FSM_Boton.vhd" into library work
Parsing entity <FSM_Boton>.
Parsing architecture <Behavioral> of entity <fsm_boton>.
Parsing VHDL file "C:\XilinxAriketak\EDK\DispositivoGuia\principal.vhd" into library work
Parsing entity <principal>.
Parsing architecture <Behavioral> of entity <principal>.
WARNING:HDLCompiler:946 - "C:\XilinxAriketak\EDK\DispositivoGuia\principal.vhd" Line 116: Actual for formal port data_off is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <principal> (architecture <Behavioral>) from library <work>.

Elaborating entity <FSM_Boton> (architecture <Behavioral>) from library <work>.

Elaborating entity <timer_100ms> (architecture <Behavioral>) from library <work>.

Elaborating entity <timer_200ms> (architecture <Behavioral>) from library <work>.

Elaborating entity <FSM_datasend> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <principal>.
    Related source file is "c:/xilinxariketak/edk/dispositivoguia/principal.vhd".
    Summary:
	no macro.
Unit <principal> synthesized.

Synthesizing Unit <FSM_Boton>.
    Related source file is "c:/xilinxariketak/edk/dispositivoguia/fsm_boton.vhd".
    Found 2-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | c_off                                          |
    | Power Up State     | c_off                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Boton> synthesized.

Synthesizing Unit <timer_100ms>.
    Related source file is "c:/xilinxariketak/edk/dispositivoguia/timer_100ms.vhd".
    Found 22-bit register for signal <Cont>.
    Found 22-bit adder for signal <Cont[21]_GND_7_o_add_1_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <timer_100ms> synthesized.

Synthesizing Unit <timer_200ms>.
    Related source file is "c:/xilinxariketak/edk/dispositivoguia/timer_200ms.vhd".
    Found 24-bit register for signal <Cont>.
    Found 24-bit adder for signal <Cont[23]_GND_8_o_add_1_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <timer_200ms> synthesized.

Synthesizing Unit <FSM_datasend>.
    Related source file is "c:/xilinxariketak/edk/dispositivoguia/fsm_datasend.vhd".
    Found 2-bit register for signal <estado>.
    Found 3-bit register for signal <cont>.
    Found 1-bit register for signal <En_timer>.
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | esperar_boton                                  |
    | Power Up State     | esperar_boton                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cont[2]_GND_9_o_add_11_OUT> created at line 82.
    Found 8x1-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_datasend> synthesized.

Synthesizing Unit <mux>.
    Related source file is "c:/xilinxariketak/edk/dispositivoguia/mux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 22-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 22-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FSM_datasend>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cont>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <FSM_datasend> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 22-bit adder                                          : 1
 24-bit adder                                          : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 22-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 c_off | 00
 c_on  | 11
 data  | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_1> on signal <estado[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 esperar_boton | 00
 send          | 01
 suma          | 10
---------------------------

Optimizing unit <principal> ...

Optimizing unit <timer_100ms> ...

Optimizing unit <timer_200ms> ...
INFO:Xst:2261 - The FF/Latch <U2/Cont_0> in Unit <principal> is equivalent to the following FF/Latch, which will be removed : <U3/Cont_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block principal, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : principal.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 212
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 44
#      LUT2                        : 4
#      LUT3                        : 26
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 38
#      MUXCY                       : 44
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 53
#      FDC                         : 49
#      FDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  11440     0%  
 Number of Slice LUTs:                  121  out of   5720     2%  
    Number used as Logic:               121  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    121
   Number with an unused Flip Flop:      68  out of    121    56%  
   Number with an unused LUT:             0  out of    121     0%  
   Number of fully used LUT-FF pairs:    53  out of    121    43%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    200     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.657ns (Maximum Frequency: 214.731MHz)
   Minimum input arrival time before clock: 4.933ns
   Maximum output required time after clock: 5.684ns
   Maximum combinational path delay: 6.376ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.657ns (frequency: 214.731MHz)
  Total number of paths / destination ports: 1778 / 57
-------------------------------------------------------------------------
Delay:               4.657ns (Levels of Logic = 3)
  Source:            U3/Cont_18 (FF)
  Destination:       U3/Cont_21 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/Cont_18 to U3/Cont_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  U3/Cont_18 (U3/Cont_18)
     LUT5:I0->O            3   0.254   1.042  U3/señal_200ms<23>2 (U3/señal_200ms<23>1)
     LUT6:I2->O           13   0.254   1.098  U3/señal_200ms<23>5 (s_200ms)
     LUT3:I2->O            1   0.254   0.000  U3/Mmux_Cont[23]_GND_8_o_mux_3_OUT31 (U3/Cont[23]_GND_8_o_mux_3_OUT<11>)
     FDC:D                     0.074          U3/Cont_11
    ----------------------------------------
    Total                      4.657ns (1.361ns logic, 3.296ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              4.933ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       U4/cont_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to U4/cont_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.328   2.284  rst_IBUF (rst_IBUF)
     LUT6:I0->O            3   0.254   0.765  U4/_n0073_inv1 (U4/_n0073_inv)
     FDE:CE                    0.302          U4/cont_0
    ----------------------------------------
    Total                      4.933ns (1.884ns logic, 3.049ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Offset:              5.684ns (Levels of Logic = 2)
  Source:            U4/cont_0 (FF)
  Destination:       Emisor<4> (PAD)
  Source Clock:      clk rising

  Data Path: U4/cont_0 to Emisor<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.525   1.172  U4/cont_0 (U4/cont_0)
     LUT4:I1->O            5   0.235   0.840  U5/Mmux_data_out11 (Emisor_0_OBUF)
     OBUF:I->O                 2.912          Emisor_4_OBUF (Emisor<4>)
    ----------------------------------------
    Total                      5.684ns (3.672ns logic, 2.012ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               6.376ns (Levels of Logic = 3)
  Source:            switch (PAD)
  Destination:       Emisor<4> (PAD)

  Data Path: switch to Emisor<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  switch_IBUF (switch_IBUF)
     LUT4:I0->O            5   0.254   0.840  U5/Mmux_data_out11 (Emisor_0_OBUF)
     OBUF:I->O                 2.912          Emisor_4_OBUF (Emisor<4>)
    ----------------------------------------
    Total                      6.376ns (4.494ns logic, 1.882ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.657|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.27 secs
 
--> 

Total memory usage is 246672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

