---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------
LEVEL: 24
PATH: 8388608
NODE: 16777215
SLOT: 67108860
BLOCK: 33554430
Z: 4
U: 0.500000
OV_TRESHOLD: 100
STASH_SIZE: 200
BK_EVICTION: 1
EMPTY_TOP: 0
TOP_CACHE: 10
TRACE_SIZE: 32000000
LZ: 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 
 = 96 ~> path length
L1: 9   Z1:4
L2: 15   Z2:4
L3: 18   Z3:4
after alloc
after init

i: 0
plb hit a0:    0%
plb hit a1:    0%
plb hit a2:    0%

i: 1000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 2000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 3000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 4000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 5000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 6000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 7000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 8000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 9000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 10000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 11000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 12000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 13000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 14000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 15000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 16000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 17000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 18000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 19000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 20000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 21000000
plb hit a0:    0%
plb hit a1:    49%
plb hit a2:    0%

i: 22000000
plb hit a0:    0%
plb hit a1:    -47%
plb hit a2:    0%

i: 23000000
plb hit a0:    0%
plb hit a1:    -43%
plb hit a2:    0%

i: 24000000
plb hit a0:    0%
plb hit a1:    -39%
plb hit a2:    0%

i: 25000000
plb hit a0:    0%
plb hit a1:    -35%
plb hit a2:    0%

i: 26000000
plb hit a0:    0%
plb hit a1:    -32%
plb hit a2:    0%

i: 27000000
plb hit a0:    0%
plb hit a1:    -29%
plb hit a2:    0%

i: 28000000
plb hit a0:    0%
plb hit a1:    -26%
plb hit a2:    0%

i: 29000000
plb hit a0:    0%
plb hit a1:    -24%
plb hit a2:    0%

i: 30000000
plb hit a0:    0%
plb hit a1:    -21%
plb hit a2:    0%

i: 31000000
plb hit a0:    0%
plb hit a1:    -19%
plb hit a2:    0%

i: 32000000
plb hit a0:    0%
plb hit a1:    -17%
plb hit a2:    0%
Initializing.
Core 0: Input trace file input/comm2 : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.
