Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov 21 16:57:23 2024
| Host         : dvlsi-H570M-R running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.083        0.000                      0                  180        0.191        0.000                      0                  180        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.083        0.000                      0                  180        0.191        0.000                      0                  180        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 2.416ns (41.125%)  route 3.459ns (58.875%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.687     6.928    count[63]_i_178_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.523 r  count_reg[63]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.523    count_reg[63]_i_163_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.640 r  count_reg[63]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[63]_i_143_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  count_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[63]_i_118_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  count_reg[63]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.874    count_reg[63]_i_91_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.991 r  count_reg[63]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.991    count_reg[63]_i_64_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.108 r  count_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.108    count_reg[63]_i_37_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  count_reg[63]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.225    count_reg[63]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.454 f  count_reg[63]_i_4/CO[2]
                         net (fo=66, routed)          2.250    10.704    count_reg[63]_i_4_n_1
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.310    11.014 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000    11.014    p_1_in[7]
    SLICE_X4Y25          FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.031    15.097    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.416ns (41.158%)  route 3.454ns (58.842%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.687     6.928    count[63]_i_178_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.523 r  count_reg[63]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.523    count_reg[63]_i_163_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.640 r  count_reg[63]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[63]_i_143_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  count_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[63]_i_118_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  count_reg[63]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.874    count_reg[63]_i_91_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.991 r  count_reg[63]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.991    count_reg[63]_i_64_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.108 r  count_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.108    count_reg[63]_i_37_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  count_reg[63]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.225    count_reg[63]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.454 f  count_reg[63]_i_4/CO[2]
                         net (fo=66, routed)          2.246    10.699    count_reg[63]_i_4_n_1
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.310    11.009 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000    11.009    p_1_in[8]
    SLICE_X4Y25          FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[8]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.032    15.098    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 2.385ns (41.043%)  route 3.426ns (58.957%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 f  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          2.065    10.637    count_reg[63]_i_5_n_1
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.313    10.950 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000    10.950    p_1_in[6]
    SLICE_X4Y25          FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[6]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.031    15.097    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.416ns (42.036%)  route 3.332ns (57.964%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.687     6.928    count[63]_i_178_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.523 r  count_reg[63]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.523    count_reg[63]_i_163_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.640 r  count_reg[63]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[63]_i_143_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.757 r  count_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[63]_i_118_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.874 r  count_reg[63]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.874    count_reg[63]_i_91_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.991 r  count_reg[63]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.991    count_reg[63]_i_64_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.108 r  count_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.108    count_reg[63]_i_37_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.225 r  count_reg[63]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.225    count_reg[63]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.454 f  count_reg[63]_i_4/CO[2]
                         net (fo=66, routed)          2.123    10.577    count_reg[63]_i_4_n_1
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.310    10.887 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000    10.887    p_1_in[5]
    SLICE_X4Y25          FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[5]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.029    15.095    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.385ns (41.751%)  route 3.327ns (58.249%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 f  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          1.966    10.539    count_reg[63]_i_5_n_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.313    10.852 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.852    p_1_in[2]
    SLICE_X4Y24          FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.031    15.097    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 2.385ns (41.765%)  route 3.325ns (58.235%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 f  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          1.964    10.537    count_reg[63]_i_5_n_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.313    10.850 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.850    p_1_in[4]
    SLICE_X4Y24          FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[4]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.032    15.098    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.385ns (41.788%)  route 3.322ns (58.212%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 f  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          1.961    10.534    count_reg[63]_i_5_n_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.313    10.847 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000    10.847    p_1_in[3]
    SLICE_X4Y24          FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.031    15.097    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.385ns (41.999%)  route 3.294ns (58.001%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 f  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          1.932    10.505    count_reg[63]_i_5_n_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.313    10.818 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.818    p_1_in[1]
    SLICE_X4Y24          FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500    14.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.029    15.095    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.385ns (43.858%)  route 3.053ns (56.142%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 r  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          1.004     9.576    count_reg[63]_i_5_n_1
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.313     9.889 r  rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.688    10.577    rgb_reg[11]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  rgb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516    14.857    clk_100MHz_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDCE (Setup_fdce_C_CE)      -0.205    14.877    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.385ns (43.858%)  route 3.053ns (56.142%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.139    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  count_reg[0]/Q
                         net (fo=3, routed)           0.521     6.117    count[0]
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  count[63]_i_178/O
                         net (fo=3, routed)           0.840     7.080    count[63]_i_178_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.660 r  count_reg[63]_i_170/CO[3]
                         net (fo=1, routed)           0.000     7.660    count_reg[63]_i_170_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  count_reg[63]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.774    count_reg[63]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  count_reg[63]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.888    count_reg[63]_i_126_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  count_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.002    count_reg[63]_i_100_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  count_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.116    count_reg[63]_i_73_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  count_reg[63]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.230    count_reg[63]_i_46_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  count_reg[63]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.344    count_reg[63]_i_21_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.572 r  count_reg[63]_i_5/CO[2]
                         net (fo=66, routed)          1.004     9.576    count_reg[63]_i_5_n_1
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.313     9.889 r  rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.688    10.577    rgb_reg[11]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516    14.857    clk_100MHz_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDCE (Setup_fdce_C_CE)      -0.205    14.877    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 er_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    clk_100MHz_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  er_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  er_reg[10]/Q
                         net (fo=2, routed)           0.109     1.726    er[10]
    SLICE_X0Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.771    rgb_reg[10]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    clk_100MHz_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.091     1.580    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.625 r  vga_c/h_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.075     1.700    vga_c/h_count_reg_reg_n_0_[5]
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.098     1.798 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga_c/h_sync_next
    SLICE_X2Y40          FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.120     1.597    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 er_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            er_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  er_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  er_reg[8]/Q
                         net (fo=2, routed)           0.125     1.764    er[8]
    SLICE_X3Y37          FDPE                                         r  er_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.862     1.989    clk_100MHz_IBUF_BUFG
    SLICE_X3Y37          FDPE                                         r  er_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y37          FDPE (Hold_fdpe_C_D)         0.070     1.558    er_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga_c/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.134     1.752    vga_c/v_count_reg_reg_n_0_[3]
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_c/v_sync_next
    SLICE_X1Y40          FDCE                                         r  vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.092     1.569    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 er_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            er_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  er_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  er_reg[9]/Q
                         net (fo=2, routed)           0.124     1.763    er[9]
    SLICE_X2Y37          FDPE                                         r  er_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.862     1.989    clk_100MHz_IBUF_BUFG
    SLICE_X2Y37          FDPE                                         r  er_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y37          FDPE (Hold_fdpe_C_D)         0.059     1.534    er_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 er_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.509%)  route 0.149ns (44.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X1Y37          FDPE                                         r  er_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  er_reg[2]/Q
                         net (fo=2, routed)           0.149     1.765    er[2]
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    rgb_reg[2]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.862     1.989    clk_100MHz_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.092     1.580    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 er_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.224%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X3Y37          FDPE                                         r  er_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  er_reg[0]/Q
                         net (fo=2, routed)           0.151     1.767    er[0]
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    rgb_reg[0]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.862     1.989    clk_100MHz_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.091     1.581    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    vga_c/r_25MHz[0]
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.042     1.825 r  vga_c/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga_c/p_0_in[1]
    SLICE_X5Y40          FDCE                                         r  vga_c/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/r_25MHz_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.107     1.582    vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 er_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            er_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.774%)  route 0.189ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  er_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  er_reg[4]/Q
                         net (fo=2, routed)           0.189     1.805    er[4]
    SLICE_X2Y37          FDCE                                         r  er_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.862     1.989    clk_100MHz_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  er_reg[8]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.063     1.553    er_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    vga_c/r_25MHz[0]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  vga_c/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_c/p_0_in[0]
    SLICE_X5Y40          FDCE                                         r  vga_c/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/r_25MHz_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.091     1.566    vga_c/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.187ns  (logic 1.441ns (27.786%)  route 3.746ns (72.214%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.746     5.187    vga_c/AR[0]
    SLICE_X1Y39          FDCE                                         f  vga_c/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.441ns (29.814%)  route 3.393ns (70.186%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.393     4.834    vga_c/AR[0]
    SLICE_X0Y40          FDCE                                         f  vga_c/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.441ns (29.814%)  route 3.393ns (70.186%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.393     4.834    vga_c/AR[0]
    SLICE_X0Y40          FDCE                                         f  vga_c/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 1.441ns (29.814%)  route 3.393ns (70.186%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.393     4.834    vga_c/AR[0]
    SLICE_X0Y40          FDCE                                         f  vga_c/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 1.441ns (30.105%)  route 3.346ns (69.895%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.346     4.788    vga_c/AR[0]
    SLICE_X2Y39          FDCE                                         f  vga_c/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 1.441ns (30.105%)  route 3.346ns (69.895%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.346     4.788    vga_c/AR[0]
    SLICE_X2Y39          FDCE                                         f  vga_c/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 1.441ns (30.105%)  route 3.346ns (69.895%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.346     4.788    vga_c/AR[0]
    SLICE_X2Y39          FDCE                                         f  vga_c/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 1.441ns (30.105%)  route 3.346ns (69.895%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.346     4.788    vga_c/AR[0]
    SLICE_X2Y39          FDCE                                         f  vga_c/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.641ns  (logic 1.441ns (31.053%)  route 3.200ns (68.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.200     4.641    vga_c/AR[0]
    SLICE_X4Y40          FDCE                                         f  vga_c/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.641ns  (logic 1.441ns (31.053%)  route 3.200ns (68.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=132, routed)         3.200     4.641    vga_c/AR[0]
    SLICE_X4Y40          FDCE                                         f  vga_c/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.493ns  (logic 0.210ns (14.031%)  route 1.284ns (85.969%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.284     1.493    vga_c/AR[0]
    SLICE_X5Y39          FDCE                                         f  vga_c/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.210ns (13.673%)  route 1.323ns (86.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.323     1.532    vga_c/AR[0]
    SLICE_X3Y40          FDCE                                         f  vga_c/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.210ns (13.673%)  route 1.323ns (86.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.323     1.532    vga_c/AR[0]
    SLICE_X3Y40          FDCE                                         f  vga_c/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.210ns (13.673%)  route 1.323ns (86.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.323     1.532    vga_c/AR[0]
    SLICE_X3Y40          FDCE                                         f  vga_c/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.210ns (13.673%)  route 1.323ns (86.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.323     1.532    vga_c/AR[0]
    SLICE_X3Y40          FDCE                                         f  vga_c/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.210ns (13.673%)  route 1.323ns (86.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.323     1.532    vga_c/AR[0]
    SLICE_X3Y40          FDCE                                         f  vga_c/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 0.210ns (13.673%)  route 1.323ns (86.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.323     1.532    vga_c/AR[0]
    SLICE_X3Y40          FDCE                                         f  vga_c/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.334     1.544    vga_c/AR[0]
    SLICE_X4Y40          FDCE                                         f  vga_c/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.334     1.544    vga_c/AR[0]
    SLICE_X4Y40          FDCE                                         f  vga_c/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=132, routed)         1.334     1.544    vga_c/AR[0]
    SLICE_X4Y40          FDCE                                         f  vga_c/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.529ns  (logic 4.636ns (54.364%)  route 3.892ns (45.636%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.205     7.994    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.332     8.326 r  vga_c/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.183    rgb_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.686 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.686    rgb[3]
    N19                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.653ns (54.561%)  route 3.875ns (45.439%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.331     8.120    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.332     8.452 r  vga_c/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.714    10.166    rgb_OBUF[10]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.685 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.685    rgb[10]
    K18                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.438ns  (logic 4.664ns (55.282%)  route 3.773ns (44.718%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.883     7.672    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I4_O)        0.332     8.004 r  vga_c/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.060    10.064    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.595 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.595    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.655ns (55.577%)  route 3.721ns (44.423%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.195     7.984    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.332     8.316 r  vga_c/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.696    10.012    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.533 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.533    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.658ns (56.401%)  route 3.601ns (43.599%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.100     7.889    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.332     8.221 r  vga_c/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.892    rgb_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.416 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.416    rgb[2]
    J19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.637ns (56.502%)  route 3.570ns (43.498%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.892     7.681    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I4_O)        0.332     8.013 r  vga_c/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.848     9.861    rgb_OBUF[9]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.365 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.365    rgb[9]
    L18                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.658ns (57.048%)  route 3.507ns (42.952%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.006     7.795    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.332     8.127 r  vga_c/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.798    rgb_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.322 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.322    rgb[0]
    G19                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 4.659ns (57.754%)  route 3.408ns (42.246%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.866     7.655    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.332     7.987 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.699    rgb_OBUF[11]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.224 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.224    rgb[11]
    J18                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.629ns (57.665%)  route 3.399ns (42.335%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.694     7.483    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.332     7.815 r  vga_c/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.875     9.690    rgb_OBUF[8]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.185 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.185    rgb[8]
    N18                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.639ns (58.059%)  route 3.351ns (41.941%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.157    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.830     6.465    vga_c/v_count_reg_reg_n_0_[5]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.324     6.789 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          0.848     7.637    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.332     7.969 r  vga_c/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.643    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.148 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.148    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.328%)  route 0.108ns (36.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga_c/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.108     1.726    vga_c/v_count_reg_reg_n_0_[2]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  vga_c/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.771    vga_c/v_count_next[9]_i_2_n_0
    SLICE_X3Y40          FDCE                                         r  vga_c/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_c/h_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.159     1.775    vga_c/h_count_reg_reg_n_0_[0]
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  vga_c/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_c/h_count_next_0[2]
    SLICE_X4Y40          FDCE                                         r  vga_c/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_c/h_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.159     1.775    vga_c/h_count_reg_reg_n_0_[0]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  vga_c/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_c/h_count_next_0[3]
    SLICE_X4Y40          FDCE                                         r  vga_c/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.815%)  route 0.160ns (46.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_c/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.160     1.778    vga_c/v_count_reg_reg_n_0_[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  vga_c/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga_c/v_count_next[5]_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  vga_c/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.516%)  route 0.168ns (47.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga_c/h_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.168     1.784    vga_c/h_count_reg_reg_n_0_[0]
    SLICE_X4Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  vga_c/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga_c/h_count_next_0[0]
    SLICE_X4Y40          FDCE                                         r  vga_c/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_c/h_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.168     1.784    vga_c/h_count_reg_reg_n_0_[0]
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.046     1.830 r  vga_c/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_c/h_count_next_0[1]
    SLICE_X4Y40          FDCE                                         r  vga_c/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.306%)  route 0.156ns (42.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_c/h_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.156     1.797    vga_c/h_count_reg_reg_n_0_[7]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  vga_c/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga_c/h_count_next_0[9]
    SLICE_X2Y39          FDCE                                         r  vga_c/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (56.893%)  route 0.158ns (43.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_c/h_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.158     1.799    vga_c/h_count_reg_reg_n_0_[6]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  vga_c/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_c/h_count_next_0[5]
    SLICE_X2Y39          FDCE                                         r  vga_c/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.321%)  route 0.184ns (49.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga_c/CLK
    SLICE_X0Y39          FDCE                                         r  vga_c/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_c/v_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.184     1.801    vga_c/v_count_reg_reg_n_0_[6]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.045     1.846 r  vga_c/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_c/v_count_next[7]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  vga_c/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.189ns (50.721%)  route 0.184ns (49.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga_c/CLK
    SLICE_X0Y39          FDCE                                         r  vga_c/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_c/v_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.184     1.801    vga_c/v_count_reg_reg_n_0_[6]
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.048     1.849 r  vga_c/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_c/v_count_next[8]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  vga_c/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 1.588ns (24.613%)  route 4.863ns (75.387%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          1.137     6.451    count[63]_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.502     4.843    clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.588ns (24.719%)  route 4.836ns (75.281%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          1.109     6.423    count[63]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.588ns (24.719%)  route 4.836ns (75.281%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          1.109     6.423    count[63]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.588ns (24.719%)  route 4.836ns (75.281%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          1.109     6.423    count[63]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.588ns (24.719%)  route 4.836ns (75.281%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          1.109     6.423    count[63]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.588ns (25.353%)  route 4.675ns (74.647%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          0.949     6.263    count[63]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.588ns (25.353%)  route 4.675ns (74.647%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          0.949     6.263    count[63]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.588ns (25.353%)  route 4.675ns (74.647%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          0.949     6.263    count[63]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.588ns (25.353%)  route 4.675ns (74.647%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          0.949     6.263    count[63]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500     4.841    clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  count_reg[8]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.248ns  (logic 1.588ns (25.412%)  route 4.660ns (74.588%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=79, routed)          3.726     5.190    sw_IBUF[2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.314 r  count[63]_i_1/O
                         net (fo=64, routed)          0.934     6.248    count[63]_i_1_n_0
    SLICE_X4Y26          FDCE                                         r  count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.502     4.843    clk_100MHz_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[0]/C
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    vga_c/h_count_next[0]
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[1]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.104     0.232    vga_c/v_count_next[1]
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[3]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.105     0.233    vga_c/v_count_next[3]
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[8]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.114     0.242    vga_c/v_count_next[8]
    SLICE_X0Y39          FDCE                                         r  vga_c/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga_c/CLK
    SLICE_X0Y39          FDCE                                         r  vga_c/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[3]/C
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.124     0.252    vga_c/h_count_next[3]
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.863     1.990    vga_c/CLK
    SLICE_X5Y40          FDCE                                         r  vga_c/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.193%)  route 0.114ns (44.807%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[8]/C
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.114     0.255    vga_c/h_count_next[8]
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[5]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    vga_c/v_count_next[5]
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[5]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_c/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    vga_c/h_count_next[5]
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[9]/C
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_c/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.276    vga_c/h_count_next[9]
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X2Y40          FDCE                                         r  vga_c/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[0]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    vga_c/v_count_next[0]
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga_c/CLK
    SLICE_X1Y40          FDCE                                         r  vga_c/v_count_reg_reg[0]/C





