INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module dcm_25m
INFO: [VRFC 10-311] analyzing module dcm_25m_dcm_25m_clk_wiz
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_0
INFO: [VRFC 10-311] analyzing module logo_rom
INFO: [VRFC 10-311] analyzing module top_flyinglogo
INFO: [VRFC 10-311] analyzing module vga_640x480
INFO: [VRFC 10-311] analyzing module logo_rom_bindec
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module logo_rom_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vga/lab07_VGA_display/lab07_VGA_display.srcs/sources_1/imports/source/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
