$date
  Mon Apr 11 22:37:52 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dec3x8_sel_test $end
$var reg 3 ! input[2:0] $end
$var reg 8 " output[7:0] $end
$scope module uut $end
$var reg 3 # input[2:0] $end
$var reg 8 $ output[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
bUUUUUUUU "
b000 #
bUUUUUUUU $
#50000000
b00000001 "
b00000001 $
#100000000
b001 !
b001 #
#130000000
b000 !
b000 #
#150000000
b00000010 "
b00000010 $
#180000000
b00000001 "
b00000001 $
#250000000
b001 !
b001 #
#300000000
b00000010 "
b00000010 $
#350000000
b000 !
b000 #
#380000000
b001 !
b001 #
#400000000
b000 !
b00000001 "
b000 #
b00000001 $
#430000000
b00000010 "
b00000010 $
#450000000
b00000001 "
b00000001 $
#500000000
b001 !
b001 #
#530000000
b000 !
b000 #
#550000000
b00000010 "
b00000010 $
#580000000
b00000001 "
b00000001 $
#650000000
b001 !
b001 #
#700000000
b00000010 "
b00000010 $
#750000000
b000 !
b000 #
#780000000
b001 !
b001 #
#800000000
b000 !
b00000001 "
b000 #
b00000001 $
#830000000
b00000010 "
b00000010 $
#850000000
b00000001 "
b00000001 $
#900000000
b001 !
b001 #
#930000000
b000 !
b000 #
#950000000
b00000010 "
b00000010 $
#980000000
b00000001 "
b00000001 $
