#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5578f16fd020 .scope module, "tb_bin2bcd" "tb_bin2bcd" 2 2;
 .timescale 0 0;
v0x5578f1777cd0_0 .net "bcd", 11 0, L_0x5578f17809b0;  1 drivers
v0x5578f1777db0_0 .var "bin", 7 0;
v0x5578f1777e80_0 .var "clk", 0 0;
v0x5578f1777f50_0 .net "d1", 3 0, L_0x5578f1780ba0;  1 drivers
v0x5578f1778040_0 .net "d10", 3 0, L_0x5578f1780b00;  1 drivers
v0x5578f1778180_0 .net "d100", 3 0, L_0x5578f1780d30;  1 drivers
S_0x5578f174c940 .scope module, "dd1" "double_dabbler" 2 17, 3 7 0, S_0x5578f16fd020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "d100"
    .port_info 1 /OUTPUT 4 "d10"
    .port_info 2 /OUTPUT 4 "d1"
    .port_info 3 /OUTPUT 12 "bcd"
    .port_info 4 /INPUT 8 "bin"
    .port_info 5 /INPUT 1 "clk"
v0x5578f1776ee0_0 .var "adda", 0 0;
v0x5578f1776fd0_0 .net "bcd", 11 0, L_0x5578f17809b0;  alias, 1 drivers
v0x5578f17770b0_0 .net "bin", 7 0, v0x5578f1777db0_0;  1 drivers
v0x5578f1777170_0 .net "clk", 0 0, v0x5578f1777e80_0;  1 drivers
v0x5578f1777260_0 .var "cout", 0 0;
v0x5578f1777350_0 .net "cout1", 0 0, L_0x5578f1778290;  1 drivers
v0x5578f1777440_0 .net "cout2", 0 0, L_0x5578f177c300;  1 drivers
v0x5578f17774e0_0 .net "d1", 3 0, L_0x5578f1780ba0;  alias, 1 drivers
v0x5578f1777580_0 .net "d10", 3 0, L_0x5578f1780b00;  alias, 1 drivers
v0x5578f17776b0_0 .net "d100", 3 0, L_0x5578f1780d30;  alias, 1 drivers
v0x5578f1777780_0 .var "en", 0 0;
v0x5578f1777820_0 .net "extra", 3 0, L_0x5578f1780c40;  1 drivers
v0x5578f17778c0_0 .var "i", 3 0;
v0x5578f1777960_0 .net "reg1", 7 0, v0x5578f176d6d0_0;  1 drivers
v0x5578f1777ab0_0 .net "reg2", 7 0, v0x5578f1774a70_0;  1 drivers
v0x5578f1777b70_0 .var "rst", 0 0;
E_0x5578f1709b20 .event edge, v0x5578f17770b0_0;
L_0x5578f17809b0 .concat8 [ 4 4 4 0], L_0x5578f1780dd0, L_0x5578f1780ee0, L_0x5578f1780ff0;
S_0x5578f174c190 .scope module, "SR1" "shift_register" 3 18, 4 3 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rstn"
    .port_info 4 /INPUT 1 "adda"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /OUTPUT 1 "cout"
v0x5578f176cfd0_0 .net "adda", 0 0, v0x5578f1776ee0_0;  1 drivers
v0x5578f176d0b0_0 .var "adder", 3 0;
v0x5578f176d1c0_0 .net "clk", 0 0, v0x5578f1777e80_0;  alias, 1 drivers
v0x5578f176d260_0 .net "cout", 0 0, L_0x5578f1778290;  alias, 1 drivers
v0x5578f176d320_0 .net "cout1", 0 0, L_0x5578f1779d10;  1 drivers
v0x5578f176d460_0 .net "cout2", 0 0, L_0x5578f177bc40;  1 drivers
v0x5578f176d550_0 .net "d", 0 0, v0x5578f1777260_0;  1 drivers
v0x5578f176d610_0 .net "en", 0 0, v0x5578f1777780_0;  1 drivers
v0x5578f176d6d0_0 .var "out", 7 0;
v0x5578f176d840_0 .net "rstn", 0 0, v0x5578f1777b70_0;  1 drivers
v0x5578f176d900_0 .net "sum1", 3 0, L_0x5578f177a1f0;  1 drivers
v0x5578f176d9c0_0 .net "sum2", 3 0, L_0x5578f177c120;  1 drivers
E_0x5578f1709d80 .event posedge, v0x5578f176d1c0_0;
L_0x5578f1778290 .part v0x5578f176d6d0_0, 7, 1;
L_0x5578f177a330 .part v0x5578f176d6d0_0, 0, 4;
L_0x5578f177c260 .part v0x5578f176d6d0_0, 4, 4;
S_0x5578f174ae20 .scope module, "RA1" "RCA_4bit" 4 9, 5 2 0, S_0x5578f174c190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x5578f1769560_0 .net "A", 3 0, L_0x5578f177a330;  1 drivers
v0x5578f1769660_0 .net "B", 3 0, v0x5578f176d0b0_0;  1 drivers
v0x5578f1769740_0 .net "S", 3 0, L_0x5578f177a1f0;  alias, 1 drivers
v0x5578f1769800_0 .net "c1", 0 0, L_0x5578f1778730;  1 drivers
v0x5578f17698a0_0 .net "c2", 0 0, L_0x5578f1778e00;  1 drivers
v0x5578f17699e0_0 .net "c3", 0 0, L_0x5578f17795e0;  1 drivers
L_0x7fee2964e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578f1769ad0_0 .net "cin", 0 0, L_0x7fee2964e018;  1 drivers
v0x5578f1769b70_0 .net "cout", 0 0, L_0x5578f1779d10;  alias, 1 drivers
L_0x5578f1778880 .part L_0x5578f177a330, 0, 1;
L_0x5578f17789b0 .part v0x5578f176d0b0_0, 0, 1;
L_0x5578f1778fd0 .part L_0x5578f177a330, 1, 1;
L_0x5578f1779100 .part v0x5578f176d0b0_0, 1, 1;
L_0x5578f1779780 .part L_0x5578f177a330, 2, 1;
L_0x5578f17798b0 .part v0x5578f176d0b0_0, 2, 1;
L_0x5578f1779eb0 .part L_0x5578f177a330, 3, 1;
L_0x5578f177a070 .part v0x5578f176d0b0_0, 3, 1;
L_0x5578f177a1f0 .concat8 [ 1 1 1 1], L_0x5578f1778370, L_0x5578f1778b50, L_0x5578f1779360, L_0x5578f1779a90;
S_0x5578f1749a10 .scope module, "fa0" "Full_Adder" 5 10, 6 1 0, S_0x5578f174ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f174a1d0 .functor XOR 1, L_0x5578f1778880, L_0x5578f17789b0, C4<0>, C4<0>;
L_0x5578f1778370 .functor XOR 1, L_0x5578f174a1d0, L_0x7fee2964e018, C4<0>, C4<0>;
L_0x5578f1778480 .functor AND 1, L_0x5578f1778880, L_0x5578f17789b0, C4<1>, C4<1>;
L_0x5578f1778590 .functor AND 1, L_0x5578f1778880, L_0x7fee2964e018, C4<1>, C4<1>;
L_0x5578f1778630 .functor AND 1, L_0x5578f17789b0, L_0x7fee2964e018, C4<1>, C4<1>;
L_0x5578f1778730 .functor OR 1, L_0x5578f1778480, L_0x5578f1778590, L_0x5578f1778630, C4<0>;
v0x5578f174ed70_0 .net "a", 0 0, L_0x5578f1778880;  1 drivers
v0x5578f1744240_0 .net "b", 0 0, L_0x5578f17789b0;  1 drivers
v0x5578f174c330_0 .net "cin", 0 0, L_0x7fee2964e018;  alias, 1 drivers
v0x5578f174afc0_0 .net "cout", 0 0, L_0x5578f1778730;  alias, 1 drivers
v0x5578f1749bb0_0 .net "sum", 0 0, L_0x5578f1778370;  1 drivers
v0x5578f1767480_0 .net "w1", 0 0, L_0x5578f174a1d0;  1 drivers
v0x5578f1767540_0 .net "w2", 0 0, L_0x5578f1778480;  1 drivers
v0x5578f1767600_0 .net "w3", 0 0, L_0x5578f1778590;  1 drivers
v0x5578f17676c0_0 .net "w4", 0 0, L_0x5578f1778630;  1 drivers
S_0x5578f1767820 .scope module, "fa1" "Full_Adder" 5 11, 6 1 0, S_0x5578f174ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f1778ae0 .functor XOR 1, L_0x5578f1778fd0, L_0x5578f1779100, C4<0>, C4<0>;
L_0x5578f1778b50 .functor XOR 1, L_0x5578f1778ae0, L_0x5578f1778730, C4<0>, C4<0>;
L_0x5578f1778c80 .functor AND 1, L_0x5578f1778fd0, L_0x5578f1779100, C4<1>, C4<1>;
L_0x5578f1778cf0 .functor AND 1, L_0x5578f1778fd0, L_0x5578f1778730, C4<1>, C4<1>;
L_0x5578f1778d90 .functor AND 1, L_0x5578f1779100, L_0x5578f1778730, C4<1>, C4<1>;
L_0x5578f1778e00 .functor OR 1, L_0x5578f1778c80, L_0x5578f1778cf0, L_0x5578f1778d90, C4<0>;
v0x5578f17679c0_0 .net "a", 0 0, L_0x5578f1778fd0;  1 drivers
v0x5578f1767a80_0 .net "b", 0 0, L_0x5578f1779100;  1 drivers
v0x5578f1767b40_0 .net "cin", 0 0, L_0x5578f1778730;  alias, 1 drivers
v0x5578f1767be0_0 .net "cout", 0 0, L_0x5578f1778e00;  alias, 1 drivers
v0x5578f1767c80_0 .net "sum", 0 0, L_0x5578f1778b50;  1 drivers
v0x5578f1767d70_0 .net "w1", 0 0, L_0x5578f1778ae0;  1 drivers
v0x5578f1767e30_0 .net "w2", 0 0, L_0x5578f1778c80;  1 drivers
v0x5578f1767ef0_0 .net "w3", 0 0, L_0x5578f1778cf0;  1 drivers
v0x5578f1767fb0_0 .net "w4", 0 0, L_0x5578f1778d90;  1 drivers
S_0x5578f1768110 .scope module, "fa2" "Full_Adder" 5 12, 6 1 0, S_0x5578f174ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f17792f0 .functor XOR 1, L_0x5578f1779780, L_0x5578f17798b0, C4<0>, C4<0>;
L_0x5578f1779360 .functor XOR 1, L_0x5578f17792f0, L_0x5578f1778e00, C4<0>, C4<0>;
L_0x5578f1779460 .functor AND 1, L_0x5578f1779780, L_0x5578f17798b0, C4<1>, C4<1>;
L_0x5578f17794d0 .functor AND 1, L_0x5578f1779780, L_0x5578f1778e00, C4<1>, C4<1>;
L_0x5578f1779570 .functor AND 1, L_0x5578f17798b0, L_0x5578f1778e00, C4<1>, C4<1>;
L_0x5578f17795e0 .functor OR 1, L_0x5578f1779460, L_0x5578f17794d0, L_0x5578f1779570, C4<0>;
v0x5578f17682c0_0 .net "a", 0 0, L_0x5578f1779780;  1 drivers
v0x5578f1768380_0 .net "b", 0 0, L_0x5578f17798b0;  1 drivers
v0x5578f1768440_0 .net "cin", 0 0, L_0x5578f1778e00;  alias, 1 drivers
v0x5578f1768540_0 .net "cout", 0 0, L_0x5578f17795e0;  alias, 1 drivers
v0x5578f17685e0_0 .net "sum", 0 0, L_0x5578f1779360;  1 drivers
v0x5578f17686d0_0 .net "w1", 0 0, L_0x5578f17792f0;  1 drivers
v0x5578f1768790_0 .net "w2", 0 0, L_0x5578f1779460;  1 drivers
v0x5578f1768850_0 .net "w3", 0 0, L_0x5578f17794d0;  1 drivers
v0x5578f1768910_0 .net "w4", 0 0, L_0x5578f1779570;  1 drivers
S_0x5578f1768b00 .scope module, "fa3" "Full_Adder" 5 13, 6 1 0, S_0x5578f174ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f1779a20 .functor XOR 1, L_0x5578f1779eb0, L_0x5578f177a070, C4<0>, C4<0>;
L_0x5578f1779a90 .functor XOR 1, L_0x5578f1779a20, L_0x5578f17795e0, C4<0>, C4<0>;
L_0x5578f1779b90 .functor AND 1, L_0x5578f1779eb0, L_0x5578f177a070, C4<1>, C4<1>;
L_0x5578f1779c00 .functor AND 1, L_0x5578f1779eb0, L_0x5578f17795e0, C4<1>, C4<1>;
L_0x5578f1779ca0 .functor AND 1, L_0x5578f177a070, L_0x5578f17795e0, C4<1>, C4<1>;
L_0x5578f1779d10 .functor OR 1, L_0x5578f1779b90, L_0x5578f1779c00, L_0x5578f1779ca0, C4<0>;
v0x5578f1768d00_0 .net "a", 0 0, L_0x5578f1779eb0;  1 drivers
v0x5578f1768de0_0 .net "b", 0 0, L_0x5578f177a070;  1 drivers
v0x5578f1768ea0_0 .net "cin", 0 0, L_0x5578f17795e0;  alias, 1 drivers
v0x5578f1768fa0_0 .net "cout", 0 0, L_0x5578f1779d10;  alias, 1 drivers
v0x5578f1769040_0 .net "sum", 0 0, L_0x5578f1779a90;  1 drivers
v0x5578f1769130_0 .net "w1", 0 0, L_0x5578f1779a20;  1 drivers
v0x5578f17691f0_0 .net "w2", 0 0, L_0x5578f1779b90;  1 drivers
v0x5578f17692b0_0 .net "w3", 0 0, L_0x5578f1779c00;  1 drivers
v0x5578f1769370_0 .net "w4", 0 0, L_0x5578f1779ca0;  1 drivers
S_0x5578f1769c70 .scope module, "RA2" "RCA_4bit" 4 10, 5 2 0, S_0x5578f174c190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x5578f176c8d0_0 .net "A", 3 0, L_0x5578f177c260;  1 drivers
v0x5578f176c9d0_0 .net "B", 3 0, v0x5578f176d0b0_0;  alias, 1 drivers
v0x5578f176ca90_0 .net "S", 3 0, L_0x5578f177c120;  alias, 1 drivers
v0x5578f176cb60_0 .net "c1", 0 0, L_0x5578f177a7d0;  1 drivers
v0x5578f176cc00_0 .net "c2", 0 0, L_0x5578f177ae30;  1 drivers
v0x5578f176cd40_0 .net "c3", 0 0, L_0x5578f177b510;  1 drivers
L_0x7fee2964e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578f176ce30_0 .net "cin", 0 0, L_0x7fee2964e060;  1 drivers
v0x5578f176ced0_0 .net "cout", 0 0, L_0x5578f177bc40;  alias, 1 drivers
L_0x5578f177a8e0 .part L_0x5578f177c260, 0, 1;
L_0x5578f177aa10 .part v0x5578f176d0b0_0, 0, 1;
L_0x5578f177afd0 .part L_0x5578f177c260, 1, 1;
L_0x5578f177b100 .part v0x5578f176d0b0_0, 1, 1;
L_0x5578f177b6b0 .part L_0x5578f177c260, 2, 1;
L_0x5578f177b7e0 .part v0x5578f176d0b0_0, 2, 1;
L_0x5578f177bde0 .part L_0x5578f177c260, 3, 1;
L_0x5578f177bfa0 .part v0x5578f176d0b0_0, 3, 1;
L_0x5578f177c120 .concat8 [ 1 1 1 1], L_0x5578f177a440, L_0x5578f177abb0, L_0x5578f177b2d0, L_0x5578f177b9c0;
S_0x5578f1769ee0 .scope module, "fa0" "Full_Adder" 5 10, 6 1 0, S_0x5578f1769c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177a3d0 .functor XOR 1, L_0x5578f177a8e0, L_0x5578f177aa10, C4<0>, C4<0>;
L_0x5578f177a440 .functor XOR 1, L_0x5578f177a3d0, L_0x7fee2964e060, C4<0>, C4<0>;
L_0x5578f177a550 .functor AND 1, L_0x5578f177a8e0, L_0x5578f177aa10, C4<1>, C4<1>;
L_0x5578f177a660 .functor AND 1, L_0x5578f177a8e0, L_0x7fee2964e060, C4<1>, C4<1>;
L_0x5578f177a6d0 .functor AND 1, L_0x5578f177aa10, L_0x7fee2964e060, C4<1>, C4<1>;
L_0x5578f177a7d0 .functor OR 1, L_0x5578f177a550, L_0x5578f177a660, L_0x5578f177a6d0, C4<0>;
v0x5578f176a130_0 .net "a", 0 0, L_0x5578f177a8e0;  1 drivers
v0x5578f176a210_0 .net "b", 0 0, L_0x5578f177aa10;  1 drivers
v0x5578f176a2d0_0 .net "cin", 0 0, L_0x7fee2964e060;  alias, 1 drivers
v0x5578f176a3a0_0 .net "cout", 0 0, L_0x5578f177a7d0;  alias, 1 drivers
v0x5578f176a460_0 .net "sum", 0 0, L_0x5578f177a440;  1 drivers
v0x5578f176a570_0 .net "w1", 0 0, L_0x5578f177a3d0;  1 drivers
v0x5578f176a630_0 .net "w2", 0 0, L_0x5578f177a550;  1 drivers
v0x5578f176a6f0_0 .net "w3", 0 0, L_0x5578f177a660;  1 drivers
v0x5578f176a7b0_0 .net "w4", 0 0, L_0x5578f177a6d0;  1 drivers
S_0x5578f176a9a0 .scope module, "fa1" "Full_Adder" 5 11, 6 1 0, S_0x5578f1769c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177ab40 .functor XOR 1, L_0x5578f177afd0, L_0x5578f177b100, C4<0>, C4<0>;
L_0x5578f177abb0 .functor XOR 1, L_0x5578f177ab40, L_0x5578f177a7d0, C4<0>, C4<0>;
L_0x5578f177acb0 .functor AND 1, L_0x5578f177afd0, L_0x5578f177b100, C4<1>, C4<1>;
L_0x5578f177ad20 .functor AND 1, L_0x5578f177afd0, L_0x5578f177a7d0, C4<1>, C4<1>;
L_0x5578f177adc0 .functor AND 1, L_0x5578f177b100, L_0x5578f177a7d0, C4<1>, C4<1>;
L_0x5578f177ae30 .functor OR 1, L_0x5578f177acb0, L_0x5578f177ad20, L_0x5578f177adc0, C4<0>;
v0x5578f176abc0_0 .net "a", 0 0, L_0x5578f177afd0;  1 drivers
v0x5578f176ac80_0 .net "b", 0 0, L_0x5578f177b100;  1 drivers
v0x5578f176ad40_0 .net "cin", 0 0, L_0x5578f177a7d0;  alias, 1 drivers
v0x5578f176ae40_0 .net "cout", 0 0, L_0x5578f177ae30;  alias, 1 drivers
v0x5578f176aee0_0 .net "sum", 0 0, L_0x5578f177abb0;  1 drivers
v0x5578f176afd0_0 .net "w1", 0 0, L_0x5578f177ab40;  1 drivers
v0x5578f176b090_0 .net "w2", 0 0, L_0x5578f177acb0;  1 drivers
v0x5578f176b150_0 .net "w3", 0 0, L_0x5578f177ad20;  1 drivers
v0x5578f176b210_0 .net "w4", 0 0, L_0x5578f177adc0;  1 drivers
S_0x5578f176b400 .scope module, "fa2" "Full_Adder" 5 12, 6 1 0, S_0x5578f1769c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177b260 .functor XOR 1, L_0x5578f177b6b0, L_0x5578f177b7e0, C4<0>, C4<0>;
L_0x5578f177b2d0 .functor XOR 1, L_0x5578f177b260, L_0x5578f177ae30, C4<0>, C4<0>;
L_0x5578f177b340 .functor AND 1, L_0x5578f177b6b0, L_0x5578f177b7e0, C4<1>, C4<1>;
L_0x5578f177b400 .functor AND 1, L_0x5578f177b6b0, L_0x5578f177ae30, C4<1>, C4<1>;
L_0x5578f177b4a0 .functor AND 1, L_0x5578f177b7e0, L_0x5578f177ae30, C4<1>, C4<1>;
L_0x5578f177b510 .functor OR 1, L_0x5578f177b340, L_0x5578f177b400, L_0x5578f177b4a0, C4<0>;
v0x5578f176b630_0 .net "a", 0 0, L_0x5578f177b6b0;  1 drivers
v0x5578f176b6f0_0 .net "b", 0 0, L_0x5578f177b7e0;  1 drivers
v0x5578f176b7b0_0 .net "cin", 0 0, L_0x5578f177ae30;  alias, 1 drivers
v0x5578f176b8b0_0 .net "cout", 0 0, L_0x5578f177b510;  alias, 1 drivers
v0x5578f176b950_0 .net "sum", 0 0, L_0x5578f177b2d0;  1 drivers
v0x5578f176ba40_0 .net "w1", 0 0, L_0x5578f177b260;  1 drivers
v0x5578f176bb00_0 .net "w2", 0 0, L_0x5578f177b340;  1 drivers
v0x5578f176bbc0_0 .net "w3", 0 0, L_0x5578f177b400;  1 drivers
v0x5578f176bc80_0 .net "w4", 0 0, L_0x5578f177b4a0;  1 drivers
S_0x5578f176be70 .scope module, "fa3" "Full_Adder" 5 13, 6 1 0, S_0x5578f1769c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177b950 .functor XOR 1, L_0x5578f177bde0, L_0x5578f177bfa0, C4<0>, C4<0>;
L_0x5578f177b9c0 .functor XOR 1, L_0x5578f177b950, L_0x5578f177b510, C4<0>, C4<0>;
L_0x5578f177bac0 .functor AND 1, L_0x5578f177bde0, L_0x5578f177bfa0, C4<1>, C4<1>;
L_0x5578f177bb30 .functor AND 1, L_0x5578f177bde0, L_0x5578f177b510, C4<1>, C4<1>;
L_0x5578f177bbd0 .functor AND 1, L_0x5578f177bfa0, L_0x5578f177b510, C4<1>, C4<1>;
L_0x5578f177bc40 .functor OR 1, L_0x5578f177bac0, L_0x5578f177bb30, L_0x5578f177bbd0, C4<0>;
v0x5578f176c070_0 .net "a", 0 0, L_0x5578f177bde0;  1 drivers
v0x5578f176c150_0 .net "b", 0 0, L_0x5578f177bfa0;  1 drivers
v0x5578f176c210_0 .net "cin", 0 0, L_0x5578f177b510;  alias, 1 drivers
v0x5578f176c310_0 .net "cout", 0 0, L_0x5578f177bc40;  alias, 1 drivers
v0x5578f176c3b0_0 .net "sum", 0 0, L_0x5578f177b9c0;  1 drivers
v0x5578f176c4a0_0 .net "w1", 0 0, L_0x5578f177b950;  1 drivers
v0x5578f176c560_0 .net "w2", 0 0, L_0x5578f177bac0;  1 drivers
v0x5578f176c620_0 .net "w3", 0 0, L_0x5578f177bb30;  1 drivers
v0x5578f176c6e0_0 .net "w4", 0 0, L_0x5578f177bbd0;  1 drivers
S_0x5578f176db20 .scope module, "SR2" "shift_register" 3 19, 4 3 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rstn"
    .port_info 4 /INPUT 1 "adda"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /OUTPUT 1 "cout"
v0x5578f1774410_0 .net "adda", 0 0, v0x5578f1776ee0_0;  alias, 1 drivers
v0x5578f17744d0_0 .var "adder", 3 0;
v0x5578f17745c0_0 .net "clk", 0 0, v0x5578f1777e80_0;  alias, 1 drivers
v0x5578f1774660_0 .net "cout", 0 0, L_0x5578f177c300;  alias, 1 drivers
v0x5578f1774700_0 .net "cout1", 0 0, L_0x5578f177dd80;  1 drivers
v0x5578f1774840_0 .net "cout2", 0 0, L_0x5578f177fcc0;  1 drivers
v0x5578f1774930_0 .net "d", 0 0, L_0x5578f1778290;  alias, 1 drivers
v0x5578f17749d0_0 .net "en", 0 0, v0x5578f1777780_0;  alias, 1 drivers
v0x5578f1774a70_0 .var "out", 7 0;
v0x5578f1774ba0_0 .net "rstn", 0 0, v0x5578f1777b70_0;  alias, 1 drivers
v0x5578f1774c40_0 .net "sum1", 3 0, L_0x5578f177e260;  1 drivers
v0x5578f1774d10_0 .net "sum2", 3 0, L_0x5578f17801a0;  1 drivers
L_0x5578f177c300 .part v0x5578f1774a70_0, 7, 1;
L_0x5578f177e3a0 .part v0x5578f1774a70_0, 0, 4;
L_0x5578f17802e0 .part v0x5578f1774a70_0, 4, 4;
S_0x5578f176dd70 .scope module, "RA1" "RCA_4bit" 4 9, 5 2 0, S_0x5578f176db20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x5578f17709a0_0 .net "A", 3 0, L_0x5578f177e3a0;  1 drivers
v0x5578f1770aa0_0 .net "B", 3 0, v0x5578f17744d0_0;  1 drivers
v0x5578f1770b80_0 .net "S", 3 0, L_0x5578f177e260;  alias, 1 drivers
v0x5578f1770c40_0 .net "c1", 0 0, L_0x5578f177c830;  1 drivers
v0x5578f1770ce0_0 .net "c2", 0 0, L_0x5578f177cea0;  1 drivers
v0x5578f1770e20_0 .net "c3", 0 0, L_0x5578f177d650;  1 drivers
L_0x7fee2964e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578f1770f10_0 .net "cin", 0 0, L_0x7fee2964e0a8;  1 drivers
v0x5578f1770fb0_0 .net "cout", 0 0, L_0x5578f177dd80;  alias, 1 drivers
L_0x5578f177c980 .part L_0x5578f177e3a0, 0, 1;
L_0x5578f177cab0 .part v0x5578f17744d0_0, 0, 1;
L_0x5578f177d040 .part L_0x5578f177e3a0, 1, 1;
L_0x5578f177d170 .part v0x5578f17744d0_0, 1, 1;
L_0x5578f177d7f0 .part L_0x5578f177e3a0, 2, 1;
L_0x5578f177d920 .part v0x5578f17744d0_0, 2, 1;
L_0x5578f177df20 .part L_0x5578f177e3a0, 3, 1;
L_0x5578f177e0e0 .part v0x5578f17744d0_0, 3, 1;
L_0x5578f177e260 .concat8 [ 1 1 1 1], L_0x5578f177c4f0, L_0x5578f177cc50, L_0x5578f177d3d0, L_0x5578f177db00;
S_0x5578f176dfc0 .scope module, "fa0" "Full_Adder" 5 10, 6 1 0, S_0x5578f176dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177c480 .functor XOR 1, L_0x5578f177c980, L_0x5578f177cab0, C4<0>, C4<0>;
L_0x5578f177c4f0 .functor XOR 1, L_0x5578f177c480, L_0x7fee2964e0a8, C4<0>, C4<0>;
L_0x5578f177c5b0 .functor AND 1, L_0x5578f177c980, L_0x5578f177cab0, C4<1>, C4<1>;
L_0x5578f177c6c0 .functor AND 1, L_0x5578f177c980, L_0x7fee2964e0a8, C4<1>, C4<1>;
L_0x5578f177c730 .functor AND 1, L_0x5578f177cab0, L_0x7fee2964e0a8, C4<1>, C4<1>;
L_0x5578f177c830 .functor OR 1, L_0x5578f177c5b0, L_0x5578f177c6c0, L_0x5578f177c730, C4<0>;
v0x5578f176e230_0 .net "a", 0 0, L_0x5578f177c980;  1 drivers
v0x5578f176e310_0 .net "b", 0 0, L_0x5578f177cab0;  1 drivers
v0x5578f176e3d0_0 .net "cin", 0 0, L_0x7fee2964e0a8;  alias, 1 drivers
v0x5578f176e470_0 .net "cout", 0 0, L_0x5578f177c830;  alias, 1 drivers
v0x5578f176e530_0 .net "sum", 0 0, L_0x5578f177c4f0;  1 drivers
v0x5578f176e640_0 .net "w1", 0 0, L_0x5578f177c480;  1 drivers
v0x5578f176e700_0 .net "w2", 0 0, L_0x5578f177c5b0;  1 drivers
v0x5578f176e7c0_0 .net "w3", 0 0, L_0x5578f177c6c0;  1 drivers
v0x5578f176e880_0 .net "w4", 0 0, L_0x5578f177c730;  1 drivers
S_0x5578f176ea70 .scope module, "fa1" "Full_Adder" 5 11, 6 1 0, S_0x5578f176dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177cbe0 .functor XOR 1, L_0x5578f177d040, L_0x5578f177d170, C4<0>, C4<0>;
L_0x5578f177cc50 .functor XOR 1, L_0x5578f177cbe0, L_0x5578f177c830, C4<0>, C4<0>;
L_0x5578f177cd50 .functor AND 1, L_0x5578f177d040, L_0x5578f177d170, C4<1>, C4<1>;
L_0x5578f177cdc0 .functor AND 1, L_0x5578f177d040, L_0x5578f177c830, C4<1>, C4<1>;
L_0x5578f177ce30 .functor AND 1, L_0x5578f177d170, L_0x5578f177c830, C4<1>, C4<1>;
L_0x5578f177cea0 .functor OR 1, L_0x5578f177cd50, L_0x5578f177cdc0, L_0x5578f177ce30, C4<0>;
v0x5578f176ec90_0 .net "a", 0 0, L_0x5578f177d040;  1 drivers
v0x5578f176ed50_0 .net "b", 0 0, L_0x5578f177d170;  1 drivers
v0x5578f176ee10_0 .net "cin", 0 0, L_0x5578f177c830;  alias, 1 drivers
v0x5578f176ef10_0 .net "cout", 0 0, L_0x5578f177cea0;  alias, 1 drivers
v0x5578f176efb0_0 .net "sum", 0 0, L_0x5578f177cc50;  1 drivers
v0x5578f176f0a0_0 .net "w1", 0 0, L_0x5578f177cbe0;  1 drivers
v0x5578f176f160_0 .net "w2", 0 0, L_0x5578f177cd50;  1 drivers
v0x5578f176f220_0 .net "w3", 0 0, L_0x5578f177cdc0;  1 drivers
v0x5578f176f2e0_0 .net "w4", 0 0, L_0x5578f177ce30;  1 drivers
S_0x5578f176f4d0 .scope module, "fa2" "Full_Adder" 5 12, 6 1 0, S_0x5578f176dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177d360 .functor XOR 1, L_0x5578f177d7f0, L_0x5578f177d920, C4<0>, C4<0>;
L_0x5578f177d3d0 .functor XOR 1, L_0x5578f177d360, L_0x5578f177cea0, C4<0>, C4<0>;
L_0x5578f177d4d0 .functor AND 1, L_0x5578f177d7f0, L_0x5578f177d920, C4<1>, C4<1>;
L_0x5578f177d540 .functor AND 1, L_0x5578f177d7f0, L_0x5578f177cea0, C4<1>, C4<1>;
L_0x5578f177d5e0 .functor AND 1, L_0x5578f177d920, L_0x5578f177cea0, C4<1>, C4<1>;
L_0x5578f177d650 .functor OR 1, L_0x5578f177d4d0, L_0x5578f177d540, L_0x5578f177d5e0, C4<0>;
v0x5578f176f700_0 .net "a", 0 0, L_0x5578f177d7f0;  1 drivers
v0x5578f176f7c0_0 .net "b", 0 0, L_0x5578f177d920;  1 drivers
v0x5578f176f880_0 .net "cin", 0 0, L_0x5578f177cea0;  alias, 1 drivers
v0x5578f176f980_0 .net "cout", 0 0, L_0x5578f177d650;  alias, 1 drivers
v0x5578f176fa20_0 .net "sum", 0 0, L_0x5578f177d3d0;  1 drivers
v0x5578f176fb10_0 .net "w1", 0 0, L_0x5578f177d360;  1 drivers
v0x5578f176fbd0_0 .net "w2", 0 0, L_0x5578f177d4d0;  1 drivers
v0x5578f176fc90_0 .net "w3", 0 0, L_0x5578f177d540;  1 drivers
v0x5578f176fd50_0 .net "w4", 0 0, L_0x5578f177d5e0;  1 drivers
S_0x5578f176ff40 .scope module, "fa3" "Full_Adder" 5 13, 6 1 0, S_0x5578f176dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177da90 .functor XOR 1, L_0x5578f177df20, L_0x5578f177e0e0, C4<0>, C4<0>;
L_0x5578f177db00 .functor XOR 1, L_0x5578f177da90, L_0x5578f177d650, C4<0>, C4<0>;
L_0x5578f177dc00 .functor AND 1, L_0x5578f177df20, L_0x5578f177e0e0, C4<1>, C4<1>;
L_0x5578f177dc70 .functor AND 1, L_0x5578f177df20, L_0x5578f177d650, C4<1>, C4<1>;
L_0x5578f177dd10 .functor AND 1, L_0x5578f177e0e0, L_0x5578f177d650, C4<1>, C4<1>;
L_0x5578f177dd80 .functor OR 1, L_0x5578f177dc00, L_0x5578f177dc70, L_0x5578f177dd10, C4<0>;
v0x5578f1770140_0 .net "a", 0 0, L_0x5578f177df20;  1 drivers
v0x5578f1770220_0 .net "b", 0 0, L_0x5578f177e0e0;  1 drivers
v0x5578f17702e0_0 .net "cin", 0 0, L_0x5578f177d650;  alias, 1 drivers
v0x5578f17703e0_0 .net "cout", 0 0, L_0x5578f177dd80;  alias, 1 drivers
v0x5578f1770480_0 .net "sum", 0 0, L_0x5578f177db00;  1 drivers
v0x5578f1770570_0 .net "w1", 0 0, L_0x5578f177da90;  1 drivers
v0x5578f1770630_0 .net "w2", 0 0, L_0x5578f177dc00;  1 drivers
v0x5578f17706f0_0 .net "w3", 0 0, L_0x5578f177dc70;  1 drivers
v0x5578f17707b0_0 .net "w4", 0 0, L_0x5578f177dd10;  1 drivers
S_0x5578f17710b0 .scope module, "RA2" "RCA_4bit" 4 10, 5 2 0, S_0x5578f176db20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
v0x5578f1773d10_0 .net "A", 3 0, L_0x5578f17802e0;  1 drivers
v0x5578f1773e10_0 .net "B", 3 0, v0x5578f17744d0_0;  alias, 1 drivers
v0x5578f1773ed0_0 .net "S", 3 0, L_0x5578f17801a0;  alias, 1 drivers
v0x5578f1773fa0_0 .net "c1", 0 0, L_0x5578f177e840;  1 drivers
v0x5578f1774040_0 .net "c2", 0 0, L_0x5578f177eeb0;  1 drivers
v0x5578f1774180_0 .net "c3", 0 0, L_0x5578f177f590;  1 drivers
L_0x7fee2964e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578f1774270_0 .net "cin", 0 0, L_0x7fee2964e0f0;  1 drivers
v0x5578f1774310_0 .net "cout", 0 0, L_0x5578f177fcc0;  alias, 1 drivers
L_0x5578f177e990 .part L_0x5578f17802e0, 0, 1;
L_0x5578f177eac0 .part v0x5578f17744d0_0, 0, 1;
L_0x5578f177f050 .part L_0x5578f17802e0, 1, 1;
L_0x5578f177f180 .part v0x5578f17744d0_0, 1, 1;
L_0x5578f177f730 .part L_0x5578f17802e0, 2, 1;
L_0x5578f177f860 .part v0x5578f17744d0_0, 2, 1;
L_0x5578f177fe60 .part L_0x5578f17802e0, 3, 1;
L_0x5578f1780020 .part v0x5578f17744d0_0, 3, 1;
L_0x5578f17801a0 .concat8 [ 1 1 1 1], L_0x5578f177e4b0, L_0x5578f177ec60, L_0x5578f177f350, L_0x5578f177fa40;
S_0x5578f1771320 .scope module, "fa0" "Full_Adder" 5 10, 6 1 0, S_0x5578f17710b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177e440 .functor XOR 1, L_0x5578f177e990, L_0x5578f177eac0, C4<0>, C4<0>;
L_0x5578f177e4b0 .functor XOR 1, L_0x5578f177e440, L_0x7fee2964e0f0, C4<0>, C4<0>;
L_0x5578f177e5c0 .functor AND 1, L_0x5578f177e990, L_0x5578f177eac0, C4<1>, C4<1>;
L_0x5578f177e6d0 .functor AND 1, L_0x5578f177e990, L_0x7fee2964e0f0, C4<1>, C4<1>;
L_0x5578f177e740 .functor AND 1, L_0x5578f177eac0, L_0x7fee2964e0f0, C4<1>, C4<1>;
L_0x5578f177e840 .functor OR 1, L_0x5578f177e5c0, L_0x5578f177e6d0, L_0x5578f177e740, C4<0>;
v0x5578f1771570_0 .net "a", 0 0, L_0x5578f177e990;  1 drivers
v0x5578f1771650_0 .net "b", 0 0, L_0x5578f177eac0;  1 drivers
v0x5578f1771710_0 .net "cin", 0 0, L_0x7fee2964e0f0;  alias, 1 drivers
v0x5578f17717e0_0 .net "cout", 0 0, L_0x5578f177e840;  alias, 1 drivers
v0x5578f17718a0_0 .net "sum", 0 0, L_0x5578f177e4b0;  1 drivers
v0x5578f17719b0_0 .net "w1", 0 0, L_0x5578f177e440;  1 drivers
v0x5578f1771a70_0 .net "w2", 0 0, L_0x5578f177e5c0;  1 drivers
v0x5578f1771b30_0 .net "w3", 0 0, L_0x5578f177e6d0;  1 drivers
v0x5578f1771bf0_0 .net "w4", 0 0, L_0x5578f177e740;  1 drivers
S_0x5578f1771de0 .scope module, "fa1" "Full_Adder" 5 11, 6 1 0, S_0x5578f17710b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177ebf0 .functor XOR 1, L_0x5578f177f050, L_0x5578f177f180, C4<0>, C4<0>;
L_0x5578f177ec60 .functor XOR 1, L_0x5578f177ebf0, L_0x5578f177e840, C4<0>, C4<0>;
L_0x5578f177ed60 .functor AND 1, L_0x5578f177f050, L_0x5578f177f180, C4<1>, C4<1>;
L_0x5578f177edd0 .functor AND 1, L_0x5578f177f050, L_0x5578f177e840, C4<1>, C4<1>;
L_0x5578f177ee40 .functor AND 1, L_0x5578f177f180, L_0x5578f177e840, C4<1>, C4<1>;
L_0x5578f177eeb0 .functor OR 1, L_0x5578f177ed60, L_0x5578f177edd0, L_0x5578f177ee40, C4<0>;
v0x5578f1772000_0 .net "a", 0 0, L_0x5578f177f050;  1 drivers
v0x5578f17720c0_0 .net "b", 0 0, L_0x5578f177f180;  1 drivers
v0x5578f1772180_0 .net "cin", 0 0, L_0x5578f177e840;  alias, 1 drivers
v0x5578f1772280_0 .net "cout", 0 0, L_0x5578f177eeb0;  alias, 1 drivers
v0x5578f1772320_0 .net "sum", 0 0, L_0x5578f177ec60;  1 drivers
v0x5578f1772410_0 .net "w1", 0 0, L_0x5578f177ebf0;  1 drivers
v0x5578f17724d0_0 .net "w2", 0 0, L_0x5578f177ed60;  1 drivers
v0x5578f1772590_0 .net "w3", 0 0, L_0x5578f177edd0;  1 drivers
v0x5578f1772650_0 .net "w4", 0 0, L_0x5578f177ee40;  1 drivers
S_0x5578f1772840 .scope module, "fa2" "Full_Adder" 5 12, 6 1 0, S_0x5578f17710b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177f2e0 .functor XOR 1, L_0x5578f177f730, L_0x5578f177f860, C4<0>, C4<0>;
L_0x5578f177f350 .functor XOR 1, L_0x5578f177f2e0, L_0x5578f177eeb0, C4<0>, C4<0>;
L_0x5578f177f3c0 .functor AND 1, L_0x5578f177f730, L_0x5578f177f860, C4<1>, C4<1>;
L_0x5578f177f480 .functor AND 1, L_0x5578f177f730, L_0x5578f177eeb0, C4<1>, C4<1>;
L_0x5578f177f520 .functor AND 1, L_0x5578f177f860, L_0x5578f177eeb0, C4<1>, C4<1>;
L_0x5578f177f590 .functor OR 1, L_0x5578f177f3c0, L_0x5578f177f480, L_0x5578f177f520, C4<0>;
v0x5578f1772a70_0 .net "a", 0 0, L_0x5578f177f730;  1 drivers
v0x5578f1772b30_0 .net "b", 0 0, L_0x5578f177f860;  1 drivers
v0x5578f1772bf0_0 .net "cin", 0 0, L_0x5578f177eeb0;  alias, 1 drivers
v0x5578f1772cf0_0 .net "cout", 0 0, L_0x5578f177f590;  alias, 1 drivers
v0x5578f1772d90_0 .net "sum", 0 0, L_0x5578f177f350;  1 drivers
v0x5578f1772e80_0 .net "w1", 0 0, L_0x5578f177f2e0;  1 drivers
v0x5578f1772f40_0 .net "w2", 0 0, L_0x5578f177f3c0;  1 drivers
v0x5578f1773000_0 .net "w3", 0 0, L_0x5578f177f480;  1 drivers
v0x5578f17730c0_0 .net "w4", 0 0, L_0x5578f177f520;  1 drivers
S_0x5578f17732b0 .scope module, "fa3" "Full_Adder" 5 13, 6 1 0, S_0x5578f17710b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0x5578f177f9d0 .functor XOR 1, L_0x5578f177fe60, L_0x5578f1780020, C4<0>, C4<0>;
L_0x5578f177fa40 .functor XOR 1, L_0x5578f177f9d0, L_0x5578f177f590, C4<0>, C4<0>;
L_0x5578f177fb40 .functor AND 1, L_0x5578f177fe60, L_0x5578f1780020, C4<1>, C4<1>;
L_0x5578f177fbb0 .functor AND 1, L_0x5578f177fe60, L_0x5578f177f590, C4<1>, C4<1>;
L_0x5578f177fc50 .functor AND 1, L_0x5578f1780020, L_0x5578f177f590, C4<1>, C4<1>;
L_0x5578f177fcc0 .functor OR 1, L_0x5578f177fb40, L_0x5578f177fbb0, L_0x5578f177fc50, C4<0>;
v0x5578f17734b0_0 .net "a", 0 0, L_0x5578f177fe60;  1 drivers
v0x5578f1773590_0 .net "b", 0 0, L_0x5578f1780020;  1 drivers
v0x5578f1773650_0 .net "cin", 0 0, L_0x5578f177f590;  alias, 1 drivers
v0x5578f1773750_0 .net "cout", 0 0, L_0x5578f177fcc0;  alias, 1 drivers
v0x5578f17737f0_0 .net "sum", 0 0, L_0x5578f177fa40;  1 drivers
v0x5578f17738e0_0 .net "w1", 0 0, L_0x5578f177f9d0;  1 drivers
v0x5578f17739a0_0 .net "w2", 0 0, L_0x5578f177fb40;  1 drivers
v0x5578f1773a60_0 .net "w3", 0 0, L_0x5578f177fbb0;  1 drivers
v0x5578f1773b20_0 .net "w4", 0 0, L_0x5578f177fc50;  1 drivers
S_0x5578f1774e80 .scope module, "m1" "mux20x4" 3 20, 7 1 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "sel"
L_0x5578f1780dd0 .functor BUFT 4, L_0x5578f1780530, C4<0000>, C4<0000>, C4<0000>;
v0x5578f1775080_0 .net *"_s1", 3 0, L_0x5578f1780380;  1 drivers
v0x5578f1775180_0 .net *"_s3", 3 0, L_0x5578f1780530;  1 drivers
v0x5578f1775260_0 .net "in", 7 0, v0x5578f176d6d0_0;  alias, 1 drivers
v0x5578f1775360_0 .net "out", 3 0, L_0x5578f1780dd0;  1 drivers
L_0x7fee2964e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578f1775420_0 .net "sel", 0 0, L_0x7fee2964e138;  1 drivers
L_0x5578f1780380 .part v0x5578f176d6d0_0, 4, 4;
L_0x5578f1780530 .part v0x5578f176d6d0_0, 0, 4;
S_0x5578f17755b0 .scope module, "m2" "mux20x4" 3 21, 7 1 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "sel"
L_0x5578f1780ee0 .functor BUFT 4, L_0x5578f1780620, C4<0000>, C4<0000>, C4<0000>;
v0x5578f17757d0_0 .net *"_s1", 3 0, L_0x5578f1780620;  1 drivers
v0x5578f17758d0_0 .net *"_s3", 3 0, L_0x5578f17806c0;  1 drivers
v0x5578f17759b0_0 .net "in", 7 0, v0x5578f176d6d0_0;  alias, 1 drivers
v0x5578f1775aa0_0 .net "out", 3 0, L_0x5578f1780ee0;  1 drivers
L_0x7fee2964e180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5578f1775b80_0 .net "sel", 0 0, L_0x7fee2964e180;  1 drivers
L_0x5578f1780620 .part v0x5578f176d6d0_0, 4, 4;
L_0x5578f17806c0 .part v0x5578f176d6d0_0, 0, 4;
S_0x5578f1775d10 .scope module, "m3" "mux20x4" 3 22, 7 1 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 1 "sel"
L_0x5578f1780ff0 .functor BUFT 4, L_0x5578f1780800, C4<0000>, C4<0000>, C4<0000>;
v0x5578f1775f80_0 .net *"_s1", 3 0, L_0x5578f1780760;  1 drivers
v0x5578f1776080_0 .net *"_s3", 3 0, L_0x5578f1780800;  1 drivers
v0x5578f1776160_0 .net "in", 7 0, v0x5578f1774a70_0;  alias, 1 drivers
v0x5578f1776200_0 .net "out", 3 0, L_0x5578f1780ff0;  1 drivers
L_0x7fee2964e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578f17762c0_0 .net "sel", 0 0, L_0x7fee2964e1c8;  1 drivers
L_0x5578f1780760 .part v0x5578f1774a70_0, 4, 4;
L_0x5578f1780800 .part v0x5578f1774a70_0, 0, 4;
S_0x5578f1776450 .scope module, "nb1" "nibble_converter" 3 23, 8 1 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "rn"
    .port_info 1 /OUTPUT 4 "ln"
    .port_info 2 /INPUT 8 "c"
v0x5578f1776670_0 .net "c", 7 0, v0x5578f176d6d0_0;  alias, 1 drivers
v0x5578f1776750_0 .net "ln", 3 0, L_0x5578f1780ba0;  alias, 1 drivers
v0x5578f1776830_0 .net "rn", 3 0, L_0x5578f1780b00;  alias, 1 drivers
L_0x5578f1780b00 .part v0x5578f176d6d0_0, 4, 4;
L_0x5578f1780ba0 .part v0x5578f176d6d0_0, 0, 4;
S_0x5578f1776970 .scope module, "nb2" "nibble_converter" 3 24, 8 1 0, S_0x5578f174c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "rn"
    .port_info 1 /OUTPUT 4 "ln"
    .port_info 2 /INPUT 8 "c"
v0x5578f1776b90_0 .net "c", 7 0, v0x5578f1774a70_0;  alias, 1 drivers
v0x5578f1776cc0_0 .net "ln", 3 0, L_0x5578f1780d30;  alias, 1 drivers
v0x5578f1776da0_0 .net "rn", 3 0, L_0x5578f1780c40;  alias, 1 drivers
L_0x5578f1780c40 .part v0x5578f1774a70_0, 4, 4;
L_0x5578f1780d30 .part v0x5578f1774a70_0, 0, 4;
    .scope S_0x5578f174c190;
T_0 ;
    %wait E_0x5578f1709d80;
    %load/vec4 v0x5578f176d840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5578f176d6d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5578f176d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5578f176d6d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5578f176d550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5578f176d6d0_0, 0;
T_0.2 ;
    %load/vec4 v0x5578f176cfd0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f176d6d0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f176d6d0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5578f176d0b0_0, 0;
    %delay 5, 0;
    %load/vec4 v0x5578f176d900_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f176d6d0_0, 4, 5;
    %load/vec4 v0x5578f176d9c0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f176d6d0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5578f176d0b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5578f176cfd0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f176d6d0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5578f176d0b0_0, 0;
    %delay 5, 0;
    %load/vec4 v0x5578f176d900_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f176d6d0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5578f176d0b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5578f176cfd0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f176d6d0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5578f176d0b0_0, 0;
    %delay 5, 0;
    %load/vec4 v0x5578f176d9c0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f176d6d0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5578f176d0b0_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5578f176db20;
T_1 ;
    %wait E_0x5578f1709d80;
    %load/vec4 v0x5578f1774ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5578f1774a70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5578f17749d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5578f1774a70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5578f1774930_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5578f1774a70_0, 0;
T_1.2 ;
    %load/vec4 v0x5578f1774410_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f1774a70_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f1774a70_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5578f17744d0_0, 0;
    %delay 5, 0;
    %load/vec4 v0x5578f1774c40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f1774a70_0, 4, 5;
    %load/vec4 v0x5578f1774d10_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f1774a70_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5578f17744d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5578f1774410_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f1774a70_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5578f17744d0_0, 0;
    %delay 5, 0;
    %load/vec4 v0x5578f1774c40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f1774a70_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5578f17744d0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5578f1774410_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5578f1774a70_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5578f17744d0_0, 0;
    %delay 5, 0;
    %load/vec4 v0x5578f1774d10_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5578f1774a70_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5578f17744d0_0, 0;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5578f174c940;
T_2 ;
    %wait E_0x5578f1709b20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5578f1777b70_0, 0;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5578f1777b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5578f17778c0_0, 0, 4;
T_2.0 ;
    %load/vec4 v0x5578f17778c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5578f1777780_0, 0;
    %wait E_0x5578f1709d80;
    %load/vec4 v0x5578f17770b0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5578f17778c0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5578f1777260_0, 0;
    %wait E_0x5578f1709d80;
    %load/vec4 v0x5578f17778c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5578f17778c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x5578f17778c0_0;
    %parti/s 1, 2, 3;
    %and;
    %nor/r;
    %assign/vec4 v0x5578f1776ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5578f1777780_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5578f1776ee0_0, 0;
    %load/vec4 v0x5578f17778c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5578f17778c0_0, 0, 4;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5578f16fd020;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5578f1777db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5578f1777e80_0, 0;
    %vpi_call 2 24 "$monitor", "bin=%b bcd=%b,d100=%b,d10=%b,d1=%b", v0x5578f1777db0_0, v0x5578f1777cd0_0, v0x5578f1778180_0, v0x5578f1778040_0, v0x5578f1777f50_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 193, 0, 8;
    %assign/vec4 v0x5578f1777db0_0, 0;
    %delay 200, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5578f16fd020;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5578f1777e80_0;
    %inv;
    %store/vec4 v0x5578f1777e80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./Double_Ddabbler.v";
    "./shift_register.v";
    "./RCA_4bit.v";
    "./Full_Adder.v";
    "./mux.v";
    "./nibble_converter.v";
