// Seed: 344145638
module module_0 (
    output supply1 id_0,
    output tri0 id_1
);
  wire id_3;
  ;
  always @(-1 or negedge {id_3{-1'h0}}) begin : LABEL_0
    deassign id_3;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd5,
    parameter id_6 = 32'd50
) (
    input supply1 _id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri id_4,
    input tri id_5
    , id_13,
    output uwire _id_6,
    output wire id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11
);
  wire [-1 'b0 : id_0] id_14;
  module_0 modCall_1 (
      id_11,
      id_3
  );
  logic [1 : id_6] id_15;
  ;
endmodule
