SCHM0106

HEADER
{
 FREEID 1365
 VARIABLES
 {
  #ARCHITECTURE="behavioral_TB"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"alu_computation\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"alu_control\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"control_for_alu\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"counter\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"data_for_alu_1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"data_for_alu_2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"data_for_alu_3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"data_in\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"data_in_ext\"><left=\"18\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<index=\"0\"><name=\"data_in_rs1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE10="<range<index=\"0\"><name=\"data_in_rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE11="<range<index=\"0\"><name=\"data_in_rs3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE12="<range<index=\"0\"><name=\"data_of_rs1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE13="<range<index=\"0\"><name=\"data_of_rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE14="<range<index=\"0\"><name=\"data_of_rs3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE15="<range<index=\"0\"><name=\"data_wb_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE16="<range<index=\"0\"><name=\"index\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE17="<range<index=\"0\"><name=\"index_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE18="<range<index=\"0\"><name=\"instruction\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE19="<range<index=\"0\"><name=\"mux_out_a\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE20="<range<index=\"0\"><name=\"mux_out_b\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE21="<range<index=\"0\"><name=\"mux_out_z\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE22="<range<index=\"0\"><name=\"read_1\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE23="<range<index=\"0\"><name=\"read_2\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE24="<range<index=\"0\"><name=\"read_3\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE25="<range<index=\"0\"><name=\"rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE26="<range<index=\"0\"><name=\"rs2_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE27="<range<index=\"0\"><name=\"signextend\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE28="<range<index=\"0\"><name=\"signextend_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE29="<range<index=\"0\"><name=\"wb_control_rd_input\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE30="<range<index=\"0\"><name=\"wb_input\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE31="<range<index=\"0\"><name=\"wb_register_rd\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="Top_Level"
  #LANGUAGE="VHDL"
  #RANGE_RESOLUTION0="<range<index=\"0\"><name=\"data_in\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION1="<range<index=\"0\"><name=\"data_in_ext\"><left=\"18\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION2="<range<index=\"0\"><name=\"read_1\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION3="<range<index=\"0\"><name=\"read_2\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION4="<range<index=\"0\"><name=\"read_3\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION5="<range<index=\"0\"><name=\"instruction\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION6="<range<index=\"0\"><name=\"data_in_rs1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION7="<range<index=\"0\"><name=\"data_in_rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION8="<range<index=\"0\"><name=\"data_in_rs3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION9="<range<index=\"0\"><name=\"ALU_control\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION10="<range<index=\"0\"><name=\"data_of_rs1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION11="<range<index=\"0\"><name=\"data_of_rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION12="<range<index=\"0\"><name=\"data_of_rs3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION13="<range<index=\"0\"><name=\"control_for_ALU\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION14="<range<index=\"0\"><name=\"wb_control_rd_input\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION15="<range<index=\"0\"><name=\"index\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION16="<range<index=\"0\"><name=\"signExtend\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION17="<range<index=\"0\"><name=\"index_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION18="<range<index=\"0\"><name=\"signExtend_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION19="<range<index=\"0\"><name=\"ALU_computation\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION20="<range<index=\"0\"><name=\"WB_input\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION21="<range<index=\"0\"><name=\"data_WB_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION22="<range<index=\"0\"><name=\"WB_register_rd\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION23="<range<index=\"0\"><name=\"counter\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION24="<range<index=\"0\"><name=\"data_for_ALU_1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION25="<range<index=\"0\"><name=\"data_for_ALU_2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION26="<range<index=\"0\"><name=\"data_for_ALU_3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION27="<range<index=\"0\"><name=\"mux_out_A\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION28="<range<index=\"0\"><name=\"mux_out_B\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION29="<range<index=\"0\"><name=\"mux_out_Z\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION30="<range<index=\"0\"><name=\"rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION31="<range<index=\"0\"><name=\"rs2_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  AUTHOR="Roni Das"
  COMPANY="Stony Brook University"
  CREATIONDATE="12/3/2019"
  PAGECOUNT="2"
  SOURCE=".\\..\\src\\Top_Level_TB.vhd"
 }
 SYMBOL "pipeline_smid_multimedia" "ALU" "ALU"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="ALU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ae37df63-d82b-424b-b4f1-c76d938fca9d"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,280)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,187,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,187,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,187,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,171,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,96,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,28,255,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in_rs1(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in_rs2(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in_rs3(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALU_control(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALU_on"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALU_out(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "Control" "Control"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="Control"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b6ee9314-47e0-466c-8794-8863727aaaf9"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,120)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,360,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,162,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (220,28,355,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (177,68,355,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="instruction(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (380,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="control_out(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (380,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="control_out_WB(5:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "DATA_FW" "DATA_FW"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575181509"
    #NAME="DATA_FW"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="041a98e0-bd7e-42c5-ba2b-f2d43c77cad0"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,440)
    FREEID 30
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,440)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,162,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,199,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,199,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,199,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,190,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,190,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,190,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,234,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,300,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (203,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (203,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (209,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (277,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="instruction(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="register_num_1(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="register_num_2(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="register_num_3(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_of_rs1(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_of_rs2(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_of_rs3(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="address_WB_of_rd(5:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALU_calculation_for_FW(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="fw_for_registers1(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="fw_for_registers2(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="fw_for_registers3(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="signal_out(24:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "EX_WB" "EX_WB"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="EX_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="114ad917-5240-4e14-a6d7-a340aba1bc1e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,200)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,97,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,239,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,149,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (156,28,335,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,68,335,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (257,108,335,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (219,148,335,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALU_computation(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WB_input(5:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_WB_out(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (360,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WB_register_rd(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (360,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WB_Acc"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (360,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="register_write"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "ID_EX" "ID_EX"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d44bb758-fed7-4034-acda-84c4979170ec"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,320)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,97,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,190,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,190,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,190,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,205,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,237,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (343,188,415,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (254,228,415,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_of_rs1(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_of_rs2(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_of_rs3(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="control_for_ALU(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="wb_control_rd_input(5:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_of_rs1_ALU(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_of_rs2_ALU(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_of_rs3_ALU(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="control_for_ALU_out(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EX_Acc"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (440,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="wb_control_rd(5:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "IF_ID" "IF_ID"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="cb87f2b1-543d-4dec-83f5-fae8b174a8ad"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,97,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,138,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (158,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (158,68,275,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (158,108,275,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,148,275,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (209,188,275,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (141,228,275,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="read_rs1(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="read_rs2(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="read_rs3(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="signExtend(18:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ID_Acc"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (300,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="control_in(24:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "IF_Reg" "IF_Reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="IF_Reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e5ea67ec-1a4e-4e97-ae2e-eb9554c956c3"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,120)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,97,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (111,68,215,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Acknowledge_bit"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="counter(5:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "instructionBuffer" "instructionBuffer"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="instructionBuffer"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="afe88478-bb87-40b1-8020-cefebe870c81"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,154,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="counter_in(5:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="instructionOut(24:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "mux_2to1" "mux_2to1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575193072"
    #NAME="mux_2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8cc3226b-6a79-4b69-96e2-ccea415ab920"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,151,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,168,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,47,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (120,28,255,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_rs(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_buff(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="cs"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mux_out(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "RegisterFile" "RegisterFile"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575073883"
    #NAME="RegisterFile"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="62f2b2fb-a389-4014-9aa5-d319e8ea9e23"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,320)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,126,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,126,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,126,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,141,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,149,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,141,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (144,28,255,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (144,68,255,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (144,108,255,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_1(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_2(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_3(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="register_write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reg_num(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out_1(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out_2(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out_3(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "pipeline_smid_multimedia" "signIndex" "signIndex"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575193072"
    #NAME="signIndex"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="51ddf979-2c7c-4cdc-90b4-10023c0f8b08"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,120)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,97,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,174,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (307,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rset_bar"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in_ext(18:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="index(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="signExtendOutput(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (5341,2180)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"use std.TEXTIO.all;\n"+
"library ieee;\n"+
"use ieee.std_logic_1164.all;\n"+
"use ieee.STD_LOGIC_UNSIGNED.all;\n"+
"use ieee.NUMERIC_STD.all;\n"+
"use ieee.STD_LOGIC_TEXTIO.all;"
   RECT (780,380,1180,691)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  2, 0, 0
  {
   LABEL "Architecture Declaration"
   TEXT 
"constant period : time := 100 ns;\n"+
"function chr (sl : std_logic) return CHARACTER is \n"+
"                       variable c : character;\n"+
"                     begin\n"+
"                       case sl is \n"+
"                         when 'U' => \n"+
"                            c := 'U';\n"+
"                         when 'X' => \n"+
"                            c := 'X';\n"+
"                         when '0' => \n"+
"                            c := '0';\n"+
"                         when '1' => \n"+
"                            c := '1';\n"+
"                         when 'Z' => \n"+
"                            c := 'Z';\n"+
"                         when 'W' => \n"+
"                            c := 'W';\n"+
"                         when 'L' => \n"+
"                            c := 'L';\n"+
"                         when 'H' => \n"+
"                            c := 'H';\n"+
"                         when '-' => \n"+
"                            c := '-';\n"+
"                       end case;\n"+
"                       return c;\n"+
"                     end function chr;\n"+
"function str (slv : std_logic_vector) return STRING is \n"+
"                       variable result : string(1 to slv'length);\n"+
"                       variable r : integer;\n"+
"                     begin\n"+
"                       r := 1;\n"+
"                       for i in slv'range loop\n"+
"                           result(r) := chr(slv(i));\n"+
"                           r := r + 1;\n"+
"                       end loop;\n"+
"                       return result;\n"+
"                     end function str;\n"+
""
   RECT (780,691,1180,1091)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  TEXT  3, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (795,324,831,357)
   ALIGN 4
   PARENT 4
  }
  INSTANCE  4, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="clk"
    #SYMBOL="Global"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (780,340)
  }
  TEXT  5, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (870,324,977,357)
   ALIGN 4
   PARENT 6
  }
  INSTANCE  6, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="rset_bar"
    #SYMBOL="Global"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (855,340)
  }
  PROCESS  7, 0, 0
  {
   LABEL "process_251"
   TEXT 
"process\n"+
"                         file outfile : text;\n"+
"                         variable f_status : FILE_OPEN_STATUS;\n"+
"                         variable L : Line;\n"+
"                         variable L_A : Line;\n"+
"                         variable L_B : Line;\n"+
"                         variable j : integer := 0;\n"+
"                         variable b : std_logic_vector(24 downto 0);\n"+
"                         variable msg : string(442 downto 1);\n"+
"                         variable instructuionW : string(25 downto 1);\n"+
"                         variable register_A : string(5 downto 1);\n"+
"                         variable register_B : string(5 downto 1);\n"+
"                         variable register_C : string(5 downto 1);\n"+
"                         variable content_A : string(127 downto 1);\n"+
"                         variable content_B : string(127 downto 1);\n"+
"                         variable content_C : string(127 downto 1);\n"+
"                         variable ALU_CalculationW : string(127 downto 1);\n"+
"                         variable Final_data_Out : string(127 downto 1);\n"+
"                         variable destination_R : string(5 downto 1);\n"+
"                         variable max : integer := 2 ** (32 - 1) - 1;\n"+
"                         variable min : std_logic_vector(23 downto 0) := (others => '1');\n"+
"                       begin\n"+
"                         FILE_OPEN(f_status,outfile,\"Results.txt\",write_mode);\n"+
"                         WRITE(L,string'(\"::::Instructions::::       -<rs3>- -<r2>- -<rs1>-   ::Content::  -<r3>- -<r2>- -<r1>-  ::Control::   ::ALU_Calculation::   :::FINAL_DATA:::    -<rd>- \"));\n"+
"                         WRITELINE(outfile,L);\n"+
"                         WRITE(L,string'(\"====================   =============================   ===========  ====================  ===========   ===================   ================    ====== \"));\n"+
"                         WRITELINE(outfile,L);\n"+
"                         WRITE(L,string'(\"                                                                                                                                                         \"));\n"+
"                         WRITELINE(outfile,L);\n"+
"                         WRITE(L,string'(\"                                                                                                                                                         \"));\n"+
"                         WRITELINE(outfile,L);\n"+
"                         rset_bar <= '0', '1' after 90 ns;\n"+
"                         clk <= '0';\n"+
"                         for i in 0 to 512 loop\n"+
"                             wait for period / 2;\n"+
"                             if (i mod 2 = 0) then\n"+
"                                msg := str(data_in) & \" \" & str(read_3) & \" \" & str(read_2) & \" \" & str(read_1) & \" \" & str(data_of_rs1) & \" \" & str(control_for_ALU) & \" \" & str(ALU_computation) & \" \" & str(data_WB_out) & \" \" & str(WB_register_rd);\n"+
"                                WRITE(L,msg);\n"+
"                                WRITELINE(outfile,L);\n"+
"                             end if;\n"+
"                             clk <= not clk;\n"+
"                         end loop;\n"+
"                         FILE_CLOSE(outfile);\n"+
"                         wait;\n"+
"                       end process;\n"+
"                      "
   RECT (4380,420,4781,820)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   VTX (  847, 836, 845, 843, 841, 839, 849, 837, 851, 832, 830 )
   VARIABLES
   {
    #DIRECTION_LIST=""
    #UPDATE_SENS_LIST="0"
   }
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="EX_WB"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_EX_WB_buffer"
    #SYMBOL="EX_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="114ad917-5240-4e14-a6d7-a340aba1bc1e"
   }
   COORD (1320,1460)
   VERTEXES ( (6,1251), (8,1252), (10,1253), (12,1254), (16,1256) )
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DATA_FW"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_Forward"
    #SYMBOL="DATA_FW"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="041a98e0-bd7e-42c5-ba2b-f2d43c77cad0"
   }
   COORD (2300,820)
   VERTEXES ( (6,902), (8,900), (10,901), (12,892), (14,894), (16,896), (18,891), (20,903), (22,878), (24,879), (26,882) )
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_Multimedia_ALU"
    #SYMBOL="ALU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ae37df63-d82b-424b-b4f1-c76d938fca9d"
   }
   COORD (3860,440)
   VERTEXES ( (4,857), (6,855), (8,859), (10,853), (14,834) )
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ID_EX"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_ID_EX_BUFFER"
    #SYMBOL="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d44bb758-fed7-4034-acda-84c4979170ec"
   }
   COORD (2860,740)
   VERTEXES ( (6,877), (8,880), (10,881), (12,875), (14,884), (16,858), (18,871), (20,868), (22,854), (26,865) )
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_IFID"
    #SYMBOL="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="cb87f2b1-543d-4dec-83f5-fae8b174a8ad"
   }
   COORD (1320,1060)
   VERTEXES ( (6,921), (8,913), (10,905), (12,910), (14,939), (18,899) )
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_Reg"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_IFRegister"
    #SYMBOL="IF_Reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e5ea67ec-1a4e-4e97-ae2e-eb9554c956c3"
   }
   COORD (580,1140)
   VERTEXES ( (8,924) )
  }
  INSTANCE  14, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Control"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_Control"
    #SYMBOL="Control"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b6ee9314-47e0-466c-8794-8863727aaaf9"
   }
   COORD (2300,1320)
   VERTEXES ( (4,898), (6,876), (8,883) )
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="instructionBuffer"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_INSTRICTION_BUFFER"
    #SYMBOL="instructionBuffer"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="afe88478-bb87-40b1-8020-cefebe870c81"
   }
   COORD (900,1140)
   VERTEXES ( (4,925), (6,920) )
  }
  INSTANCE  16, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_2to1"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_MUX_A"
    #SYMBOL="mux_2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8cc3226b-6a79-4b69-96e2-ccea415ab920"
   }
   COORD (3460,520)
   VERTEXES ( (4,872), (6,873), (8,863), (10,856) )
  }
  INSTANCE  17, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_2to1"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_MUX_B"
    #SYMBOL="mux_2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8cc3226b-6a79-4b69-96e2-ccea415ab920"
   }
   COORD (3460,780)
   VERTEXES ( (4,867), (6,869), (8,861), (10,860) )
  }
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="signIndex"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_SignExtend_Index"
    #SYMBOL="signIndex"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="51ddf979-2c7c-4cdc-90b4-10023c0f8b08"
   }
   COORD (2400,1600)
   VERTEXES ( (4,938), (6,934), (8,936) )
  }
  INSTANCE  19, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RegisterFile"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_RegisterFile"
    #SYMBOL="RegisterFile"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="62f2b2fb-a389-4014-9aa5-d319e8ea9e23"
   }
   COORD (1840,1020)
   VERTEXES ( (4,911), (6,907), (8,908), (12,919), (14,916), (16,893), (18,895), (20,897), (10,1255) )
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_2to1"
    #CUSTOM_NAME=""
    #LIBRARY="pipeline_smid_multimedia"
    #REFERENCE="U_MUX_Z"
    #SYMBOL="mux_2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8cc3226b-6a79-4b69-96e2-ccea415ab920"
   }
   COORD (2860,1120)
   VERTEXES ( (4,885), (6,889), (8,887), (10,874) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1320,1427,1550,1460)
   ALIGN 8
   PARENT 8
  }
  TEXT  22, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1320,1660,1423,1693)
   PARENT 8
  }
  TEXT  23, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2300,787,2444,820)
   ALIGN 8
   PARENT 9
  }
  TEXT  24, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2300,1260,2442,1293)
   PARENT 9
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3860,407,4110,440)
   ALIGN 8
   PARENT 10
  }
  TEXT  26, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3860,720,3916,753)
   PARENT 10
  }
  TEXT  27, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2860,707,3111,740)
   ALIGN 8
   PARENT 11
  }
  TEXT  28, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2860,1060,2942,1093)
   PARENT 11
  }
  TEXT  29, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1320,1027,1410,1060)
   ALIGN 8
   PARENT 12
  }
  TEXT  30, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1320,1340,1389,1373)
   PARENT 12
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (580,1107,751,1140)
   ALIGN 8
   PARENT 13
  }
  TEXT  32, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (580,1260,674,1293)
   PARENT 13
  }
  TEXT  33, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2300,1287,2431,1320)
   ALIGN 8
   PARENT 14
  }
  TEXT  34, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2300,1440,2394,1473)
   PARENT 14
  }
  TEXT  35, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (900,1107,1254,1140)
   ALIGN 8
   PARENT 15
  }
  TEXT  36, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (900,1260,1111,1293)
   PARENT 15
  }
  TEXT  37, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3460,487,3595,520)
   ALIGN 8
   PARENT 16
  }
  TEXT  38, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3460,720,3586,753)
   PARENT 16
  }
  TEXT  39, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3460,747,3595,780)
   ALIGN 8
   PARENT 17
  }
  TEXT  40, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3460,980,3586,1013)
   PARENT 17
  }
  TEXT  41, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2400,1567,2667,1600)
   ALIGN 8
   PARENT 18
  }
  TEXT  42, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2400,1720,2522,1753)
   PARENT 18
  }
  TEXT  43, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1840,987,2034,1020)
   ALIGN 8
   PARENT 19
  }
  TEXT  44, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1840,1340,1997,1373)
   PARENT 19
  }
  TEXT  45, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2860,1087,2994,1120)
   ALIGN 8
   PARENT 20
  }
  TEXT  46, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2860,1320,2986,1353)
   PARENT 20
  }
  NET BUS  47, 0, 0
  {
   VARIABLES
   {
    #NAME="rs2(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  48, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control_2"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  49, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control_1"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  50, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control_Z"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  51, 0, 0
  {
   VARIABLES
   {
    #NAME="rs2_out(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  52, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  53, 0, 0
  {
   VARIABLES
   {
    #NAME="rset_bar"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  54, 0, 0
  {
   VARIABLES
   {
    #NAME="signExtend(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  55, 0, 0
  {
   VARIABLES
   {
    #NAME="signExtend_out(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  56, 0, 0
  {
   VARIABLES
   {
    #NAME="index(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  57, 0, 0
  {
   VARIABLES
   {
    #NAME="index_out(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  58, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control_1_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  59, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control_2_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  60, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control_Z_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  61, 0, 0
  {
   VARIABLES
   {
    #NAME="ALU_control(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  62, 0, 0
  {
   VARIABLES
   {
    #NAME="counter(5:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  63, 0, 0
  {
   VARIABLES
   {
    #NAME="data_for_ALU_1(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  64, 0, 0
  {
   VARIABLES
   {
    #NAME="data_for_ALU_2(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  65, 0, 0
  {
   VARIABLES
   {
    #NAME="data_for_ALU_3(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  66, 0, 0
  {
   VARIABLES
   {
    #NAME="data_in_ext(18:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  67, 0, 0
  {
   VARIABLES
   {
    #NAME="data_in_rs1(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  68, 0, 0
  {
   VARIABLES
   {
    #NAME="data_in_rs2(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  69, 0, 0
  {
   VARIABLES
   {
    #NAME="data_in_rs3(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  70, 0, 0
  {
   VARIABLES
   {
    #NAME="data_of_rs2(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  71, 0, 0
  {
   VARIABLES
   {
    #NAME="register_write_inter"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  72, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_out_A(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  73, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_out_B(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  74, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_out_Z(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  75, 0, 0
  {
   VARIABLES
   {
    #NAME="wb_control_rd_input(5:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  76, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(24:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  77, 0, 0
  {
   VARIABLES
   {
    #NAME="data_of_rs3(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  78, 0, 0
  {
   VARIABLES
   {
    #NAME="control_for_ALU(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  79, 0, 0
  {
   VARIABLES
   {
    #NAME="data_in(24:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  80, 0, 0
  {
   VARIABLES
   {
    #NAME="data_of_rs1(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  81, 0, 0
  {
   VARIABLES
   {
    #NAME="WB_input(5:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  82, 0, 0
  {
   VARIABLES
   {
    #NAME="WB_register_rd(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83, 0, 0
  {
   VARIABLES
   {
    #NAME="data_WB_out(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  84, 0, 0
  {
   VARIABLES
   {
    #NAME="read_2(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  85, 0, 0
  {
   VARIABLES
   {
    #NAME="read_3(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  86, 0, 0
  {
   VARIABLES
   {
    #NAME="read_1(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  87, 0, 0
  {
   VARIABLES
   {
    #NAME="ALU_computation(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  830, 0, 0
  {
   COORD (4781,480)
  }
  VTX  831, 0, 0
  {
   COORD (4880,480)
  }
  VTX  832, 0, 0
  {
   COORD (4781,440)
  }
  VTX  833, 0, 0
  {
   COORD (4880,440)
  }
  VTX  834, 0, 0
  {
   COORD (4140,480)
  }
  VTX  835, 0, 0
  {
   COORD (4200,480)
  }
  VTX  836, 0, 0
  {
   COORD (4380,480)
  }
  VTX  837, 0, 0
  {
   COORD (4380,720)
  }
  VTX  838, 0, 0
  {
   COORD (1260,1180)
  }
  VTX  839, 0, 0
  {
   COORD (4380,640)
  }
  VTX  840, 0, 0
  {
   COORD (2800,980)
  }
  VTX  841, 0, 0
  {
   COORD (4380,600)
  }
  VTX  842, 0, 0
  {
   COORD (2200,1060)
  }
  VTX  843, 0, 0
  {
   COORD (4380,560)
  }
  VTX  844, 0, 0
  {
   COORD (1800,1300)
  }
  VTX  845, 0, 0
  {
   COORD (4380,520)
  }
  VTX  846, 0, 0
  {
   COORD (1820,1260)
  }
  VTX  847, 0, 0
  {
   COORD (4380,440)
  }
  VTX  848, 0, 0
  {
   COORD (2220,980)
  }
  VTX  849, 0, 0
  {
   COORD (4380,680)
  }
  VTX  850, 0, 0
  {
   COORD (2240,960)
  }
  VTX  851, 0, 0
  {
   COORD (4380,760)
  }
  VTX  852, 0, 0
  {
   COORD (2260,940)
  }
  VTX  853, 0, 0
  {
   COORD (3860,640)
  }
  VTX  854, 0, 0
  {
   COORD (3300,900)
  }
  VTX  855, 0, 0
  {
   COORD (3860,560)
  }
  VTX  856, 0, 0
  {
   COORD (3740,560)
  }
  VTX  857, 0, 0
  {
   COORD (3860,520)
  }
  VTX  858, 0, 0
  {
   COORD (3300,780)
  }
  VTX  859, 0, 0
  {
   COORD (3860,600)
  }
  VTX  860, 0, 0
  {
   COORD (3740,820)
  }
  VTX  861, 0, 0
  {
   COORD (3460,940)
  }
  VTX  862, 0, 0
  {
   COORD (3360,940)
  }
  VTX  863, 0, 0
  {
   COORD (3460,680)
  }
  VTX  864, 0, 0
  {
   COORD (3380,680)
  }
  VTX  865, 0, 0
  {
   COORD (3300,980)
  }
  VTX  866, 0, 0
  {
   COORD (2180,1000)
  }
  VTX  867, 0, 0
  {
   COORD (3460,860)
  }
  VTX  868, 0, 0
  {
   COORD (3300,860)
  }
  VTX  869, 0, 0
  {
   COORD (3460,900)
  }
  VTX  870, 0, 0
  {
   COORD (3400,900)
  }
  VTX  871, 0, 0
  {
   COORD (3300,820)
  }
  VTX  872, 0, 0
  {
   COORD (3460,600)
  }
  VTX  873, 0, 0
  {
   COORD (3460,640)
  }
  VTX  874, 0, 0
  {
   COORD (3140,1160)
  }
  VTX  875, 0, 0
  {
   COORD (2860,980)
  }
  VTX  876, 0, 0
  {
   COORD (2680,1360)
  }
  VTX  877, 0, 0
  {
   COORD (2860,860)
  }
  VTX  878, 0, 0
  {
   COORD (2740,860)
  }
  VTX  879, 0, 0
  {
   COORD (2740,900)
  }
  VTX  880, 0, 0
  {
   COORD (2860,900)
  }
  VTX  881, 0, 0
  {
   COORD (2860,940)
  }
  VTX  882, 0, 0
  {
   COORD (2740,940)
  }
  VTX  883, 0, 0
  {
   COORD (2680,1400)
  }
  VTX  884, 0, 0
  {
   COORD (2860,1020)
  }
  VTX  885, 0, 0
  {
   COORD (2860,1200)
  }
  VTX  886, 0, 0
  {
   COORD (2840,1200)
  }
  VTX  887, 0, 0
  {
   COORD (2860,1280)
  }
  VTX  888, 0, 0
  {
   COORD (2840,1280)
  }
  VTX  889, 0, 0
  {
   COORD (2860,1240)
  }
  VTX  890, 0, 0
  {
   COORD (2840,1240)
  }
  VTX  891, 0, 0
  {
   COORD (2300,1180)
  }
  VTX  892, 0, 0
  {
   COORD (2300,1060)
  }
  VTX  893, 0, 0
  {
   COORD (2120,1060)
  }
  VTX  894, 0, 0
  {
   COORD (2300,1100)
  }
  VTX  895, 0, 0
  {
   COORD (2120,1100)
  }
  VTX  896, 0, 0
  {
   COORD (2300,1140)
  }
  VTX  897, 0, 0
  {
   COORD (2120,1140)
  }
  VTX  898, 0, 0
  {
   COORD (2300,1400)
  }
  VTX  899, 0, 0
  {
   COORD (1620,1300)
  }
  VTX  900, 0, 0
  {
   COORD (2300,980)
  }
  VTX  901, 0, 0
  {
   COORD (2300,1020)
  }
  VTX  902, 0, 0
  {
   COORD (2300,940)
  }
  VTX  903, 0, 0
  {
   COORD (2300,1220)
  }
  VTX  904, 0, 0
  {
   COORD (2280,1220)
  }
  VTX  905, 0, 0
  {
   COORD (1620,1140)
  }
  VTX  906, 0, 0
  {
   COORD (1740,1140)
  }
  VTX  907, 0, 0
  {
   COORD (1840,1140)
  }
  VTX  908, 0, 0
  {
   COORD (1840,1180)
  }
  VTX  909, 0, 0
  {
   COORD (1760,1180)
  }
  VTX  910, 0, 0
  {
   COORD (1620,1180)
  }
  VTX  911, 0, 0
  {
   COORD (1840,1100)
  }
  VTX  912, 0, 0
  {
   COORD (1780,1100)
  }
  VTX  913, 0, 0
  {
   COORD (1620,1100)
  }
  VTX  916, 0, 0
  {
   COORD (1840,1300)
  }
  VTX  919, 0, 0
  {
   COORD (1840,1260)
  }
  VTX  920, 0, 0
  {
   COORD (1200,1180)
  }
  VTX  921, 0, 0
  {
   COORD (1320,1180)
  }
  VTX  924, 0, 0
  {
   COORD (820,1220)
  }
  VTX  925, 0, 0
  {
   COORD (900,1220)
  }
  VTX  926, 0, 0
  {
   COORD (4899,400)
  }
  VTX  927, 0, 0
  {
   COORD (4999,400)
  }
  VTX  928, 0, 0
  {
   COORD (4899,440)
  }
  VTX  929, 0, 0
  {
   COORD (4999,440)
  }
  VTX  930, 0, 0
  {
   COORD (4899,480)
  }
  VTX  931, 0, 0
  {
   COORD (4999,480)
  }
  VTX  932, 0, 0
  {
   COORD (4899,520)
  }
  VTX  933, 0, 0
  {
   COORD (4999,520)
  }
  VTX  934, 0, 0
  {
   COORD (2840,1640)
  }
  VTX  935, 0, 0
  {
   COORD (2900,1640)
  }
  VTX  936, 0, 0
  {
   COORD (2840,1680)
  }
  VTX  937, 0, 0
  {
   COORD (2900,1680)
  }
  VTX  938, 0, 0
  {
   COORD (2400,1680)
  }
  VTX  939, 0, 0
  {
   COORD (1620,1220)
  }
  WIRE  940, 0, 0
  {
   NET 52
   VTX 830, 831
  }
  WIRE  941, 0, 0
  {
   NET 53
   VTX 832, 833
  }
  BUS  942, 0, 0
  {
   NET 87
   VTX 834, 835
  }
  BUS  943, 0, 0
  {
   NET 87
   VTX 836, 835
  }
  VTX  944, 0, 0
  {
   COORD (4220,720)
  }
  BUS  945, 0, 0
  {
   NET 79
   VTX 837, 944
  }
  VTX  946, 0, 0
  {
   COORD (4220,400)
  }
  BUS  947, 0, 0
  {
   NET 79
   VTX 944, 946
  }
  VTX  948, 0, 0
  {
   COORD (1260,400)
  }
  BUS  949, 0, 0
  {
   NET 79
   VTX 946, 948
  }
  BUS  950, 0, 0
  {
   NET 79
   VTX 948, 838
  }
  VTX  951, 0, 0
  {
   COORD (4240,640)
  }
  BUS  952, 0, 0
  {
   NET 78
   VTX 839, 951
  }
  VTX  953, 0, 0
  {
   COORD (4240,420)
  }
  BUS  954, 0, 0
  {
   NET 78
   VTX 951, 953
  }
  VTX  955, 0, 0
  {
   COORD (2800,420)
  }
  BUS  956, 0, 0
  {
   NET 78
   VTX 953, 955
  }
  BUS  957, 0, 0
  {
   NET 78
   VTX 955, 840
  }
  VTX  958, 0, 0
  {
   COORD (4260,600)
  }
  BUS  959, 0, 0
  {
   NET 80
   VTX 841, 958
  }
  VTX  960, 0, 0
  {
   COORD (4260,380)
  }
  BUS  961, 0, 0
  {
   NET 80
   VTX 958, 960
  }
  VTX  962, 0, 0
  {
   COORD (2200,380)
  }
  BUS  963, 0, 0
  {
   NET 80
   VTX 960, 962
  }
  BUS  964, 0, 0
  {
   NET 80
   VTX 962, 842
  }
  VTX  965, 0, 0
  {
   COORD (4280,560)
  }
  BUS  966, 0, 0
  {
   NET 82
   VTX 843, 965
  }
  VTX  967, 0, 0
  {
   COORD (4280,360)
  }
  BUS  968, 0, 0
  {
   NET 82
   VTX 965, 967
  }
  VTX  969, 0, 0
  {
   COORD (1800,360)
  }
  BUS  970, 0, 0
  {
   NET 82
   VTX 967, 969
  }
  BUS  971, 0, 0
  {
   NET 82
   VTX 969, 844
  }
  VTX  972, 0, 0
  {
   COORD (4300,520)
  }
  BUS  973, 0, 0
  {
   NET 83
   VTX 845, 972
  }
  VTX  974, 0, 0
  {
   COORD (4300,340)
  }
  BUS  975, 0, 0
  {
   NET 83
   VTX 972, 974
  }
  VTX  976, 0, 0
  {
   COORD (1820,340)
  }
  BUS  977, 0, 0
  {
   NET 83
   VTX 974, 976
  }
  BUS  978, 0, 0
  {
   NET 83
   VTX 976, 846
  }
  VTX  979, 0, 0
  {
   COORD (4320,440)
  }
  BUS  980, 0, 0
  {
   NET 84
   VTX 847, 979
  }
  VTX  981, 0, 0
  {
   COORD (4320,320)
  }
  BUS  982, 0, 0
  {
   NET 84
   VTX 979, 981
  }
  VTX  983, 0, 0
  {
   COORD (2220,320)
  }
  BUS  984, 0, 0
  {
   NET 84
   VTX 981, 983
  }
  BUS  985, 0, 0
  {
   NET 84
   VTX 983, 848
  }
  VTX  986, 0, 0
  {
   COORD (4340,680)
  }
  BUS  987, 0, 0
  {
   NET 85
   VTX 849, 986
  }
  VTX  988, 0, 0
  {
   COORD (4340,300)
  }
  BUS  989, 0, 0
  {
   NET 85
   VTX 986, 988
  }
  VTX  990, 0, 0
  {
   COORD (2240,300)
  }
  BUS  991, 0, 0
  {
   NET 85
   VTX 988, 990
  }
  BUS  992, 0, 0
  {
   NET 85
   VTX 990, 850
  }
  VTX  993, 0, 0
  {
   COORD (4360,760)
  }
  BUS  994, 0, 0
  {
   NET 86
   VTX 851, 993
  }
  VTX  995, 0, 0
  {
   COORD (4360,280)
  }
  BUS  996, 0, 0
  {
   NET 86
   VTX 993, 995
  }
  VTX  997, 0, 0
  {
   COORD (2260,280)
  }
  BUS  998, 0, 0
  {
   NET 86
   VTX 995, 997
  }
  BUS  999, 0, 0
  {
   NET 86
   VTX 997, 852
  }
  VTX  1000, 0, 0
  {
   COORD (3800,640)
  }
  BUS  1001, 0, 0
  {
   NET 61
   VTX 853, 1000
  }
  VTX  1002, 0, 0
  {
   COORD (3800,740)
  }
  BUS  1003, 0, 0
  {
   NET 61
   VTX 1000, 1002
  }
  VTX  1004, 0, 0
  {
   COORD (3360,740)
  }
  BUS  1005, 0, 0
  {
   NET 61
   VTX 1002, 1004
  }
  VTX  1006, 0, 0
  {
   COORD (3360,900)
  }
  BUS  1007, 0, 0
  {
   NET 61
   VTX 1004, 1006
  }
  BUS  1008, 0, 0
  {
   NET 61
   VTX 1006, 854
  }
  BUS  1009, 0, 0
  {
   NET 72
   VTX 855, 856
  }
  VTX  1010, 0, 0
  {
   COORD (3820,520)
  }
  BUS  1011, 0, 0
  {
   NET 63
   VTX 857, 1010
  }
  VTX  1012, 0, 0
  {
   COORD (3820,500)
  }
  BUS  1013, 0, 0
  {
   NET 63
   VTX 1010, 1012
  }
  VTX  1014, 0, 0
  {
   COORD (3400,500)
  }
  BUS  1015, 0, 0
  {
   NET 63
   VTX 1012, 1014
  }
  VTX  1016, 0, 0
  {
   COORD (3400,780)
  }
  BUS  1017, 0, 0
  {
   NET 63
   VTX 1014, 1016
  }
  BUS  1018, 0, 0
  {
   NET 63
   VTX 1016, 858
  }
  VTX  1019, 0, 0
  {
   COORD (3840,600)
  }
  BUS  1020, 0, 0
  {
   NET 73
   VTX 859, 1019
  }
  VTX  1021, 0, 0
  {
   COORD (3840,820)
  }
  BUS  1022, 0, 0
  {
   NET 73
   VTX 1019, 1021
  }
  BUS  1023, 0, 0
  {
   NET 73
   VTX 1021, 860
  }
  WIRE  1024, 0, 0
  {
   NET 59
   VTX 861, 862
  }
  WIRE  1025, 0, 0
  {
   NET 58
   VTX 863, 864
  }
  VTX  1026, 0, 0
  {
   COORD (3380,980)
  }
  BUS  1027, 0, 0
  {
   NET 81
   VTX 865, 1026
  }
  VTX  1028, 0, 0
  {
   COORD (3380,720)
  }
  BUS  1029, 0, 0
  {
   NET 81
   VTX 1026, 1028
  }
  VTX  1030, 0, 0
  {
   COORD (2180,720)
  }
  BUS  1031, 0, 0
  {
   NET 81
   VTX 1028, 1030
  }
  BUS  1032, 0, 0
  {
   NET 81
   VTX 1030, 866
  }
  BUS  1033, 0, 0
  {
   NET 65
   VTX 867, 868
  }
  BUS  1034, 0, 0
  {
   NET 55
   VTX 869, 870
  }
  VTX  1035, 0, 0
  {
   COORD (3420,820)
  }
  BUS  1036, 0, 0
  {
   NET 64
   VTX 871, 1035
  }
  VTX  1037, 0, 0
  {
   COORD (3420,600)
  }
  BUS  1038, 0, 0
  {
   NET 64
   VTX 1035, 1037
  }
  BUS  1039, 0, 0
  {
   NET 64
   VTX 1037, 872
  }
  VTX  1040, 0, 0
  {
   COORD (3440,640)
  }
  BUS  1041, 0, 0
  {
   NET 74
   VTX 873, 1040
  }
  VTX  1042, 0, 0
  {
   COORD (3440,1160)
  }
  BUS  1043, 0, 0
  {
   NET 74
   VTX 1040, 1042
  }
  BUS  1044, 0, 0
  {
   NET 74
   VTX 1042, 874
  }
  BUS  1045, 0, 0
  {
   NET 78
   VTX 875, 840
  }
  VTX  1046, 0, 0
  {
   COORD (2800,1360)
  }
  BUS  1047, 0, 0
  {
   NET 78
   VTX 876, 1046
  }
  BUS  1048, 0, 0
  {
   NET 78
   VTX 1046, 840
  }
  BUS  1049, 0, 0
  {
   NET 67
   VTX 877, 878
  }
  BUS  1050, 0, 0
  {
   NET 68
   VTX 879, 880
  }
  BUS  1051, 0, 0
  {
   NET 69
   VTX 881, 882
  }
  VTX  1052, 0, 0
  {
   COORD (2820,1400)
  }
  BUS  1053, 0, 0
  {
   NET 75
   VTX 883, 1052
  }
  VTX  1054, 0, 0
  {
   COORD (2820,1020)
  }
  BUS  1055, 0, 0
  {
   NET 75
   VTX 1052, 1054
  }
  BUS  1056, 0, 0
  {
   NET 75
   VTX 1054, 884
  }
  BUS  1057, 0, 0
  {
   NET 57
   VTX 885, 886
  }
  WIRE  1058, 0, 0
  {
   NET 60
   VTX 887, 888
  }
  BUS  1059, 0, 0
  {
   NET 51
   VTX 889, 890
  }
  VTX  1060, 0, 0
  {
   COORD (2180,1180)
  }
  BUS  1061, 0, 0
  {
   NET 81
   VTX 891, 1060
  }
  BUS  1062, 0, 0
  {
   NET 81
   VTX 1060, 866
  }
  BUS  1063, 0, 0
  {
   NET 80
   VTX 892, 842
  }
  BUS  1064, 0, 0
  {
   NET 80
   VTX 893, 842
  }
  BUS  1065, 0, 0
  {
   NET 70
   VTX 894, 895
  }
  BUS  1066, 0, 0
  {
   NET 77
   VTX 896, 897
  }
  VTX  1067, 0, 0
  {
   COORD (2200,1400)
  }
  BUS  1068, 0, 0
  {
   NET 76
   VTX 898, 1067
  }
  VTX  1069, 0, 0
  {
   COORD (2200,1360)
  }
  BUS  1070, 0, 0
  {
   NET 76
   VTX 1067, 1069
  }
  VTX  1071, 0, 0
  {
   COORD (1740,1360)
  }
  BUS  1072, 0, 0
  {
   NET 76
   VTX 1069, 1071
  }
  VTX  1073, 0, 0
  {
   COORD (1740,1300)
  }
  BUS  1074, 0, 0
  {
   NET 76
   VTX 1071, 1073
  }
  BUS  1075, 0, 0
  {
   NET 76
   VTX 1073, 899
  }
  BUS  1076, 0, 0
  {
   NET 84
   VTX 900, 848
  }
  VTX  1077, 0, 0
  {
   COORD (2240,1020)
  }
  BUS  1078, 0, 0
  {
   NET 85
   VTX 901, 1077
  }
  BUS  1079, 0, 0
  {
   NET 85
   VTX 1077, 850
  }
  BUS  1080, 0, 0
  {
   NET 86
   VTX 902, 852
  }
  BUS  1081, 0, 0
  {
   NET 87
   VTX 903, 904
  }
  BUS  1082, 0, 0
  {
   NET 84
   VTX 905, 906
  }
  BUS  1083, 0, 0
  {
   NET 84
   VTX 907, 906
  }
  BUS  1084, 0, 0
  {
   NET 85
   VTX 908, 909
  }
  BUS  1085, 0, 0
  {
   NET 85
   VTX 910, 909
  }
  BUS  1086, 0, 0
  {
   NET 86
   VTX 911, 912
  }
  BUS  1087, 0, 0
  {
   NET 86
   VTX 913, 912
  }
  BUS  1093, 0, 0
  {
   NET 82
   VTX 916, 844
  }
  BUS  1100, 0, 0
  {
   NET 83
   VTX 919, 846
  }
  BUS  1101, 0, 0
  {
   NET 79
   VTX 920, 838
  }
  BUS  1102, 0, 0
  {
   NET 79
   VTX 921, 838
  }
  BUS  1115, 0, 0
  {
   NET 62
   VTX 924, 925
  }
  VTX  1116, 0, 0
  {
   COORD (1740,980)
  }
  BUS  1117, 0, 0
  {
   NET 84
   VTX 848, 1116
  }
  BUS  1118, 0, 0
  {
   NET 84
   VTX 1116, 906
  }
  VTX  1119, 0, 0
  {
   COORD (1760,960)
  }
  BUS  1120, 0, 0
  {
   NET 85
   VTX 850, 1119
  }
  BUS  1121, 0, 0
  {
   NET 85
   VTX 1119, 909
  }
  VTX  1122, 0, 0
  {
   COORD (1780,940)
  }
  BUS  1123, 0, 0
  {
   NET 86
   VTX 852, 1122
  }
  BUS  1124, 0, 0
  {
   NET 86
   VTX 1122, 912
  }
  VTX  1125, 0, 0
  {
   COORD (4200,260)
  }
  BUS  1126, 0, 0
  {
   NET 87
   VTX 835, 1125
  }
  VTX  1127, 0, 0
  {
   COORD (2280,260)
  }
  BUS  1128, 0, 0
  {
   NET 87
   VTX 1125, 1127
  }
  BUS  1129, 0, 0
  {
   NET 87
   VTX 1127, 904
  }
  BUS  1130, 0, 0
  {
   NET 47
   VTX 926, 927
  }
  WIRE  1131, 0, 0
  {
   NET 48
   VTX 928, 929
  }
  WIRE  1132, 0, 0
  {
   NET 49
   VTX 930, 931
  }
  WIRE  1133, 0, 0
  {
   NET 50
   VTX 932, 933
  }
  BUS  1134, 0, 0
  {
   NET 56
   VTX 934, 935
  }
  BUS  1135, 0, 0
  {
   NET 54
   VTX 936, 937
  }
  VTX  1136, 0, 0
  {
   COORD (1760,1680)
  }
  BUS  1137, 0, 0
  {
   NET 66
   VTX 938, 1136
  }
  VTX  1138, 0, 0
  {
   COORD (1760,1220)
  }
  BUS  1139, 0, 0
  {
   NET 66
   VTX 1136, 1138
  }
  BUS  1140, 0, 0
  {
   NET 66
   VTX 1138, 939
  }
  VTX  1251, 0, 0
  {
   COORD (1320,1580)
  }
  VTX  1252, 0, 0
  {
   COORD (1320,1620)
  }
  VTX  1253, 0, 0
  {
   COORD (1680,1500)
  }
  VTX  1254, 0, 0
  {
   COORD (1680,1540)
  }
  VTX  1255, 0, 0
  {
   COORD (1840,1220)
  }
  VTX  1256, 0, 0
  {
   COORD (1680,1620)
  }
  VTX  1257, 0, 0
  {
   COORD (2280,1380)
  }
  BUS  1258, 0, 0
  {
   NET 87
   VTX 904, 1257
  }
  VTX  1259, 0, 0
  {
   COORD (1280,1380)
  }
  BUS  1260, 0, 0
  {
   NET 87
   VTX 1257, 1259
  }
  VTX  1261, 0, 0
  {
   COORD (1280,1580)
  }
  BUS  1262, 0, 0
  {
   NET 87
   VTX 1259, 1261
  }
  BUS  1263, 0, 0
  {
   NET 87
   VTX 1261, 1251
  }
  VTX  1264, 0, 0
  {
   COORD (1300,1000)
  }
  BUS  1265, 0, 0
  {
   NET 81
   VTX 866, 1264
  }
  VTX  1266, 0, 0
  {
   COORD (1300,1620)
  }
  BUS  1267, 0, 0
  {
   NET 81
   VTX 1264, 1266
  }
  BUS  1268, 0, 0
  {
   NET 81
   VTX 1266, 1252
  }
  VTX  1269, 0, 0
  {
   COORD (1820,1500)
  }
  BUS  1270, 0, 0
  {
   NET 83
   VTX 846, 1269
  }
  BUS  1271, 0, 0
  {
   NET 83
   VTX 1269, 1253
  }
  VTX  1272, 0, 0
  {
   COORD (1800,1540)
  }
  BUS  1273, 0, 0
  {
   NET 82
   VTX 844, 1272
  }
  BUS  1274, 0, 0
  {
   NET 82
   VTX 1272, 1254
  }
  VTX  1275, 0, 0
  {
   COORD (1780,1220)
  }
  WIRE  1276, 0, 0
  {
   NET 71
   VTX 1255, 1275
  }
  VTX  1277, 0, 0
  {
   COORD (1780,1620)
  }
  WIRE  1278, 0, 0
  {
   NET 71
   VTX 1275, 1277
  }
  WIRE  1279, 0, 0
  {
   NET 71
   VTX 1277, 1256
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (5341,2180)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1519140226"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
   TITLE="No Title"
  }
 }
 
 BODY
 {
  TEXT  1348, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (4281,1746,4398,1799)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1349, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (4455,1742,5125,1802)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1350, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (4279,1806,4350,1859)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1351, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (4452,1802,5122,1862)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1352, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (4481,1620,4776,1721)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  1353, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (4279,1924,4358,1977)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1354, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (4451,1920,5121,1980)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1355, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (4277,1864,4405,1917)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1356, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (4451,1874,5111,1909)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  1357, 0, 0
  {
   PAGEALIGN 10
   RECT (4261,1600,5142,1981)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1358, 0, 0
  {
   PAGEALIGN 10
   RECT (4261,1800,5142,1801)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1359, 0, 0
  {
   PAGEALIGN 10
   RECT (4261,1740,5142,1741)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1360, 0, 0
  {
   PAGEALIGN 10
   RECT (4261,1860,5142,1861)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1361, 0, 0
  {
   PAGEALIGN 10
   RECT (4261,1920,5142,1921)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1362, 0, 0
  {
   PAGEALIGN 10
   RECT (4441,1600,4442,1741)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  1363, 0, 0
  {
   PAGEALIGN 10
   RECT (4441,1740,4442,1981)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  1364, 0, 0
  {
   PAGEALIGN 10
   RECT (4281,1660,4420,1705)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

