{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710343430763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710343430764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 11:23:50 2024 " "Processing started: Wed Mar 13 11:23:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710343430764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710343430764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710343430764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710343431052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710343431052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_data.v 1 1 " "Found 1 design units, including 1 entities, in source file write_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_data " "Found entity 1: write_data" {  } { { "write_data.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/write_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "read_data.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.v 1 1 " "Found 1 design units, including 1 entities, in source file register_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_n " "Found entity 1: register_n" {  } { { "register_n.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/register_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436898 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.v(16) " "Verilog HDL information at register_file.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/register_file.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710343436899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_32bit " "Found entity 1: constant_32bit" {  } { { "constant_32bit.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/constant_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710343436904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710343436904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710343436925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n register_n:b2v_A_register " "Elaborating entity \"register_n\" for hierarchy \"register_n:b2v_A_register\"" {  } { { "datapath.v" "b2v_A_register" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_ALU_0\"" {  } { { "datapath.v" "b2v_ALU_0" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(92) " "Verilog HDL assignment warning at ALU.v(92): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/ALU.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710343436929 "|datapath|ALU:b2v_ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:b2v_ALUMux " "Elaborating entity \"mux3\" for hierarchy \"mux3:b2v_ALUMux\"" {  } { { "datapath.v" "b2v_ALUMux" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:b2v_extend_0 " "Elaborating entity \"extend\" for hierarchy \"extend:b2v_extend_0\"" {  } { { "datapath.v" "b2v_extend_0" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:b2v_InstrDataMemoryMux " "Elaborating entity \"mux2\" for hierarchy \"mux2:b2v_InstrDataMemoryMux\"" {  } { { "datapath.v" "b2v_InstrDataMemoryMux" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_32bit constant_32bit:b2v_PCIncrement " "Elaborating entity \"constant_32bit\" for hierarchy \"constant_32bit:b2v_PCIncrement\"" {  } { { "datapath.v" "b2v_PCIncrement" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:b2v_ReadData_0 " "Elaborating entity \"read_data\" for hierarchy \"read_data:b2v_ReadData_0\"" {  } { { "datapath.v" "b2v_ReadData_0" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 read_data:b2v_ReadData_0\|mux4:b2v_ByteSelectMux " "Elaborating entity \"mux4\" for hierarchy \"read_data:b2v_ReadData_0\|mux4:b2v_ByteSelectMux\"" {  } { { "read_data.v" "b2v_ByteSelectMux" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 read_data:b2v_ReadData_0\|mux2:b2v_HalfWordSelect " "Elaborating entity \"mux2\" for hierarchy \"read_data:b2v_ReadData_0\|mux2:b2v_HalfWordSelect\"" {  } { { "read_data.v" "b2v_HalfWordSelect" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend read_data:b2v_ReadData_0\|sign_extend:b2v_SignExtend_Byte " "Elaborating entity \"sign_extend\" for hierarchy \"read_data:b2v_ReadData_0\|sign_extend:b2v_SignExtend_Byte\"" {  } { { "read_data.v" "b2v_SignExtend_Byte" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend read_data:b2v_ReadData_0\|sign_extend:b2v_SignExtend_Half " "Elaborating entity \"sign_extend\" for hierarchy \"read_data:b2v_ReadData_0\|sign_extend:b2v_SignExtend_Half\"" {  } { { "read_data.v" "b2v_SignExtend_Half" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend read_data:b2v_ReadData_0\|zero_extend:b2v_ZeroExtend_Byte " "Elaborating entity \"zero_extend\" for hierarchy \"read_data:b2v_ReadData_0\|zero_extend:b2v_ZeroExtend_Byte\"" {  } { { "read_data.v" "b2v_ZeroExtend_Byte" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend read_data:b2v_ReadData_0\|zero_extend:b2v_ZeroExtend_Half " "Elaborating entity \"zero_extend\" for hierarchy \"read_data:b2v_ReadData_0\|zero_extend:b2v_ZeroExtend_Half\"" {  } { { "read_data.v" "b2v_ZeroExtend_Half" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/read_data.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:b2v_rf_0 " "Elaborating entity \"register_file\" for hierarchy \"register_file:b2v_rf_0\"" {  } { { "datapath.v" "b2v_rf_0" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343436940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register_file.v(19) " "Verilog HDL assignment warning at register_file.v(19): truncated value with size 32 to match size of target (7)" {  } { { "register_file.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/register_file.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710343436940 "|datapath|register_file:b2v_rf_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(16) " "Verilog HDL Always Construct warning at register_file.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/register_file.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710343436946 "|datapath|register_file:b2v_rf_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:b2v_SrcAMux " "Elaborating entity \"mux4\" for hierarchy \"mux4:b2v_SrcAMux\"" {  } { { "datapath.v" "b2v_SrcAMux" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343437004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data write_data:b2v_WriteData_0 " "Elaborating entity \"write_data\" for hierarchy \"write_data:b2v_WriteData_0\"" {  } { { "datapath.v" "b2v_WriteData_0" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343437006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_32bit constant_32bit:b2v_ZeroForA " "Elaborating entity \"constant_32bit\" for hierarchy \"constant_32bit:b2v_ZeroForA\"" {  } { { "datapath.v" "b2v_ZeroForA" { Text "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/datapath.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710343437008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/output_files/Datapath.map.smsg " "Generated suppressed messages file C:/Users/gusbr/Desktop/CodingShit/Quartus/Datapath/output_files/Datapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710343437140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710343437150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 11:23:57 2024 " "Processing ended: Wed Mar 13 11:23:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710343437150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710343437150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710343437150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710343437150 ""}
