// Seed: 3240000471
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  wire id_2
);
  assign id_1 = 1;
  assign module_1.id_3 = 0;
  logic id_4;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    input  wire  id_2,
    output uwire id_3,
    output wand  id_4
);
  wire id_6;
  logic [1 : 1] id_7;
  assign id_4 = -1'b0;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0
  );
  wire [1 : -1] id_9;
  assign id_3 = -1 ? 1 & id_6 < 1'b0 : 1;
endmodule
