<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/AB708D17-12B4-4082-8D7E-B594F64494B7"><gtr:id>AB708D17-12B4-4082-8D7E-B594F64494B7</gtr:id><gtr:firstName>James</gtr:firstName><gtr:otherNames>David</gtr:otherNames><gtr:surname>Garside</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/E7015D6B-3846-4E4F-A5BB-CBF9B025EB07"><gtr:id>E7015D6B-3846-4E4F-A5BB-CBF9B025EB07</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Furber</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/6D30A795-755B-43E8-B4CB-6ECD347F1B90"><gtr:id>6D30A795-755B-43E8-B4CB-6ECD347F1B90</gtr:id><gtr:firstName>David</gtr:firstName><gtr:otherNames>Roland</gtr:otherNames><gtr:surname>Lester</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FG015740%2F1"><gtr:id>E3467D97-3C0F-4D61-9DF9-352234D12A33</gtr:id><gtr:title>Biologically-Inspired Massively Parallel Architectures - computing beyond a million processors</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G015740/1</gtr:grantReference><gtr:abstractText>The human brain remains as one of the great frontiers of science - how does this organ upon which we all depend so critically actually do its job? A great deal is known about the underlying technology - the neuron - and we can observe large-scale brain activity through techniques such as magnetic resonance imaging, but this knowledge barely starts to tell us how the brain works. Something is happening at the intermediate levels of processing that we have yet to begin to understand, but the essence of the brain's information processing function probably lies in these intermediate levels. To get at these middle layers requires that we build models of very large systems of spiking neurons, with structures inspired by the increasingly detailed findings of neuroscience, in order to investigate the emergent behaviours, adaptability and fault-tolerance of those systems.Our goal in this project is to deliver machines of unprecedented cost-effectiveness for this task, and to make them readily accessible to as wide a user base as possible. We will also explore the applicability of the unique architecture that has emerged from the pursuit of this goal to other important application domains.</gtr:abstractText><gtr:fund><gtr:end>2014-10-14</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-01-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>2707120</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs><gtr:artisticAndCreativeProductOutput><gtr:description>'Talk' is an exhibit by Swedish artist Tove Kjellmark built as part of &amp;quot;The Imitation Game&amp;quot; exhibition at Manchester Art Gallery for part of Manchester's role as 2016 European City of Science. 'Talk' is a robotic exhibit that uses SpiNNaker technology.</gtr:description><gtr:id>493ECAAA-D0E4-4718-AA7B-EDE11EE7736C</gtr:id><gtr:impact>The exhibition runs from February to June 2016.</gtr:impact><gtr:outcomeId>56d1dee09faf59.06046258</gtr:outcomeId><gtr:title>Talk</gtr:title><gtr:type>Artwork</gtr:type><gtr:url>http://manchesterartgallery.org/exhibitions-and-events/exhibition/the-imitation-game/</gtr:url><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:artisticAndCreativeProductOutput></gtr:artisticAndCreativeProductOutputs><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Silistix Ltd</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Silistix Ltd</gtr:description><gtr:id>0A49AABC-2EB9-4C19-B9BE-CF1CA2E2141E</gtr:id><gtr:outcomeId>b9c1a5b6b9c1a5ca-1</gtr:outcomeId><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>A R M Ltd</gtr:description><gtr:id>F19A1579-BC86-4424-B5B6-BDD36D648322</gtr:id><gtr:outcomeId>b9c223f6b9c2240a-1</gtr:outcomeId><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>We have built the SpiNNaker real-time brain-modelling machine, to be used in the EU ICT Flagship Human Brain Project.

Some 70 small SpiNNaker boards are out on loan to labs around the world.

The University has also made sales of SpiNNaker machines to academic research labs world-wide.</gtr:description><gtr:firstYearOfImpact>2012</gtr:firstYearOfImpact><gtr:id>FF088D81-A467-4B4C-B2DF-16F51F327EFD</gtr:id><gtr:impactTypes/><gtr:outcomeId>545cf692d81ad2.65768276</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs><gtr:intellectualPropertyOutput><gtr:description>This is the key patent for the multicast packet-switch spike packet routing used on SpiNNaker.</gtr:description><gtr:grantRef>EP/G015740/1</gtr:grantRef><gtr:id>B52AC204-BBB0-4AF3-BA5D-470095180527</gtr:id><gtr:impact>SpiNNaker has been loaned and sold to about 75 research groups around the world.</gtr:impact><gtr:licensed>Yes</gtr:licensed><gtr:outcomeId>m-540532377.120603276656f2c</gtr:outcomeId><gtr:patentId>GB0524126.0</gtr:patentId><gtr:protection>Patent granted</gtr:protection><gtr:title>Multicast Communications Router</gtr:title></gtr:intellectualPropertyOutput></gtr:intellectualPropertyOutputs><gtr:keyFindingsOutput><gtr:description>A specially-designed passively-parallel computer can support real-time brain models better than a high-end supercomputer.</gtr:description><gtr:exploitationPathways>The SpiNNaker platform can be used to explore models of brain function, neurorobotics, etc.</gtr:exploitationPathways><gtr:id>9B7694CC-794A-45CC-8684-669E87A6CACE</gtr:id><gtr:outcomeId>545cf725d15e34.77176766</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics,Healthcare</gtr:sector></gtr:sectors><gtr:url>http://apt.cs.manchester.ac.uk/projects/SpiNNaker/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs><gtr:spinOutOutput><gtr:companyName>Cogniscience Ltd</gtr:companyName><gtr:description>Owns the SpiNNaker IP</gtr:description><gtr:id>3A1E34F7-DC85-4D8D-A398-B59CA1CEC8B0</gtr:id><gtr:impact>Receives royalties on SpiNNaker sales.</gtr:impact><gtr:outcomeId>56d1d715869ef4.93885993</gtr:outcomeId></gtr:spinOutOutput></gtr:spinOutOutputs></gtr:output><gtr:publications><gtr:publication><gtr:id>38109215-DD08-429B-A070-4FBA73268587</gtr:id><gtr:title>On Multiple AER Handshaking Channels Over High-Speed Bit-Serial Bidirectional LVDS Links With Flow-Control and Clock-Correction on Commercial FPGAs for Scalable Neuromorphic Systems.</gtr:title><gtr:parentPublicationTitle>IEEE transactions on biomedical circuits and systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/465004148858fa3882c608652b29016b"><gtr:id>465004148858fa3882c608652b29016b</gtr:id><gtr:otherNames>Yousefzadeh A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1932-4545</gtr:issn><gtr:outcomeId>5a2fe620e2d589.76838055</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>57197385-D690-489A-96A2-E6FFF34BFE03</gtr:id><gtr:title>Using Stochastic Spiking Neural Networks on SpiNNaker to Solve Constraint Satisfaction Problems.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1cf2df1563ba8eac692bd20befcc70b4"><gtr:id>1cf2df1563ba8eac692bd20befcc70b4</gtr:id><gtr:otherNames>Fonseca Guerra GA</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>5a66e06fcbd5b1.12978546</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4D55F1C9-0B92-4DBA-8F9B-53E90F1F863F</gtr:id><gtr:title>Event-driven configuration of a neural network CMP system over an homogeneous interconnect fabric</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/614ab942f7b5ca90143931e5d006b3f2"><gtr:id>614ab942f7b5ca90143931e5d006b3f2</gtr:id><gtr:otherNames>Khan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f95a95a843cf2d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>674B402F-1189-4B15-9F6A-779E8B9263AF</gtr:id><gtr:title>A fixed point exponential function accelerator for a neuromorphic many-core system</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fdb4993e1098a9ae5172c88d4eb11857"><gtr:id>fdb4993e1098a9ae5172c88d4eb11857</gtr:id><gtr:otherNames>Partzsch J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9e985406ccd7.85429445</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8B9D5BE9-68A1-4D75-B767-AFDD9B3CBF87</gtr:id><gtr:title>SpineCreator: a Graphical User Interface for the Creation of Layered Neural Models.</gtr:title><gtr:parentPublicationTitle>Neuroinformatics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/49ae35d584e1380cd12546fdec7fc436"><gtr:id>49ae35d584e1380cd12546fdec7fc436</gtr:id><gtr:otherNames>Cope AJ</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1539-2791</gtr:issn><gtr:outcomeId>585d5ffb49a943.00549143</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CB4D58E5-EACC-48CB-80B4-1CCD4B6C546C</gtr:id><gtr:title>The Impact of Technology Scaling in the SpiNNaker Chip Multiprocessor</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/79b2fc46e0696eaec69aae1b2808bb3d"><gtr:id>79b2fc46e0696eaec69aae1b2808bb3d</gtr:id><gtr:otherNames>Eustace Painkras (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>m_714884865213df2254</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E460B104-43C6-44F7-95A7-C08C374508F7</gtr:id><gtr:title>An efficient SpiNNaker implementation of the Neural Engineering Framework</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8124c1a5e0c8ecfd1408dff575bc5240"><gtr:id>8124c1a5e0c8ecfd1408dff575bc5240</gtr:id><gtr:otherNames>Mundy A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba040d82d079.53926145</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>567A69A7-4BDE-4002-ADC8-EF3603763E5F</gtr:id><gtr:title>Large-scale neuromorphic computing systems.</gtr:title><gtr:parentPublicationTitle>Journal of neural engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1741-2552</gtr:issn><gtr:outcomeId>585d359559e971.96231898</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0C2E6E2B-C062-4D5E-845D-C1E5C99398F0</gtr:id><gtr:title>Representing and decoding rank order codes using polychronization in a network of spiking neurons</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn><gtr:outcomeId>doi_53d0590596959534</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E0D8B9CD-8401-4D97-9358-8C02162B673D</gtr:id><gtr:title>Visualising large-scale neural network models in real-time</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1488-6</gtr:isbn><gtr:outcomeId>doi_53d0590596f193ea</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8DABB5E1-E1BF-4897-A38D-A8E8CF96913A</gtr:id><gtr:title>An Asynchronous Fully Digital Delay Locked Loop for DDR SDRAM Data Recovery</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/14f2da21dc60fa127f5ca4d327972851"><gtr:id>14f2da21dc60fa127f5ca4d327972851</gtr:id><gtr:otherNames>Garside J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1360-5</gtr:isbn><gtr:outcomeId>doi_53d0560567939526</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D57DC55C-A6F1-4F83-8075-03894BBF8E0F</gtr:id><gtr:title>SpiNNaker: A multi-core System-on-Chip for massively-parallel neural net simulation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/34f12ca540ce015588656536d44bd691"><gtr:id>34f12ca540ce015588656536d44bd691</gtr:id><gtr:otherNames>Painkras E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1555-5</gtr:isbn><gtr:outcomeId>doi_53d056056fb1730a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F7610E0F-8257-43BD-B824-34E99D9A3CA4</gtr:id><gtr:title>A Novel Programmable Parallel CRC Circuit</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8d32705e2a7b6dfee300c34754de0353"><gtr:id>8d32705e2a7b6dfee300c34754de0353</gtr:id><gtr:otherNames>Grymel M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53d05f05ff6b2161</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>69C6A9DE-1841-4C98-B56D-5610DB7BE261</gtr:id><gtr:title>Power analysis of large-scale, real-time neural networks on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56bb1dcdb7a7f6.67507792</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CF9167A2-6C40-46F8-A653-1D13B0B233CF</gtr:id><gtr:title>Managing Burstiness and Scalability in Event-Driven Models on the SpiNNaker Neuromimetic System</gtr:title><gtr:parentPublicationTitle>International Journal of Parallel Programming</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53cfdbfdbd7a8075</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>56D4C5EE-20AF-4393-A388-56579875EA61</gtr:id><gtr:title>SpiNNaker: Event-based simulation - quantitative behaviour</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multi-Scale Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7ff5c71c07b14727cc3d86a39f46a326"><gtr:id>7ff5c71c07b14727cc3d86a39f46a326</gtr:id><gtr:otherNames>Brown A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fef26af56b3.83607831</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1F8BFE5E-B145-4416-817D-F90CAE33E93F</gtr:id><gtr:title>Population-based routing in the SpiNNaker neuromorphic architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1488-6</gtr:isbn><gtr:outcomeId>doi_53d059059705d5cc</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B9A0364B-2357-493E-9160-61A84F37E063</gtr:id><gtr:title>Adaptive admission control on the SpiNNaker MPSoC</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4b8375f47000e2298aaad62e415d684b"><gtr:id>4b8375f47000e2298aaad62e415d684b</gtr:id><gtr:otherNames>Yang S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4940-8</gtr:isbn><gtr:outcomeId>doi_53d05c05c6510dff</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FF89D0E6-E885-4C4F-935B-8425578889B7</gtr:id><gtr:title>SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_55f9549544dd7deb</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D25C80A5-600A-4B35-BC4F-28DF2C71C5D7</gtr:id><gtr:title>Analytical Assessment of the Suitability of Multicast Communications for the SpiNNaker Neuromimetic System</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2164-8</gtr:isbn><gtr:outcomeId>doi_53d0580581956faa</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8F622F3B-0A94-427E-A77D-C7AA671EFAE2</gtr:id><gtr:title>Multiplexing AER asynchronous channels over LVDS links with flow-control and clock-correction for scalable neuromorphic systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/465004148858fa3882c608652b29016b"><gtr:id>465004148858fa3882c608652b29016b</gtr:id><gtr:otherNames>Yousefzadeh A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9ea26edaa5a4.94292225</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D850B419-E101-4017-ACFD-7DAD43E18BDE</gtr:id><gtr:title>Network traffic exploration on a many-core computing platform: SpiNNaker real-time traffic visualiser</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e0934595a6a2e9c4e4edf812632d6bc4"><gtr:id>e0934595a6a2e9c4e4edf812632d6bc4</gtr:id><gtr:otherNames>Liu G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba150fc7db53.69256090</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>46205AF7-7F8D-43B5-A83C-66AF54A6B46C</gtr:id><gtr:title>Optimising the overall power usage on the SpiNNaker neuromimetic platform</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5422975c445af6.70858242</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DEC29515-2B4A-4853-93A2-C57C5F8E0491</gtr:id><gtr:title>Scalable communications for a million-core neural processing architecture</gtr:title><gtr:parentPublicationTitle>Journal of Parallel and Distributed Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_55f950950b9a0aa4</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>78570BEC-A203-4AC6-8B9C-A066A9A7AA20</gtr:id><gtr:title>Interconnection system for the SpiNNaker biologically inspired multi-computer</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/56a0ebaad854ca3a735c665fd5570fcb"><gtr:id>56a0ebaad854ca3a735c665fd5570fcb</gtr:id><gtr:otherNames>Dugan K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56bb1940485a53.39775865</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0388BDB3-36A7-4496-B316-3D5F446D1370</gtr:id><gtr:title>SpiNNaker</gtr:title><gtr:parentPublicationTitle>ACM Journal on Emerging Technologies in Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ad50a3e15dcf7e78d2954e1fad4ebad6"><gtr:id>ad50a3e15dcf7e78d2954e1fad4ebad6</gtr:id><gtr:otherNames>Plana L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53d0750752149505</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>010C3517-A25B-49AE-A8D4-A7A46722616D</gtr:id><gtr:title>Benchmarking Spike-Based Visual Recognition: A Dataset and Evaluation.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ed08539c69d588fe33466bed7e154c1d"><gtr:id>ed08539c69d588fe33466bed7e154c1d</gtr:id><gtr:otherNames>Liu Q</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>5a9eb4879800f5.86973222</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8D75BAFC-03AB-46BE-B794-C256916EEBC3</gtr:id><gtr:title>Large-Scale Simulations of Plastic Neural Networks on Neuromorphic Hardware.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroanatomy</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e15315db76742e316407bfef699d4994"><gtr:id>e15315db76742e316407bfef699d4994</gtr:id><gtr:otherNames>Knight JC</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1662-5129</gtr:issn><gtr:outcomeId>585d4d0a5c4e57.77843967</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B8BCB83C-A85C-4B0B-9974-DBAD0152962A</gtr:id><gtr:title>Robustness of spiking Deep Belief Networks to noise and reduced bit precision of neuro-inspired hardware platforms.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>5675e96eed23d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F726DF50-F0E3-4DB2-B877-2DF5A35F445A</gtr:id><gtr:title>Large-Scale On-Chip Dynamic Programming Network Inferences Using Moderated Inter-core Communication</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8124c1a5e0c8ecfd1408dff575bc5240"><gtr:id>8124c1a5e0c8ecfd1408dff575bc5240</gtr:id><gtr:otherNames>Mundy A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1687-3</gtr:isbn><gtr:outcomeId>doi_53d0560563183e1e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8BE4C9C0-124C-47DE-B5ED-73EA94176A18</gtr:id><gtr:title>The Leaky Integrate-and-Fire neuron: A platform for synaptic model exploration on the SpiNNaker chip</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6916-1</gtr:isbn><gtr:outcomeId>doi_53d059059636d172</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3D40A400-5E45-4971-81C0-70CCC322F88D</gtr:id><gtr:title>Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-0-7695-3697-2</gtr:isbn><gtr:outcomeId>doi_53d0560562c812df</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FADD0F40-C5C9-4010-8792-ED520DAA5742</gtr:id><gtr:title>Engineering a thalamo-cortico-thalamic circuit on SpiNNaker: a preliminary study toward modeling sleep and wakefulness.</gtr:title><gtr:parentPublicationTitle>Frontiers in neural circuits</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/35165ff3cdd26cb209d894c04f82bfbe"><gtr:id>35165ff3cdd26cb209d894c04f82bfbe</gtr:id><gtr:otherNames>Bhattacharya BS</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>1662-5110</gtr:issn><gtr:outcomeId>5421931c86a591.70241382</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D8140323-605F-4E3A-92F9-3BC28578747E</gtr:id><gtr:title>Microprocessors: the engines of the digital age.</gtr:title><gtr:parentPublicationTitle>Proceedings. Mathematical, physical, and engineering sciences</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1364-5021</gtr:issn><gtr:outcomeId>5a2fe6d9924bf2.90145631</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7864FC11-B785-4BF0-BCE7-47DDA6CFB913</gtr:id><gtr:title>A forecast-based biologically-plausible STDP learning rule</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn><gtr:outcomeId>doi_53d0590596c29842</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>049FD396-F3EB-40E8-BFE7-0174524D7670</gtr:id><gtr:title>SpiNNaker: Enhanced multicast routing</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675fab7a91cd</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E295C172-74BC-4F56-9073-9951AEDD3F81</gtr:id><gtr:title>Reliable computation with unreliable computers</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7ff5c71c07b14727cc3d86a39f46a326"><gtr:id>7ff5c71c07b14727cc3d86a39f46a326</gtr:id><gtr:otherNames>Brown A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba052e410f59.92369089</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B44805AA-3D60-476A-924B-1AA54532CD11</gtr:id><gtr:title>Spike-based learning of transfer functions with the SpiNNaker neuromimetic simulator</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05905974ed75f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>23497E68-8A11-4B99-B983-D3F3034061A6</gtr:id><gtr:title>Real-time million-synapse simulation of rat barrel cortex.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>54217e64c83256.40343400</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8B57BD9B-D749-4F80-8457-E2C678DF6D84</gtr:id><gtr:title>High performance computing on SpiNNaker neuromorphic platform: A case study for energy efficient image processing</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd18edc0bd95fb57cec0af89d53f26bc"><gtr:id>dd18edc0bd95fb57cec0af89d53f26bc</gtr:id><gtr:otherNames>Sugiarto I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5a9e9c58b245e2.48480671</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>245E9EF8-3D0C-4ED7-B86D-EE2AAFE0AD80</gtr:id><gtr:title>Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware.</gtr:title><gtr:parentPublicationTitle>Neural networks : the official journal of the International Neural Network Society</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:issn>0893-6080</gtr:issn><gtr:outcomeId>doi_53d0020024231d7c</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2FE97E2D-C189-4A6F-9EF5-5538AFC908B4</gtr:id><gtr:title>A Spiking Neural Network Model of the Lateral Geniculate Nucleus on the SpiNNaker Machine.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/54b8e847e3c1ee79829eb2897b6c2815"><gtr:id>54b8e847e3c1ee79829eb2897b6c2815</gtr:id><gtr:otherNames>Sen-Bhattacharya B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>5a9e9ec2cc19b2.94102462</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A6468003-712F-4934-9FAF-F9C6D81109BF</gtr:id><gtr:title>Managing a Massively-Parallel Resource-Constrained Computing Architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2498-4</gtr:isbn><gtr:outcomeId>doi_53d0570575783682</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6BCB898B-FD77-4F35-9DF8-5C325DD90C4D</gtr:id><gtr:title>Correctness and performance of the SpiNNaker architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05905975aa614</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>ABED947B-5F67-46BC-9755-A6A8A5E3E756</gtr:id><gtr:title>Accuracy and Efficiency in Fixed-Point Neural ODE Solvers.</gtr:title><gtr:parentPublicationTitle>Neural computation</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7657d64d45de5fb5ed078c6b246e5713"><gtr:id>7657d64d45de5fb5ed078c6b246e5713</gtr:id><gtr:otherNames>Hopkins M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>0899-7667</gtr:issn><gtr:outcomeId>5675ead20558e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>90B7A245-F2E9-4E3F-A327-AFA7A300BA32</gtr:id><gtr:title>Neuromorphic sampling on the SpiNNaker and parallella chip multiprocessors</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d52aca79396bf6142e2d34aa47aba929"><gtr:id>d52aca79396bf6142e2d34aa47aba929</gtr:id><gtr:otherNames>Mendat D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5a9ec3b2eeda88.78687087</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6841CF5A-6ED9-4686-A3EE-6A277FB3F93C</gtr:id><gtr:title>Brain-inspired computing</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>56ba18d8f297a9.38542518</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>745435B4-712F-40AA-A634-D5F9FA6545E9</gtr:id><gtr:title>Modeling populations of spiking neurons for fine timing sound localization</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ed08539c69d588fe33466bed7e154c1d"><gtr:id>ed08539c69d588fe33466bed7e154c1d</gtr:id><gtr:otherNames>Liu Q</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05905974530dd</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3411FD0C-B767-479F-A95A-7C9117934F5C</gtr:id><gtr:title>Optimized task graph mapping on a many-core neuromorphic supercomputer</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd18edc0bd95fb57cec0af89d53f26bc"><gtr:id>dd18edc0bd95fb57cec0af89d53f26bc</gtr:id><gtr:otherNames>Sugiarto I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9e9af371e441.84825529</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FDF26752-1874-40CE-9B00-B7C228E43E42</gtr:id><gtr:title>pyDVS: An extensible, real-time Dynamic Vision Sensor emulator using off-the-shelf hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8666e71459b46c6d7e083aa972834ccf"><gtr:id>8666e71459b46c6d7e083aa972834ccf</gtr:id><gtr:otherNames>Garcia G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5a9ea1980bb9c1.81605506</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>14D4793C-6481-4E76-B933-C8E4E0991BAE</gtr:id><gtr:title>Synapse-Centric Mapping of Cortical Models to the SpiNNaker Neuromorphic Architecture.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e15315db76742e316407bfef699d4994"><gtr:id>e15315db76742e316407bfef699d4994</gtr:id><gtr:otherNames>Knight JC</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>585d4d280b04a5.12060491</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3EFB29F7-42E5-4897-9FC5-A6ECE0D2F5D6</gtr:id><gtr:title>Overview of the SpiNNaker System Architecture</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d1957bdc</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D229F3C9-8B9D-412C-9AD1-52CC7EF67A59</gtr:id><gtr:title>To build a brain</gtr:title><gtr:parentPublicationTitle>IEEE Spectrum</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d05b05bb24c89d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5BA2C160-54BC-4E19-A58A-877D89F50DBB</gtr:id><gtr:title>SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation</gtr:title><gtr:parentPublicationTitle>IEEE Journal of Solid-State Circuits</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/34f12ca540ce015588656536d44bd691"><gtr:id>34f12ca540ce015588656536d44bd691</gtr:id><gtr:otherNames>Painkras E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05a05abdb5033</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>14521AA2-D5DC-491B-96B8-05657AF6277B</gtr:id><gtr:title>Distributed configuration of massively-parallel simulation on SpiNNaker neuromorphic hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn><gtr:outcomeId>doi_53d0590596a16679</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9DAD7292-85FA-4245-A20D-D1DB05A3C153</gtr:id><gtr:title>A forecast-based STDP rule suitable for neuromorphic implementation.</gtr:title><gtr:parentPublicationTitle>Neural networks : the official journal of the International Neural Network Society</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/41bf3945ae2cdfeac9be99655d77eeb3"><gtr:id>41bf3945ae2cdfeac9be99655d77eeb3</gtr:id><gtr:otherNames>Davies S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:issn>0893-6080</gtr:issn><gtr:outcomeId>doi_53d0020024486b87</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>446603C0-6000-48CA-8950-BFA132B49999</gtr:id><gtr:title>Breaking the millisecond barrier on SpiNNaker: implementing asynchronous event-based plastic models with microsecond resolution.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/43322de2daade0403e3e556fcc63819f"><gtr:id>43322de2daade0403e3e556fcc63819f</gtr:id><gtr:otherNames>Lagorce X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>56ba091c59b197.59449809</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FC3A4FCE-543F-4EA2-8009-DD889BB0A91C</gtr:id><gtr:title>Power-efficient simulation of detailed cortical microcircuits on SpiNNaker.</gtr:title><gtr:parentPublicationTitle>Journal of neuroscience methods</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/19fa809ab044064917d3ddecde439ea3"><gtr:id>19fa809ab044064917d3ddecde439ea3</gtr:id><gtr:otherNames>Sharp T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:issn>0165-0270</gtr:issn><gtr:outcomeId>doi_53cffcffca8b7cce</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>982568AB-F3D6-4154-B631-53CA23FC4DB8</gtr:id><gtr:title>The SpiNNaker Project</gtr:title><gtr:parentPublicationTitle>Proceedings of the IEEE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>doi_53d05a05a797733a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DAD4EA0A-1936-4B68-9EEF-74B868882E07</gtr:id><gtr:title>Real time on-chip implementation of dynamical systems with spiking neurons</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1488-6</gtr:isbn><gtr:outcomeId>doi_53d0590597124df1</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2BEB4D06-7CB6-4AFA-8BBA-55C22FABD947</gtr:id><gtr:title>Asynchronous interface FIFO design on FPGA for high-throughput NRZ synchronisation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e0934595a6a2e9c4e4edf812632d6bc4"><gtr:id>e0934595a6a2e9c4e4edf812632d6bc4</gtr:id><gtr:otherNames>Liu G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9ea19838b830.06745208</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6A3ED4A8-D866-4D77-9AC6-56CEA45F04AA</gtr:id><gtr:title>Software-defined PMC for runtime power management of a many-core neuromorphic platform</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd18edc0bd95fb57cec0af89d53f26bc"><gtr:id>dd18edc0bd95fb57cec0af89d53f26bc</gtr:id><gtr:otherNames>Sugiarto I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9e9c587f62a3.87075106</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>85C7A6AF-E21F-4198-8729-EA208EADFF1B</gtr:id><gtr:title>SpiNNaker: Effects of Traffic Locality and Causality on the Performance of the Interconnection Network</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/22464c20fc1af62513e709a9bb76aca6"><gtr:id>22464c20fc1af62513e709a9bb76aca6</gtr:id><gtr:otherNames>Javier Navaridas (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>m_752761787713e507d2</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E2846C49-AF1D-4108-8864-CBB7485943E2</gtr:id><gtr:title>Live Demo: Spiking ratSLAM: Rat hippocampus cells in spiking neural hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2291-1</gtr:isbn><gtr:outcomeId>doi_53d056056840c9fc</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9EE9F14A-863A-4A76-84DA-80125CF428DB</gtr:id><gtr:title>An event-driven model for the SpiNNaker virtual synaptic channel</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4244-9635-8</gtr:isbn><gtr:outcomeId>doi_53d0590596d13352</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7E00C498-11D1-4CD7-BFD6-F623D7C69326</gtr:id><gtr:title>Modeling Spiking Neural Networks on SpiNNaker</gtr:title><gtr:parentPublicationTitle>Computing in Science &amp; Engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4aee9e2b817e5510a755cb95ab0f6bff"><gtr:id>4aee9e2b817e5510a755cb95ab0f6bff</gtr:id><gtr:otherNames>Xin Jin</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d05b05b8f94256</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D287DD40-74DC-4EEC-A88A-8CE6C54E45DF</gtr:id><gtr:title>Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multisymbol Chip Links: Application to SpiNNaker 2-of-7 Links</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Circuits and Systems II: Express Briefs</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/465004148858fa3882c608652b29016b"><gtr:id>465004148858fa3882c608652b29016b</gtr:id><gtr:otherNames>Yousefzadeh A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d40b3eae2b9.05789453</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6336F4EA-B5C4-493D-98B4-0F8BBA9DB97B</gtr:id><gtr:title>ConvNets experiments on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/548a66f40336e18aff0168050eadfbb9"><gtr:id>548a66f40336e18aff0168050eadfbb9</gtr:id><gtr:otherNames>Serrano-Gotarredona T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba11a265b407.35918335</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1A5B6254-03D5-4101-965E-E44B142C278E</gtr:id><gtr:title>SpiNNaker: Distributed Computer Engineering for Neuromorphics</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fb17d2438eed8f5664a810fc94b61832"><gtr:id>fb17d2438eed8f5664a810fc94b61832</gtr:id><gtr:otherNames>David Lester (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>m_569985290513dd995c</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E379ECA5-F9F9-4C36-B196-B5B18856DAED</gtr:id><gtr:title>Implementing spike-timing-dependent plasticity on SpiNNaker neuromorphic hardware</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/74d248b09f8ece78c0399b012c2390a0"><gtr:id>74d248b09f8ece78c0399b012c2390a0</gtr:id><gtr:otherNames>Jin X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6916-1</gtr:isbn><gtr:outcomeId>doi_53d05905964563d1</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>63860380-5B6B-4C28-A16C-3917A3FFEDD0</gtr:id><gtr:title>Live demonstration: Handwritten digit recognition using spiking deep belief networks on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba0703234d49.91577217</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B2E1884F-FBF2-4F7A-90F8-098C915BB560</gtr:id><gtr:title>Scalable energy-efficient, low-latency implementations of trained spiking Deep Belief Networks on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e39e4ba91bf010c524a919406a64fb2a"><gtr:id>e39e4ba91bf010c524a919406a64fb2a</gtr:id><gtr:otherNames>Stromatias E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56ba09f48fc904.07520043</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>ECDEB4E2-4D93-4EB2-BFA5-875B22886BE5</gtr:id><gtr:title>Algorithm and software for simulation of spiking neural networks on the multi-chip SpiNNaker system</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/74d248b09f8ece78c0399b012c2390a0"><gtr:id>74d248b09f8ece78c0399b012c2390a0</gtr:id><gtr:otherNames>Jin X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6916-1</gtr:isbn><gtr:outcomeId>doi_53d05905967dd570</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>862C9D7A-94D0-4E58-B4B0-80353AAEF005</gtr:id><gtr:title>A framework for plasticity implementation on the SpiNNaker neural architecture.</gtr:title><gtr:parentPublicationTitle>Frontiers in neuroscience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/76f0c7bcfaa9725a81a385c83281da30"><gtr:id>76f0c7bcfaa9725a81a385c83281da30</gtr:id><gtr:otherNames>Galluppi F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:issn>1662-453X</gtr:issn><gtr:outcomeId>56ba0653cb78f9.90915397</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G015740/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>20</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>18CCD01F-CBEC-46CF-B316-5A50A2CFF82D</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>New &amp; Emerging Comp. Paradigms</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>01AC56BC-45B4-434D-B015-7C879327F09F</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>Parallel Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>30</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>30</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>