{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 02:14:30 2018 " "Info: Processing started: Mon Jan 08 02:14:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "latch_8.v(10) " "Warning (10273): Verilog HDL warning at latch_8.v(10): extended using \"x\" or \"z\"" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_8 " "Info: Found entity 1: latch_8" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_8 " "Info: Elaborating entity \"latch_8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe latch_8.v(9) " "Warning (10235): Verilog HDL Always Construct warning at latch_8.v(9): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qout latch_8.v(7) " "Warning (10240): Verilog HDL Always Construct warning at latch_8.v(7): inferring latch(es) for variable \"qout\", which holds its previous value in one or more paths through the always construct" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[0\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[0\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[1\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[1\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[2\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[2\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[3\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[3\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[4\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[4\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[5\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[5\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[6\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[6\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[7\] latch_8.v(7) " "Info (10041): Inferred latch for \"qout\[7\]\" at latch_8.v(7)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/latch_8/output_files/latch_8.map.smsg " "Info: Generated suppressed messages file D:/Project/FPGA/latch_8/output_files/latch_8.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 02:14:32 2018 " "Info: Processing ended: Mon Jan 08 02:14:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
