<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Tirumala Reddy B H - Personal Portfolio</title>
<style>
    body {
        font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
        max-width: 900px;
        margin: 2em auto;
        background: #fffaf0; /* light cream */
        color: #2c3e50; /* dark blue-grey */
        line-height: 1.6;
        padding: 0 1em;
    }
    header {
        display: flex;
        align-items: center;
        border-bottom: 4px solid #6c5ce7; /* vibrant purple */
        padding-bottom: 1em;
        margin-bottom: 2em;
        background: #dfe6e9; /* subtle light grey */
        border-radius: 12px;
    }
    header img {
        width: 140px;
        height: 140px;
        border-radius: 50%;
        border: 4px solid #6c5ce7;
        margin-right: 2em;
        object-fit: cover;
        box-shadow: 0 0 20px rgba(108, 92, 231, 0.6);
        transition: transform 0.3s ease;
    }
    header img:hover {
        transform: scale(1.05);
    }
    header div {
        flex: 1;
        color: #0984e3; /* bright blue */
    }
    header h1 {
        margin: 0 0 0.2em 0;
        font-weight: 700;
        font-size: 2.7em;
        color: #6c5ce7;
        text-shadow: 1px 1px 2px #a29bfe;
    }
    nav {
        background: linear-gradient(90deg, #ffeaa7, #fab1a0);
        display: flex;
        justify-content: center;
        margin: 1.5em 0;
        border-radius: 12px;
        position: sticky;
        top: 0;
        z-index: 1000;
        box-shadow: 0 2px 8px rgba(0,0,0,0.1);
    }
    nav button {
        background: none;
        border: none;
        color: #2d3436;
        padding: 12px 25px;
        font-size: 1.15em;
        cursor: pointer;
        font-weight: 700;
        outline: none;
        transition: background 0.3s ease, color 0.3s ease;
        border-radius: 12px;
        margin: 0 10px;
    }
    nav button:hover, nav button.active {
        background: #6c5ce7;
        color: white;
        box-shadow: 0 0 15px #6c5ce7cc;
    }
    section {
        background: white;
        border-radius: 12px;
        padding: 2em 2.5em;
        box-shadow: 0 0 15px rgb(108 92 231 / 0.2);
        margin-bottom: 3em;
        border-left: 8px solid #6c5ce7;
    }
    h2 {
        border-bottom: 3px solid #6c5ce7;
        padding-bottom: 12px;
        color: #6c5ce7;
        margin-bottom: 15px;
        font-weight: 700;
        font-size: 2em;
        letter-spacing: 1px;
        text-transform: uppercase;
    }
    ul {
        padding-left: 1.5em;
    }
    a {
        color: #0984e3;
        font-weight: 600;
        text-decoration: none;
    }
    a:hover {
        color: #6c5ce7;
        text-decoration: underline;
    }
    footer {
        text-align: center;
        margin-top: 4em;
        font-size: 1em;
        color: #636e72;
        padding: 1.2em 0;
        background: #dfe6e9;
        border-radius: 12px;
        box-shadow: 0 0 10px #b2bec3aa;
    }


/* Responsive for Mobile */
    @media only screen and (max-width: 480px) {
        header {
            padding-bottom: 8px;
            flex-direction: column;
            align-items: center;
            text-align: center;
        }
        header img {
            margin-right: 0;
            margin-bottom: 10px;
            width: 120px;
            height: 120px;
        }
        nav {
            flex-wrap: wrap;
        }
        nav button {
            flex: 1 1 100%;
            margin: 4px 0;
        }
    }
</style>
</head>
<body>

<header>
    <img src="imagep.jpg" alt="Tirumala Reddy B H Photo" />
    <div>
        <h1>Tirumala Reddy B H</h1>
        <p>M.Tech’25, Electrical Engineering, Microelectronics and VLSI, IIT Dharwad</p>
    </div>
</header>

<nav id="navbar">
    <button class="tab-button active" data-target="about">About</button>
    <button class="tab-button" data-target="education">Education</button>
    <button class="tab-button" data-target="experience">Experience</button>
    <button class="tab-button" data-target="projects">Projects</button>
    <button class="tab-button" data-target="publications">Publications</button>	
</nav>

<section id="about" class="tab-section" style="display:block;">
    <h2>About Me</h2>
    <p>
        I am a dedicated graduate student in Microelectronics and VLSI at IIT Dharwad, with comprehensive experience in the design of analog, digital, mixed-signal, and RF integrated circuits. Skilled in advanced CMOS and SiGe process technologies, including TSMC 65nm, GF 130nm, and SKY130nm, I specialize in optimizing the power, area, and performance of integrated systems. My expertise encompasses designing and validating true random number generators, phase-locked loops, low-dropout regulators, and low-noise amplifiers, with a strong emphasis on circuit simulation, layout, and post-layout verification using Cadence and related EDA tools. I am passionate about advancing secure and efficient semiconductor designs and continuously enhancing verification methodologies.
    </p>
</section>

<section id="education" class="tab-section" style="display:none;">
    <h2>Education</h2>

    <p>
        <strong style="color:#6c5ce7;">Master of Technology in Microelectronics and VLSI</strong><br />
        Indian Institute of Technology, Dharwad (Aug 2023 – July 2025)<br />
        Achieved a <strong>CGPA of 8.01 / 10</strong>, with focused coursework and research on integrated circuit design including analog, mixed-signal, and RF domains. 
        Contributed to advanced projects leveraging <span style="color:#0984e3;">TSMC 65nm CMOS technology</span> and developed expertise in <span style="color:#0984e3;">circuit simulation, layout, and post-layout verification</span>.
    </p>

    <p>
        <strong style="color:#6c5ce7;">Bachelor of Engineering in Electronics and Communication Engineering</strong><br />
        Ballari Institute of Technology & Management, Visvesvaraya Technological University (VTU) (Aug 2017 – Aug 2021)<br />
        Graduated with a <strong>CGPA of 7.27 / 10</strong>. Emphasized fundamental electronics, digital and analog circuit design, and signal processing.
        Completed major projects including <span style="color:#0984e3;">8-bit Flash ADC</span> and <span style="color:#0984e3;">140 GHz CMOS LNA design</span>.
    </p>
</section>


<section id="experience" class="tab-section" style="display:none;">
    <h2>Experience</h2>
    <h3>Analog Design Engineer Intern, Entra Innovations (Sep 2025 – Present)</h3>
    <ul>
        <li>Designed and developed analog and mixed-signal IC circuits.</li>
        <li>Performed circuit simulation and analysis using Cadence Virtuoso and Spectre.</li>
        <li>Conducted testing, validation, and documentation to ensure performance compliance.</li>
    </ul>
</section>

<section id="projects" class="tab-section" style="display:none;">
    <h2>Projects</h2>

    <!-- Master's Project -->
    <h3>Master’s Project: TRNG Post-Processing (2023 – 2025)</h3>
    <p>
        Designed a True Random Bit Generator (TRNG) based on a 1st-order 4-bit, Continuous-Time <strong>ΔΣ ADC</strong> in TSMC 65 nm technology. The design leverages <span style="color:#0984e3;">thermal noise</span>, <span style="color:#0984e3;">jitter</span>, and <span style="color:#0984e3;">metastability</span> sources to achieve <strong>100 Mbps throughput</strong> with an energy efficiency of <strong>183 pJ/bit</strong>.
    </p>
    <p>
        Proposed and implemented a <strong style="color:#d63031;">Barrel Shifter & XOR-chain based post-processing method</strong>, benchmarking it against <strong>DES, PRESENT, and AES</strong> cryptographic modules. To ensure industry-standard security, I implemented all 15 <a href="https://csrc.nist.gov/projects/random-bit-generation/documentation-and-software" target="_blank" style="color:#0984e3;">NIST SP 800-22 statistical tests</a> in Python for automated randomness validation and p-value analysis.
    </p>

    <!-- ADC Projects -->
    <h3>Mixed-Signal ADC Designs</h3>
    <p>
        <strong>10-bit, 32 MS/s SAR ADC:</strong> Designed an asynchronous SAR ADC with a <strong>split CDAC</strong> and <strong>StrongARM comparator</strong> in GF SiGe BiCMOS 90 nm; achieved approximately <strong>9.3 ENOB</strong>.
    </p>
    <p>
        <strong>8-bit 2-Step Flash ADC:</strong> Developed a <strong>200 MS/s subranging ADC</strong> in TSMC 65 nm CMOS using a flash front-end and R-2R DAC residue stage; achieved <strong>INL/DNL &lt; 0.5 LSB</strong> with 90 mW power at 1.2 V.
    </p>
    <p>
        <strong>12-bit Dual-Slope ADC:</strong> Designed a fully differential dual-slope ADC in TSMC 65 nm for improved noise immunity and inherent <strong>60 Hz line-noise rejection</strong>, analyzing linearity through extracted transfer characteristics.
    </p>

    <!-- RF Projects -->
    <h3>RF & Millimeter-Wave Circuits</h3>
    <p>
        <strong>X-band (8–12 GHz) Phase Shifter:</strong> Developed a phase shifter for an 8-channel BFIC in GF SiGe BiCMOS 90 nm, achieving a <strong>5.625° step</strong>, full 360° range, and <strong>≤5° RMS phase error</strong>.
    </p>
    <p>
        <strong>140 GHz CMOS LNA:</strong> Designed a <strong>6-stage cascode LNA</strong> at 140 GHz with stage scaling for optimized gain and stability, consuming <strong>63 mW</strong> at 1.2 V.
    </p>
    <p>
        <strong>2.4 GHz Class-AB Power Amplifier:</strong> Simulated a Class-AB CMOS PA in TSMC 65 nm featuring a cascode output stage; achieved <strong>~16.5 dBm Pout</strong> and evaluated PAE and AM-AM/AM-PM distortion.
    </p>

    <!-- Analog & Digital Projects -->
    <h3>Analog, Digital & Power Management</h3>
    <p>
        <strong>Low-Dropout Regulators (LDO):</strong> Designed 1.5V and 3.3V LDOs in GF 130 nm BCD, and a <strong>100 mA PMOS-pass LDO</strong> in TSMC 65 nm, verified for stability and phase margin across the full load range.
    </p>
    <p>
        <strong>High-Speed SERDES Backend:</strong> Implemented a <strong>64:1 Serializer/1:64 Deserializer</strong> in Verilog, validated at <strong>1 Gbps</strong> with double-buffered pipelined streaming and deterministic 64-cycle latency.
    </p>
    <p>
        <strong>CMOS Image Sensor Pixels:</strong> Designed 4T APS and CTIA APS pixel circuits in TSMC 65 nm; analyzed the impact of <strong>V<sub>T</sub> variation</strong> on readout linearity and start voltage.
    </p>
    <p>
        <strong>High-Speed Dynamic Comparator:</strong> Developed a comparator verified up to <strong>1 GHz</strong> with 5–10 mV resolution, including a positive edge-triggered flip-flop with extracted timing parameters.
    </p>
</section>


<footer style="text-align:center; margin-top:2em;">
  <a href="https://linkedin.com/in/tirumala-reddy-b-h" target="_blank" aria-label="LinkedIn" style="margin: 0 10px;">
    <img src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/linkedin.svg" 
         alt="LinkedIn" width="30" height="30" style="vertical-align:middle; fill:#0077B5;" />
  </a>

  <a href="https://github.com/Tirumala1436" target="_blank" aria-label="GitHub" style="margin: 0 10px;">
    <img src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/github.svg" 
         alt="GitHub" width="30" height="30" style="vertical-align:middle; fill:#181717;" />
  </a>

  <a href="mailto:thirumala676@gmail.com" aria-label="Email" style="margin: 0 10px;">
    <img src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/gmail.svg" 
         alt="Email" width="30" height="30" style="vertical-align:middle; fill:#EA4335;" />
  </a>

  <a href="https://www.hackerearth.com/@thirumala676/" target="_blank" aria-label="HackerEarth" style="margin: 0 10px;">
    <img src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/hackerearth.svg" 
         alt="HackerEarth" width="30" height="30" style="vertical-align:middle; fill:#2EC866;" />
  </a>

  <a href="https://www.geeksforgeeks.org/user/thirumau8lq/" target="_blank" aria-label="GeeksforGeeks" style="margin: 0 10px;">
    <img src="https://cdn.jsdelivr.net/npm/simple-icons@v7/icons/geeksforgeeks.svg" 
         alt="GeeksforGeeks" width="30" height="30" style="vertical-align:middle; fill:#37b24d;" />
  </a>
  <p style="margin-top: 1em; font-size: 0.9em; color:#444;">&copy; 2025 Tirumala Reddy B H</p>
</footer>


<script>
    const buttons = document.querySelectorAll('.tab-button');
    const sections = document.querySelectorAll('.tab-section');

    buttons.forEach(button => {
        button.addEventListener('click', () => {
            buttons.forEach(btn => btn.classList.remove('active'));
            sections.forEach(section => section.style.display = 'none');

            button.classList.add('active');
            const target = button.getAttribute('data-target');
            document.getElementById(target).style.display = 'block';
        });
    });
</script>

</body>
</html>

