Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 27 16:46:06 2024
| Host         : ZNKZBHF-GY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.295        0.000                      0                 5765        0.094        0.000                      0                 5765        1.100        0.000                       0                  2144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.442        0.000                      0                 2832        0.108        0.000                      0                 2832        1.858        0.000                       0                  1513  
  clk_out2_clk_wiz_0        5.185        0.000                      0                 1142        0.095        0.000                      0                 1142        4.600        0.000                       0                   627  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.087        0.000                      0                  152        0.094        0.000                      0                  152  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        0.295        0.000                      0                  216        0.120        0.000                      0                  216  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        0.744        0.000                      0                 1275        0.311        0.000                      0                 1275  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        4.548        0.000                      0                  469        0.783        0.000                      0                  469  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[12][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.800ns (40.875%)  route 2.604ns (59.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=60, routed)          2.604     2.239    u_ifc_top/data_period_reg[58][15]_0[10]
    SLICE_X38Y111        FDCE                                         r  u_ifc_top/data_period_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.320     3.357    u_ifc_top/clk_out1
    SLICE_X38Y111        FDCE                                         r  u_ifc_top/data_period_reg[12][10]/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X38Y111        FDCE (Setup_fdce_C_D)       -0.002     2.681    u_ifc_top/data_period_reg[12][10]
  -------------------------------------------------------------------
                         required time                          2.681    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[7][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.800ns (41.219%)  route 2.567ns (58.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 3.360 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=60, routed)          2.567     2.202    u_ifc_top/data_period_reg[58][15]_0[10]
    SLICE_X37Y110        FDCE                                         r  u_ifc_top/data_period_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.323     3.360    u_ifc_top/clk_out1
    SLICE_X37Y110        FDCE                                         r  u_ifc_top/data_period_reg[7][10]/C
                         clock pessimism             -0.613     2.747    
                         clock uncertainty           -0.060     2.686    
    SLICE_X37Y110        FDCE (Setup_fdce_C_D)       -0.031     2.655    u_ifc_top/data_period_reg[7][10]
  -------------------------------------------------------------------
                         required time                          2.655    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[8][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.800ns (41.522%)  route 2.535ns (58.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.535     2.171    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X36Y111        FDCE                                         r  u_ifc_top/data_period_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.322     3.359    u_ifc_top/clk_out1
    SLICE_X36Y111        FDCE                                         r  u_ifc_top/data_period_reg[8][13]/C
                         clock pessimism             -0.613     2.746    
                         clock uncertainty           -0.060     2.685    
    SLICE_X36Y111        FDCE (Setup_fdce_C_D)       -0.031     2.654    u_ifc_top/data_period_reg[8][13]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.800ns (41.424%)  route 2.545ns (58.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=60, routed)          2.545     2.181    u_ifc_top/data_period_reg[58][15]_0[10]
    SLICE_X36Y109        FDCE                                         r  u_ifc_top/data_period_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.324     3.361    u_ifc_top/clk_out1
    SLICE_X36Y109        FDCE                                         r  u_ifc_top/data_period_reg[3][10]/C
                         clock pessimism             -0.613     2.748    
                         clock uncertainty           -0.060     2.687    
    SLICE_X36Y109        FDCE (Setup_fdce_C_D)       -0.022     2.665    u_ifc_top/data_period_reg[3][10]
  -------------------------------------------------------------------
                         required time                          2.665    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.800ns (41.453%)  route 2.542ns (58.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=60, routed)          2.542     2.178    u_ifc_top/data_period_reg[58][15]_0[10]
    SLICE_X37Y109        FDCE                                         r  u_ifc_top/data_period_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.324     3.361    u_ifc_top/clk_out1
    SLICE_X37Y109        FDCE                                         r  u_ifc_top/data_period_reg[0][10]/C
                         clock pessimism             -0.613     2.748    
                         clock uncertainty           -0.060     2.687    
    SLICE_X37Y109        FDCE (Setup_fdce_C_D)       -0.022     2.665    u_ifc_top/data_period_reg[0][10]
  -------------------------------------------------------------------
                         required time                          2.665    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[10][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.800ns (41.636%)  route 2.523ns (58.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.523     2.159    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X37Y112        FDCE                                         r  u_ifc_top/data_period_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.322     3.359    u_ifc_top/clk_out1
    SLICE_X37Y112        FDCE                                         r  u_ifc_top/data_period_reg[10][13]/C
                         clock pessimism             -0.613     2.746    
                         clock uncertainty           -0.060     2.685    
    SLICE_X37Y112        FDCE (Setup_fdce_C_D)       -0.031     2.654    u_ifc_top/data_period_reg[10][13]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[15][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.800ns (41.460%)  route 2.542ns (58.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.542     2.177    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X38Y112        FDCE                                         r  u_ifc_top/data_period_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.320     3.357    u_ifc_top/clk_out1
    SLICE_X38Y112        FDCE                                         r  u_ifc_top/data_period_reg[15][13]/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X38Y112        FDCE (Setup_fdce_C_D)       -0.010     2.673    u_ifc_top/data_period_reg[15][13]
  -------------------------------------------------------------------
                         required time                          2.673    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[9][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.800ns (41.607%)  route 2.526ns (58.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.526     2.162    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X36Y112        FDCE                                         r  u_ifc_top/data_period_reg[9][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.322     3.359    u_ifc_top/clk_out1
    SLICE_X36Y112        FDCE                                         r  u_ifc_top/data_period_reg[9][13]/C
                         clock pessimism             -0.613     2.746    
                         clock uncertainty           -0.060     2.685    
    SLICE_X36Y112        FDCE (Setup_fdce_C_D)       -0.019     2.666    u_ifc_top/data_period_reg[9][13]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[4][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.800ns (41.707%)  route 2.516ns (58.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 3.358 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=60, routed)          2.516     2.151    u_ifc_top/data_period_reg[58][15]_0[10]
    SLICE_X40Y110        FDCE                                         r  u_ifc_top/data_period_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.321     3.358    u_ifc_top/clk_out1
    SLICE_X40Y110        FDCE                                         r  u_ifc_top/data_period_reg[4][10]/C
                         clock pessimism             -0.613     2.745    
                         clock uncertainty           -0.060     2.684    
    SLICE_X40Y110        FDCE (Setup_fdce_C_D)       -0.022     2.662    u_ifc_top/data_period_reg[4][10]
  -------------------------------------------------------------------
                         required time                          2.662    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[10][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.800ns (41.725%)  route 2.514ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.500    -2.165    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y42         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800    -0.365 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=60, routed)          2.514     2.149    u_ifc_top/data_period_reg[58][15]_0[10]
    SLICE_X37Y112        FDCE                                         r  u_ifc_top/data_period_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.322     3.359    u_ifc_top/clk_out1
    SLICE_X37Y112        FDCE                                         r  u_ifc_top/data_period_reg[10][10]/C
                         clock pessimism             -0.613     2.746    
                         clock uncertainty           -0.060     2.685    
    SLICE_X37Y112        FDCE (Setup_fdce_C_D)       -0.022     2.663    u_ifc_top/data_period_reg[10][10]
  -------------------------------------------------------------------
                         required time                          2.663    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  0.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.697    -0.520    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y99          FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.365    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y99          FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.937    -0.534    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y99          FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.014    -0.520    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.047    -0.473    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.675    -0.542    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.100    -0.442 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.387    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X7Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.896    -0.575    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.033    -0.542    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.047    -0.495    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.675    -0.542    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y102         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.442 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.387    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X7Y102         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.896    -0.575    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y102         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.033    -0.542    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.047    -0.495    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.644    -0.573    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.418    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.865    -0.606    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.033    -0.573    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.047    -0.526    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.644    -0.573    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.418    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.865    -0.606    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.033    -0.573    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.047    -0.526    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.644    -0.573    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.418    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.865    -0.606    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y101         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.033    -0.573    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.044    -0.529    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.697    -0.520    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y97         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.358    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]_0[0]
    SLICE_X11Y97         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.937    -0.534    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y97         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.014    -0.520    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.049    -0.471    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.697    -0.520    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y97         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.356    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]_0[2]
    SLICE_X11Y97         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.937    -0.534    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y97         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism              0.014    -0.520    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.047    -0.473    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.289%)  route 0.192ns (65.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.696    -0.521    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y96          FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.100    -0.421 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]/Q
                         net (fo=2, routed)           0.192    -0.230    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]_0[5]
    SLICE_X8Y100         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.865    -0.606    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y100         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/C
                         clock pessimism              0.226    -0.380    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.032    -0.348    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ifc_top/sys_timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.672    -0.545    u_ifc_top/clk_out1
    SLICE_X7Y111         FDCE                                         r  u_ifc_top/sys_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_ifc_top/sys_timer_reg[0]/Q
                         net (fo=2, routed)           0.090    -0.355    u_ifc_top/u_delay_cy_ws_2/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.028    -0.327 r  u_ifc_top/u_delay_cy_ws_2/FPGA_SYS_STA_TIMESINCESTART_UIL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    u_ifc_top/u_delay_cy_ws_2_n_71
    SLICE_X6Y111         FDCE                                         r  u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.893    -0.578    u_ifc_top/clk_out1
    SLICE_X6Y111         FDCE                                         r  u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[0]/C
                         clock pessimism              0.044    -0.534    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.087    -0.447    u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y42     period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y42     period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    clk_mmcm_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         5.000       3.592      BUFHCE_X0Y12     clk_mmcm_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X6Y111     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X6Y111     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X6Y112     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X6Y111     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X5Y112     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_w_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_cs_6/prev_data_reg[4]_srl3_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_cs_6/prev_data_reg[4]_srl3_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_oe_ne_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_oe_ne_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_w_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X6Y111     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X6Y111     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_w_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y114     u_ifc_top/u_delay_cy_checksum_w_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_cs_6/prev_data_reg[4]_srl3_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_cs_6/prev_data_reg[4]_srl3_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_oe_ne_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X6Y116     u_ifc_top/u_delay_cy_oe_ne_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X10Y99     u_ifc_top/data_period_reg[32][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X10Y99     u_ifc_top/data_period_reg[32][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.473ns (32.224%)  route 3.098ns (67.776%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.013     2.427    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.386     8.423    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
                         clock pessimism             -0.567     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.178     7.611    u_ifc_top/u_sample_timer2/i5_reg[1]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.473ns (32.224%)  route 3.098ns (67.776%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.013     2.427    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.386     8.423    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[2]/C
                         clock pessimism             -0.567     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.178     7.611    u_ifc_top/u_sample_timer2/i5_reg[2]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.473ns (32.224%)  route 3.098ns (67.776%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.013     2.427    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.386     8.423    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[3]/C
                         clock pessimism             -0.567     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.178     7.611    u_ifc_top/u_sample_timer2/i5_reg[3]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.473ns (32.224%)  route 3.098ns (67.776%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          1.013     2.427    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.386     8.423    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[4]/C
                         clock pessimism             -0.567     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.178     7.611    u_ifc_top/u_sample_timer2/i5_reg[4]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.473ns (32.805%)  route 3.017ns (67.195%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          0.932     2.346    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.385     8.422    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[5]/C
                         clock pessimism             -0.590     7.832    
                         clock uncertainty           -0.066     7.765    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.178     7.587    u_ifc_top/u_sample_timer2/i5_reg[5]
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.473ns (32.805%)  route 3.017ns (67.195%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          0.932     2.346    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.385     8.422    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[6]/C
                         clock pessimism             -0.590     7.832    
                         clock uncertainty           -0.066     7.765    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.178     7.587    u_ifc_top/u_sample_timer2/i5_reg[6]
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.473ns (32.805%)  route 3.017ns (67.195%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          0.932     2.346    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.385     8.422    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[7]/C
                         clock pessimism             -0.590     7.832    
                         clock uncertainty           -0.066     7.765    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.178     7.587    u_ifc_top/u_sample_timer2/i5_reg[7]
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.473ns (32.805%)  route 3.017ns (67.195%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          0.932     2.346    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.385     8.422    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y116         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[8]/C
                         clock pessimism             -0.590     7.832    
                         clock uncertainty           -0.066     7.765    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.178     7.587    u_ifc_top/u_sample_timer2/i5_reg[8]
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.473ns (33.549%)  route 2.918ns (66.451%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 8.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          0.832     2.246    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y117         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.384     8.421    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y117         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[10]/C
                         clock pessimism             -0.590     7.831    
                         clock uncertainty           -0.066     7.764    
    SLICE_X2Y117         FDRE (Setup_fdre_C_CE)      -0.178     7.586    u_ifc_top/u_sample_timer2/i5_reg[10]
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/i5_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.473ns (33.549%)  route 2.918ns (66.451%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 8.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.520    -2.144    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y115         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.259    -1.885 r  u_ifc_top/u_sample_timer2/i5_reg[1]/Q
                         net (fo=2, routed)           0.792    -1.093    u_ifc_top/u_sample_timer2/i5_reg_n_0_[1]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.043    -1.050 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ifc_top/u_sample_timer2/us_cnt[15]_i_89__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.791 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    -0.791    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_81_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.738 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.738    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.685 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.685    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.632 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.632    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.579 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.007    -0.572    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.495 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.499     0.004    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.122     0.126 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.126    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.385 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.385    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.462 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.427     0.890    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.122     1.012 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.360     1.371    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.043     1.414 r  u_ifc_top/u_sample_timer2/i5[63]_i_2/O
                         net (fo=64, routed)          0.832     2.246    u_ifc_top/u_sample_timer2/i5
    SLICE_X2Y117         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.384     8.421    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X2Y117         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[11]/C
                         clock pessimism             -0.590     7.831    
                         clock uncertainty           -0.066     7.764    
    SLICE_X2Y117         FDRE (Setup_fdre_C_CE)      -0.178     7.586    u_ifc_top/u_sample_timer2/i5_reg[11]
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.672    -0.545    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X3Y136         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.065    -0.380    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.028    -0.352 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    u_analog_top/u_adc_ads8688/u_spi_master_cus/next_state[0]
    SLICE_X2Y136         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.891    -0.580    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X2Y136         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.046    -0.534    
    SLICE_X2Y136         FDCE (Hold_fdce_C_D)         0.087    -0.447    u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_mmcm_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.602ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.367    -1.816    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.023    -1.793 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.286    -1.507    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.100    -1.407 r  clk_mmcm_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -1.352    clk_mmcm_0/inst/seq_reg2[0]
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -2.085    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.045    -2.040 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.438    -1.602    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.095    -1.507    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.047    -1.460    clk_mmcm_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.460    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.726    -0.491    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X7Y91          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.100    -0.391 r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][13]/Q
                         net (fo=1, routed)           0.081    -0.311    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0]_1[13]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.028    -0.283 r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in[13]_i_1_n_0
    SLICE_X6Y91          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.966    -0.505    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X6Y91          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[13]/C
                         clock pessimism              0.025    -0.480    
    SLICE_X6Y91          FDCE (Hold_fdce_C_D)         0.087    -0.393    u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[4][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.726    -0.491    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X4Y91          FDPE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.100    -0.391 r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[4][2]/Q
                         net (fo=1, routed)           0.054    -0.337    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[4]_3[2]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.028    -0.309 r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in[2]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.966    -0.505    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X5Y91          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[2]/C
                         clock pessimism              0.025    -0.480    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.060    -0.420    u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_rstn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X7Y121         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  FSM_onehot_cs_reg[0]/Q
                         net (fo=2, routed)           0.088    -0.365    FSM_onehot_cs_reg_n_0_[0]
    SLICE_X6Y121         LUT5 (Prop_lut5_I0_O)        0.030    -0.335 r  sm_rstn_i_1/O
                         net (fo=1, routed)           0.000    -0.335    sm_rstn_i_1_n_0
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.883    -0.588    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
                         clock pessimism              0.046    -0.542    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.096    -0.446    sm_rstn_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.728    -0.489    u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_out2
    SLICE_X3Y95          FDCE                                         r  u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.100    -0.389 r  u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[1]/Q
                         net (fo=6, routed)           0.083    -0.306    u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg_n_0_[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.028    -0.278 r  u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt[4]
    SLICE_X2Y95          FDCE                                         r  u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.968    -0.503    u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_out2
    SLICE_X2Y95          FDCE                                         r  u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[4]/C
                         clock pessimism              0.025    -0.478    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.087    -0.391    u_analog_top/u_dac_ad5676/u_spi_master_cus/clk_edge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.169%)  route 0.096ns (42.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.726    -0.491    u_analog_top/u_dac_ad5676/u_genwave_ad5676/clk_out2
    SLICE_X0Y89          FDPE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.100    -0.391 r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.295    u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg_n_0_[3]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.028    -0.267 r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in[3]_i_1__0_n_0
    SLICE_X2Y89          FDCE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.966    -0.505    u_analog_top/u_dac_ad5676/u_genwave_ad5676/clk_out2
    SLICE_X2Y89          FDCE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]/C
                         clock pessimism              0.028    -0.477    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.087    -0.390    u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.264%)  route 0.149ns (53.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.695    -0.522    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X9Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.100    -0.422 r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][11]/Q
                         net (fo=1, routed)           0.149    -0.274    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0]_1[11]
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.028    -0.246 r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in[11]_i_1_n_0
    SLICE_X6Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.966    -0.505    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X6Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[11]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y92          FDCE (Hold_fdce_C_D)         0.087    -0.372    u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_analog_top/dac_val_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.118ns (69.196%)  route 0.053ns (30.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.695    -0.522    u_analog_top/clk_out2
    SLICE_X8Y92          FDCE                                         r  u_analog_top/dac_val_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.118    -0.404 r  u_analog_top/dac_val_reg[0][10]/Q
                         net (fo=1, routed)           0.053    -0.352    u_analog_top/u_dac_ad5676/u_initial_ad5676/dac_data[13]
    SLICE_X9Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.935    -0.536    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X9Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]/C
                         clock pessimism              0.025    -0.511    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.032    -0.479    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.673    -0.544    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X0Y137         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDCE (Prop_fdce_C_Q)         0.100    -0.444 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[31]/Q
                         net (fo=1, routed)           0.079    -0.365    u_analog_top/u_adc_ads8688/u_spi_master_cus/spi1_mosi
    SLICE_X1Y137         LUT2 (Prop_lut2_I0_O)        0.028    -0.337 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    u_analog_top/u_adc_ads8688/u_spi_master_cus/p_1_in[0]
    SLICE_X1Y137         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.892    -0.579    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X1Y137         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[0]/C
                         clock pessimism              0.046    -0.533    
    SLICE_X1Y137         FDCE (Hold_fdce_C_D)         0.060    -0.473    u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    clk_mmcm_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         10.000      8.592      BUFHCE_X0Y13     clk_mmcm_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y121     sm_rstn_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X4Y133     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X5Y97      u_analog_top/u_delay_cy_32us/cnt_r_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X5Y97      u_analog_top/u_delay_cy_32us/cnt_r_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X5Y97      u_analog_top/u_delay_cy_32us/cnt_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X5Y95      u_analog_top/u_delay_cy_32us/cnt_r_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X5Y96      u_analog_top/u_delay_cy_32us/cnt_r_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X4Y133     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y97      u_analog_top/u_delay_cy_32us/cnt_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y97      u_analog_top/u_delay_cy_32us/cnt_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y97      u_analog_top/u_delay_cy_32us/cnt_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y95      u_analog_top/u_delay_cy_32us/cnt_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y96      u_analog_top/u_delay_cy_32us/cnt_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y96      u_analog_top/u_delay_cy_32us/cnt_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X8Y135     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X4Y133     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X4Y133     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X7Y121     FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y121     FSM_onehot_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y121     FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y121     FSM_onehot_cs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y121     sm_rstn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X5Y132     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X4Y133     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X4Y133     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y135     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X4Y132     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.359ns (11.333%)  route 2.809ns (88.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 3.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.323     1.016    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X3Y103         FDRE                                         r  u_fifo_wr/fifo_wr_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.392     3.429    u_fifo_wr/clk_out1
    SLICE_X3Y103         FDRE                                         r  u_fifo_wr/fifo_wr_en_reg/C
                         clock pessimism             -0.836     2.593    
                         clock uncertainty           -0.186     2.406    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.304     2.102    u_fifo_wr/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                          2.102    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.359ns (11.333%)  route 2.809ns (88.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 3.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.323     1.016    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X2Y103         FDSE                                         r  u_fifo_wr/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.392     3.429    u_fifo_wr/clk_out1
    SLICE_X2Y103         FDSE                                         r  u_fifo_wr/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.836     2.593    
                         clock uncertainty           -0.186     2.406    
    SLICE_X2Y103         FDSE (Setup_fdse_C_S)       -0.281     2.125    u_fifo_wr/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.125    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.359ns (11.333%)  route 2.809ns (88.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 3.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.323     1.016    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X2Y103         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.392     3.429    u_fifo_wr/clk_out1
    SLICE_X2Y103         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.836     2.593    
                         clock uncertainty           -0.186     2.406    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.281     2.125    u_fifo_wr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.125    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.359ns (11.333%)  route 2.809ns (88.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 3.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.323     1.016    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X2Y103         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.392     3.429    u_fifo_wr/clk_out1
    SLICE_X2Y103         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.836     2.593    
                         clock uncertainty           -0.186     2.406    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.281     2.125    u_fifo_wr/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.125    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.359ns (11.707%)  route 2.708ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.222     0.914    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.335     3.372    u_fifo_wr/clk_out1
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[0]/C
                         clock pessimism             -0.836     2.536    
                         clock uncertainty           -0.186     2.349    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.281     2.068    u_fifo_wr/fifo_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.068    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.359ns (11.707%)  route 2.708ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.222     0.914    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.335     3.372    u_fifo_wr/clk_out1
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[1]/C
                         clock pessimism             -0.836     2.536    
                         clock uncertainty           -0.186     2.349    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.281     2.068    u_fifo_wr/fifo_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                          2.068    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.359ns (11.707%)  route 2.708ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.222     0.914    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.335     3.372    u_fifo_wr/clk_out1
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[2]/C
                         clock pessimism             -0.836     2.536    
                         clock uncertainty           -0.186     2.349    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.281     2.068    u_fifo_wr/fifo_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                          2.068    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.359ns (11.707%)  route 2.708ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.222     0.914    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.335     3.372    u_fifo_wr/clk_out1
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[3]/C
                         clock pessimism             -0.836     2.536    
                         clock uncertainty           -0.186     2.349    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.281     2.068    u_fifo_wr/fifo_wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                          2.068    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.359ns (11.707%)  route 2.708ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.222     0.914    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.335     3.372    u_fifo_wr/clk_out1
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[4]/C
                         clock pessimism             -0.836     2.536    
                         clock uncertainty           -0.186     2.349    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.281     2.068    u_fifo_wr/fifo_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                          2.068    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.359ns (11.707%)  route 2.708ns (88.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.222     0.914    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.335     3.372    u_fifo_wr/clk_out1
    SLICE_X8Y106         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[5]/C
                         clock pessimism             -0.836     2.536    
                         clock uncertainty           -0.186     2.349    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.281     2.068    u_fifo_wr/fifo_wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                          2.068    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  1.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ifc_top/sw_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.911%)  route 0.481ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.667    -0.550    u_ifc_top/clk_out2
    SLICE_X0Y120         FDRE                                         r  u_ifc_top/sw_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.091    -0.459 r  u_ifc_top/sw_rst_n_reg/Q
                         net (fo=1, routed)           0.481     0.022    u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]_1[0]
    SLICE_X1Y120         FDCE                                         r  u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.885    -0.586    u_ifc_top/u_get_signal_edge_sw/clk_out1
    SLICE_X1Y120         FDCE                                         r  u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.261    
                         clock uncertainty            0.186    -0.075    
    SLICE_X1Y120         FDCE (Hold_fdce_C_D)         0.003    -0.072    u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/clk_o1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.118ns (18.170%)  route 0.531ns (81.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.677    -0.540    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X2Y100         FDCE                                         r  u_ifc_top/u_sample_timer1/clk_o1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.118    -0.422 r  u_ifc_top/u_sample_timer1/clk_o1_reg/Q
                         net (fo=3, routed)           0.531     0.109    u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]_1[0]
    SLICE_X1Y100         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.897    -0.574    u_ifc_top/u_get_signal_edge_clko1/clk_out1
    SLICE_X1Y100         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.249    
                         clock uncertainty            0.186    -0.063    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.036    -0.027    u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/clk_o5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.118ns (16.128%)  route 0.614ns (83.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.633    -0.584    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X8Y121         FDRE                                         r  u_ifc_top/u_sample_timer1/clk_o5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.118    -0.466 r  u_ifc_top/u_sample_timer1/clk_o5_reg/Q
                         net (fo=2, routed)           0.614     0.147    u_ifc_top/u_get_signal_edge_clko5/D[0]
    SLICE_X9Y117         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.856    -0.615    u_ifc_top/u_get_signal_edge_clko5/clk_out1
    SLICE_X9Y117         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.290    
                         clock uncertainty            0.186    -0.104    
    SLICE_X9Y117         FDCE (Hold_fdce_C_D)         0.039    -0.065    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.131ns (16.500%)  route 0.663ns (83.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.669    -0.548    u_ifc_top/clk_out2
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.100    -0.448 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=10, routed)          0.295    -0.153    u_ifc_top/u_get_signal_edge_cs/prev_data_reg[2]_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_1[0]
    SLICE_X1Y117         LUT4 (Prop_lut4_I2_O)        0.031    -0.122 r  u_ifc_top/u_get_signal_edge_cs/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0_i_1/O
                         net (fo=1, routed)           0.368     0.246    u_ifc_top/u_delay_cy_checksum_r_3/signal_in0
    SLICE_X2Y114         SRL16E                                       r  u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.891    -0.580    u_ifc_top/u_delay_cy_checksum_r_3/clk_out1
    SLICE_X2Y114         SRL16E                                       r  u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0/CLK
                         clock pessimism              0.325    -0.255    
                         clock uncertainty            0.186    -0.069    
    SLICE_X2Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.008    u_ifc_top/u_delay_cy_checksum_r_3/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_6_prev_data_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.861%)  route 0.678ns (87.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.669    -0.548    u_ifc_top/clk_out2
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.100    -0.448 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=10, routed)          0.678     0.229    u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]_1[0]
    SLICE_X3Y112         FDCE                                         r  u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.892    -0.579    u_ifc_top/u_get_signal_edge_read_st/clk_out1
    SLICE_X3Y112         FDCE                                         r  u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.254    
                         clock uncertainty            0.186    -0.068    
    SLICE_X3Y112         FDCE (Hold_fdce_C_D)         0.043    -0.025    u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer2/clk_o5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.100ns (12.597%)  route 0.694ns (87.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X5Y121         FDRE                                         r  u_ifc_top/u_sample_timer2/clk_o5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  u_ifc_top/u_sample_timer2/clk_o5_reg/Q
                         net (fo=2, routed)           0.694     0.241    u_ifc_top/u_get_signal_edge_clk_sencond/D[0]
    SLICE_X4Y121         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.883    -0.588    u_ifc_top/u_get_signal_edge_clk_sencond/clk_out1
    SLICE_X4Y121         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.263    
                         clock uncertainty            0.186    -0.077    
    SLICE_X4Y121         FDCE (Hold_fdce_C_D)         0.039    -0.038    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_DEBUG00_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.199ns (25.587%)  route 0.579ns (74.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.258    -0.188    u_ifc_top/u_delay_cy_ws_2/sm_rstn
    SLICE_X5Y117         LUT6 (Prop_lut6_I4_O)        0.064    -0.124 f  u_ifc_top/u_delay_cy_ws_2/FPGA_APP_DEBUG01[15]_i_3/O
                         net (fo=2, routed)           0.121    -0.003    u_ifc_top/u_get_signal_edge_cs/FPGA_APP_DEBUG01_reg[0]_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.028     0.025 r  u_ifc_top/u_get_signal_edge_cs/FPGA_APP_DEBUG00[15]_i_1/O
                         net (fo=16, routed)          0.200     0.225    u_ifc_top/u_get_signal_edge_cs_n_4
    SLICE_X4Y114         FDRE                                         r  u_ifc_top/FPGA_APP_DEBUG00_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.890    -0.581    u_ifc_top/clk_out1
    SLICE_X4Y114         FDRE                                         r  u_ifc_top/FPGA_APP_DEBUG00_reg[8]/C
                         clock pessimism              0.325    -0.256    
                         clock uncertainty            0.186    -0.070    
    SLICE_X4Y114         FDRE (Hold_fdre_C_CE)        0.010    -0.060    u_ifc_top/FPGA_APP_DEBUG00_reg[8]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_DEBUG00_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.199ns (25.587%)  route 0.579ns (74.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.258    -0.188    u_ifc_top/u_delay_cy_ws_2/sm_rstn
    SLICE_X5Y117         LUT6 (Prop_lut6_I4_O)        0.064    -0.124 f  u_ifc_top/u_delay_cy_ws_2/FPGA_APP_DEBUG01[15]_i_3/O
                         net (fo=2, routed)           0.121    -0.003    u_ifc_top/u_get_signal_edge_cs/FPGA_APP_DEBUG01_reg[0]_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.028     0.025 r  u_ifc_top/u_get_signal_edge_cs/FPGA_APP_DEBUG00[15]_i_1/O
                         net (fo=16, routed)          0.200     0.225    u_ifc_top/u_get_signal_edge_cs_n_4
    SLICE_X4Y114         FDRE                                         r  u_ifc_top/FPGA_APP_DEBUG00_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.890    -0.581    u_ifc_top/clk_out1
    SLICE_X4Y114         FDRE                                         r  u_ifc_top/FPGA_APP_DEBUG00_reg[9]/C
                         clock pessimism              0.325    -0.256    
                         clock uncertainty            0.186    -0.070    
    SLICE_X4Y114         FDRE (Hold_fdre_C_CE)        0.010    -0.060    u_ifc_top/FPGA_APP_DEBUG00_reg[9]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.100ns (12.290%)  route 0.714ns (87.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.669    -0.548    u_ifc_top/clk_out2
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.100    -0.448 r  u_ifc_top/FSM_onehot_cs_reg[5]/Q
                         net (fo=8, routed)           0.714     0.265    u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]_0[0]
    SLICE_X0Y112         FDCE                                         r  u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.892    -0.579    u_ifc_top/u_get_signal_edge_write_st/clk_out1
    SLICE_X0Y112         FDCE                                         r  u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.254    
                         clock uncertainty            0.186    -0.068    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.044    -0.024    u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_APP_DEBUG00_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.199ns (25.401%)  route 0.584ns (74.599%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.258    -0.188    u_ifc_top/u_delay_cy_ws_2/sm_rstn
    SLICE_X5Y117         LUT6 (Prop_lut6_I4_O)        0.064    -0.124 f  u_ifc_top/u_delay_cy_ws_2/FPGA_APP_DEBUG01[15]_i_3/O
                         net (fo=2, routed)           0.121    -0.003    u_ifc_top/u_get_signal_edge_cs/FPGA_APP_DEBUG01_reg[0]_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.028     0.025 r  u_ifc_top/u_get_signal_edge_cs/FPGA_APP_DEBUG00[15]_i_1/O
                         net (fo=16, routed)          0.206     0.230    u_ifc_top/u_get_signal_edge_cs_n_4
    SLICE_X3Y115         FDRE                                         r  u_ifc_top/FPGA_APP_DEBUG00_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.890    -0.581    u_ifc_top/clk_out1
    SLICE_X3Y115         FDRE                                         r  u_ifc_top/FPGA_APP_DEBUG00_reg[0]/C
                         clock pessimism              0.325    -0.256    
                         clock uncertainty            0.186    -0.070    
    SLICE_X3Y115         FDRE (Hold_fdre_C_CE)        0.010    -0.060    u_ifc_top/FPGA_APP_DEBUG00_reg[0]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.943ns  (logic 1.485ns (37.666%)  route 2.458ns (62.334%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.495     6.738    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.323     8.360    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[29]/C
                         clock pessimism             -0.836     7.524    
                         clock uncertainty           -0.186     7.337    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.304     7.033    u_ifc_top/u_sample_timer1/i5_reg[29]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.943ns  (logic 1.485ns (37.666%)  route 2.458ns (62.334%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.495     6.738    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.323     8.360    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[30]/C
                         clock pessimism             -0.836     7.524    
                         clock uncertainty           -0.186     7.337    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.304     7.033    u_ifc_top/u_sample_timer1/i5_reg[30]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.943ns  (logic 1.485ns (37.666%)  route 2.458ns (62.334%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.495     6.738    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.323     8.360    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[31]/C
                         clock pessimism             -0.836     7.524    
                         clock uncertainty           -0.186     7.337    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.304     7.033    u_ifc_top/u_sample_timer1/i5_reg[31]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.943ns  (logic 1.485ns (37.666%)  route 2.458ns (62.334%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.495     6.738    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.323     8.360    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y122         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[32]/C
                         clock pessimism             -0.836     7.524    
                         clock uncertainty           -0.186     7.337    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.304     7.033    u_ifc_top/u_sample_timer1/i5_reg[32]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.946ns  (logic 1.485ns (37.633%)  route 2.461ns (62.367%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.498     6.742    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.327     8.364    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[17]/C
                         clock pessimism             -0.836     7.528    
                         clock uncertainty           -0.186     7.341    
    SLICE_X9Y119         FDRE (Setup_fdre_C_R)       -0.304     7.037    u_ifc_top/u_sample_timer1/i5_reg[17]
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.946ns  (logic 1.485ns (37.633%)  route 2.461ns (62.367%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.498     6.742    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.327     8.364    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[18]/C
                         clock pessimism             -0.836     7.528    
                         clock uncertainty           -0.186     7.341    
    SLICE_X9Y119         FDRE (Setup_fdre_C_R)       -0.304     7.037    u_ifc_top/u_sample_timer1/i5_reg[18]
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.946ns  (logic 1.485ns (37.633%)  route 2.461ns (62.367%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.498     6.742    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.327     8.364    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[19]/C
                         clock pessimism             -0.836     7.528    
                         clock uncertainty           -0.186     7.341    
    SLICE_X9Y119         FDRE (Setup_fdre_C_R)       -0.304     7.037    u_ifc_top/u_sample_timer1/i5_reg[19]
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.946ns  (logic 1.485ns (37.633%)  route 2.461ns (62.367%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.498     6.742    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.327     8.364    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[20]/C
                         clock pessimism             -0.836     7.528    
                         clock uncertainty           -0.186     7.341    
    SLICE_X9Y119         FDRE (Setup_fdre_C_R)       -0.304     7.037    u_ifc_top/u_sample_timer1/i5_reg[20]
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.900ns  (logic 1.485ns (38.080%)  route 2.415ns (61.920%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 8.359 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.452     6.696    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y123         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.322     8.359    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y123         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[33]/C
                         clock pessimism             -0.836     7.523    
                         clock uncertainty           -0.186     7.336    
    SLICE_X9Y123         FDRE (Setup_fdre_C_R)       -0.304     7.032    u_ifc_top/u_sample_timer1/i5_reg[33]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.900ns  (logic 1.485ns (38.080%)  route 2.415ns (61.920%))
  Logic Levels:           14  (CARRY4=8 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 8.359 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.460     2.796    u_ifc_top/clk_out1
    SLICE_X14Y119        FDPE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDPE (Prop_fdpe_C_Q)         0.259     3.055 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[4]/Q
                         net (fo=5, routed)           0.363     3.418    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[4]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.461 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.245     3.706    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043     3.749 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.291     4.040    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X12Y119        LUT4 (Prop_lut4_I0_O)        0.043     4.083 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_100/O
                         net (fo=1, routed)           0.000     4.083    u_ifc_top/u_sample_timer1/us_cnt[15]_i_100_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.263 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_95_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_82_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_71_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     4.555 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.365     4.920    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.124     5.044 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.044    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.303 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.303    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.380 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.265     5.646    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.122     5.768 f  u_ifc_top/u_sample_timer1/i5[15]_i_4/O
                         net (fo=18, routed)          0.433     6.201    u_ifc_top/u_sample_timer1/i5[15]_i_4_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.452     6.696    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X9Y123         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.322     8.359    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X9Y123         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[34]/C
                         clock pessimism             -0.836     7.523    
                         clock uncertainty           -0.186     7.336    
    SLICE_X9Y123         FDRE (Setup_fdre_C_R)       -0.304     7.032    u_ifc_top/u_sample_timer1/i5_reg[34]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ifc_top/delay_flag2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.511%)  route 0.528ns (80.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.669    -0.548    u_ifc_top/clk_out1
    SLICE_X1Y118         FDRE                                         r  u_ifc_top/delay_flag2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.100    -0.448 f  u_ifc_top/delay_flag2_reg/Q
                         net (fo=4, routed)           0.528     0.080    u_ifc_top/delay_flag2_reg_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I2_O)        0.028     0.108 r  u_ifc_top/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.108    u_ifc_top/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.887    -0.584    u_ifc_top/clk_out2
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/C
                         clock pessimism              0.325    -0.259    
                         clock uncertainty            0.186    -0.073    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.061    -0.012    u_ifc_top/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.146ns (21.203%)  route 0.543ns (78.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.637    -0.580    u_ifc_top/clk_out1
    SLICE_X8Y117         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.118    -0.462 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.543     0.080    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.028     0.108 r  u_ifc_top/u_sample_timer1/i5[10]_i_1/O
                         net (fo=1, routed)           0.000     0.108    u_ifc_top/u_sample_timer1/i5[10]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.854    -0.617    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X8Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[10]/C
                         clock pessimism              0.325    -0.292    
                         clock uncertainty            0.186    -0.106    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.087    -0.019    u_ifc_top/u_sample_timer1/i5_reg[10]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.146ns (21.203%)  route 0.543ns (78.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.637    -0.580    u_ifc_top/clk_out1
    SLICE_X8Y117         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.118    -0.462 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.543     0.080    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.028     0.108 r  u_ifc_top/u_sample_timer1/i5[11]_i_1/O
                         net (fo=1, routed)           0.000     0.108    u_ifc_top/u_sample_timer1/i5[11]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.854    -0.617    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X8Y119         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[11]/C
                         clock pessimism              0.325    -0.292    
                         clock uncertainty            0.186    -0.106    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.087    -0.019    u_ifc_top/u_sample_timer1/i5_reg[11]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.146ns (22.207%)  route 0.511ns (77.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.665    -0.552    u_ifc_top/clk_out1
    SLICE_X6Y120         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDCE (Prop_fdce_C_Q)         0.118    -0.434 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]/Q
                         net (fo=102, routed)         0.511     0.077    u_ifc_top/u_sample_timer1/clk_o5_reg_0[0]
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.028     0.105 r  u_ifc_top/u_sample_timer1/i5[0]_i_1/O
                         net (fo=1, routed)           0.000     0.105    u_ifc_top/u_sample_timer1/i5[0]_i_1_n_0
    SLICE_X10Y123        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.849    -0.622    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X10Y123        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[0]/C
                         clock pessimism              0.325    -0.297    
                         clock uncertainty            0.186    -0.111    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.087    -0.024    u_ifc_top/u_sample_timer1/i5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.138%)  route 0.541ns (80.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.670    -0.547    u_ifc_top/clk_out1
    SLICE_X0Y117         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.100    -0.447 f  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/Q
                         net (fo=8, routed)           0.541     0.094    u_ifc_top/hs_read
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.028     0.122 r  u_ifc_top/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.122    u_ifc_top/FSM_onehot_cs[5]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.887    -0.584    u_ifc_top/clk_out2
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
                         clock pessimism              0.325    -0.259    
                         clock uncertainty            0.186    -0.073    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.060    -0.013    u_ifc_top/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.040%)  route 0.544ns (80.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.670    -0.547    u_ifc_top/clk_out1
    SLICE_X0Y117         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.100    -0.447 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/Q
                         net (fo=8, routed)           0.544     0.097    u_ifc_top/hs_read
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.028     0.125 r  u_ifc_top/FSM_onehot_cs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.125    u_ifc_top/FSM_onehot_cs[6]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.887    -0.584    u_ifc_top/clk_out2
    SLICE_X0Y118         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
                         clock pessimism              0.325    -0.259    
                         clock uncertainty            0.186    -0.073    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.060    -0.013    u_ifc_top/FSM_onehot_cs_reg[6]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.146ns (20.450%)  route 0.568ns (79.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.637    -0.580    u_ifc_top/clk_out1
    SLICE_X8Y117         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.118    -0.462 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.568     0.106    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X10Y120        LUT6 (Prop_lut6_I2_O)        0.028     0.134 r  u_ifc_top/u_sample_timer1/i5[12]_i_1/O
                         net (fo=1, routed)           0.000     0.134    u_ifc_top/u_sample_timer1/i5[12]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.853    -0.618    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[12]/C
                         clock pessimism              0.325    -0.293    
                         clock uncertainty            0.186    -0.107    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.087    -0.020    u_ifc_top/u_sample_timer1/i5_reg[12]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.146ns (20.450%)  route 0.568ns (79.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.637    -0.580    u_ifc_top/clk_out1
    SLICE_X8Y117         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.118    -0.462 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.568     0.106    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X10Y120        LUT6 (Prop_lut6_I2_O)        0.028     0.134 r  u_ifc_top/u_sample_timer1/i5[13]_i_1/O
                         net (fo=1, routed)           0.000     0.134    u_ifc_top/u_sample_timer1/i5[13]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.853    -0.618    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[13]/C
                         clock pessimism              0.325    -0.293    
                         clock uncertainty            0.186    -0.107    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.087    -0.020    u_ifc_top/u_sample_timer1/i5_reg[13]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.146ns (20.336%)  route 0.572ns (79.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.637    -0.580    u_ifc_top/clk_out1
    SLICE_X8Y117         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.118    -0.462 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.572     0.110    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X10Y120        LUT6 (Prop_lut6_I2_O)        0.028     0.138 r  u_ifc_top/u_sample_timer1/i5[15]_i_2/O
                         net (fo=1, routed)           0.000     0.138    u_ifc_top/u_sample_timer1/i5[15]_i_2_n_0
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.853    -0.618    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[15]/C
                         clock pessimism              0.325    -0.293    
                         clock uncertainty            0.186    -0.107    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.087    -0.020    u_ifc_top/u_sample_timer1/i5_reg[15]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.146ns (20.195%)  route 0.577ns (79.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.637    -0.580    u_ifc_top/clk_out1
    SLICE_X8Y117         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDCE (Prop_fdce_C_Q)         0.118    -0.462 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.577     0.115    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X10Y120        LUT6 (Prop_lut6_I2_O)        0.028     0.143 r  u_ifc_top/u_sample_timer1/i5[1]_i_1/O
                         net (fo=1, routed)           0.000     0.143    u_ifc_top/u_sample_timer1/i5[1]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.853    -0.618    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X10Y120        FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[1]/C
                         clock pessimism              0.325    -0.293    
                         clock uncertainty            0.186    -0.107    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.087    -0.020    u_ifc_top/u_sample_timer1/i5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[12][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.359ns (10.004%)  route 3.230ns (89.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.744     1.436    u_ifc_top/sm_rstn_reg
    SLICE_X38Y111        FDCE                                         f  u_ifc_top/data_period_reg[12][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.320     3.357    u_ifc_top/clk_out1
    SLICE_X38Y111        FDCE                                         r  u_ifc_top/data_period_reg[12][10]/C
                         clock pessimism             -0.836     2.521    
                         clock uncertainty           -0.186     2.334    
    SLICE_X38Y111        FDCE (Recov_fdce_C_CLR)     -0.154     2.180    u_ifc_top/data_period_reg[12][10]
  -------------------------------------------------------------------
                         required time                          2.180    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[11][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.359ns (10.192%)  route 3.163ns (89.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.678     1.370    u_ifc_top/sm_rstn_reg
    SLICE_X36Y108        FDCE                                         f  u_ifc_top/data_period_reg[11][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.324     3.361    u_ifc_top/clk_out1
    SLICE_X36Y108        FDCE                                         r  u_ifc_top/data_period_reg[11][9]/C
                         clock pessimism             -0.836     2.525    
                         clock uncertainty           -0.186     2.338    
    SLICE_X36Y108        FDCE (Recov_fdce_C_CLR)     -0.212     2.126    u_ifc_top/data_period_reg[11][9]
  -------------------------------------------------------------------
                         required time                          2.126    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[8][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.359ns (10.216%)  route 3.155ns (89.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.670     1.362    u_ifc_top/sm_rstn_reg
    SLICE_X36Y107        FDCE                                         f  u_ifc_top/data_period_reg[8][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.325     3.362    u_ifc_top/clk_out1
    SLICE_X36Y107        FDCE                                         r  u_ifc_top/data_period_reg[8][12]/C
                         clock pessimism             -0.836     2.526    
                         clock uncertainty           -0.186     2.339    
    SLICE_X36Y107        FDCE (Recov_fdce_C_CLR)     -0.212     2.127    u_ifc_top/data_period_reg[8][12]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[8][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.359ns (10.216%)  route 3.155ns (89.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.670     1.362    u_ifc_top/sm_rstn_reg
    SLICE_X36Y107        FDCE                                         f  u_ifc_top/data_period_reg[8][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.325     3.362    u_ifc_top/clk_out1
    SLICE_X36Y107        FDCE                                         r  u_ifc_top/data_period_reg[8][9]/C
                         clock pessimism             -0.836     2.526    
                         clock uncertainty           -0.186     2.339    
    SLICE_X36Y107        FDCE (Recov_fdce_C_CLR)     -0.212     2.127    u_ifc_top/data_period_reg[8][9]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[11][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.359ns (10.219%)  route 3.154ns (89.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.669     1.361    u_ifc_top/sm_rstn_reg
    SLICE_X36Y105        FDCE                                         f  u_ifc_top/data_period_reg[11][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.326     3.363    u_ifc_top/clk_out1
    SLICE_X36Y105        FDCE                                         r  u_ifc_top/data_period_reg[11][12]/C
                         clock pessimism             -0.836     2.527    
                         clock uncertainty           -0.186     2.340    
    SLICE_X36Y105        FDCE (Recov_fdce_C_CLR)     -0.212     2.128    u_ifc_top/data_period_reg[11][12]
  -------------------------------------------------------------------
                         required time                          2.128    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[9][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.359ns (10.222%)  route 3.153ns (89.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.668     1.360    u_ifc_top/sm_rstn_reg
    SLICE_X37Y107        FDCE                                         f  u_ifc_top/data_period_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.325     3.362    u_ifc_top/clk_out1
    SLICE_X37Y107        FDCE                                         r  u_ifc_top/data_period_reg[9][12]/C
                         clock pessimism             -0.836     2.526    
                         clock uncertainty           -0.186     2.339    
    SLICE_X37Y107        FDCE (Recov_fdce_C_CLR)     -0.212     2.127    u_ifc_top/data_period_reg[9][12]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[9][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.359ns (10.222%)  route 3.153ns (89.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.668     1.360    u_ifc_top/sm_rstn_reg
    SLICE_X37Y107        FDCE                                         f  u_ifc_top/data_period_reg[9][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.325     3.362    u_ifc_top/clk_out1
    SLICE_X37Y107        FDCE                                         r  u_ifc_top/data_period_reg[9][9]/C
                         clock pessimism             -0.836     2.526    
                         clock uncertainty           -0.186     2.339    
    SLICE_X37Y107        FDCE (Recov_fdce_C_CLR)     -0.212     2.127    u_ifc_top/data_period_reg[9][9]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[14][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.359ns (10.225%)  route 3.152ns (89.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.667     1.359    u_ifc_top/sm_rstn_reg
    SLICE_X37Y105        FDCE                                         f  u_ifc_top/data_period_reg[14][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.326     3.363    u_ifc_top/clk_out1
    SLICE_X37Y105        FDCE                                         r  u_ifc_top/data_period_reg[14][12]/C
                         clock pessimism             -0.836     2.527    
                         clock uncertainty           -0.186     2.340    
    SLICE_X37Y105        FDCE (Recov_fdce_C_CLR)     -0.212     2.128    u_ifc_top/data_period_reg[14][12]
  -------------------------------------------------------------------
                         required time                          2.128    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.359ns (10.248%)  route 3.144ns (89.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 3.358 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.659     1.351    u_ifc_top/sm_rstn_reg
    SLICE_X39Y110        FDCE                                         f  u_ifc_top/data_period_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.321     3.358    u_ifc_top/clk_out1
    SLICE_X39Y110        FDCE                                         r  u_ifc_top/data_period_reg[6][10]/C
                         clock pessimism             -0.836     2.522    
                         clock uncertainty           -0.186     2.335    
    SLICE_X39Y110        FDCE (Recov_fdce_C_CLR)     -0.212     2.123    u_ifc_top/data_period_reg[6][10]
  -------------------------------------------------------------------
                         required time                          2.123    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[6][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.359ns (10.248%)  route 3.144ns (89.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 3.358 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        2.659     1.351    u_ifc_top/sm_rstn_reg
    SLICE_X39Y110        FDCE                                         f  u_ifc_top/data_period_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.321     3.358    u_ifc_top/clk_out1
    SLICE_X39Y110        FDCE                                         r  u_ifc_top/data_period_reg[6][9]/C
                         clock pessimism             -0.836     2.522    
                         clock uncertainty           -0.186     2.335    
    SLICE_X39Y110        FDCE (Recov_fdce_C_CLR)     -0.212     2.123    u_ifc_top/data_period_reg[6][9]
  -------------------------------------------------------------------
                         required time                          2.123    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.171ns (23.799%)  route 0.548ns (76.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.300     0.165    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]_0
    SLICE_X4Y121         FDCE                                         f  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.883    -0.588    u_ifc_top/u_get_signal_edge_clk_sencond/clk_out1
    SLICE_X4Y121         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.263    
                         clock uncertainty            0.186    -0.077    
    SLICE_X4Y121         FDCE (Remov_fdce_C_CLR)     -0.069    -0.146    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.394%)  route 0.593ns (77.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.345     0.210    u_ifc_top/sm_rstn_reg
    SLICE_X6Y120         FDCE                                         f  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.884    -0.587    u_ifc_top/clk_out1
    SLICE_X6Y120         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]/C
                         clock pessimism              0.325    -0.262    
                         clock uncertainty            0.186    -0.076    
    SLICE_X6Y120         FDCE (Remov_fdce_C_CLR)     -0.050    -0.126    u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.171ns (22.853%)  route 0.577ns (77.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.330     0.195    u_ifc_top/sm_rstn_reg
    SLICE_X3Y119         FDCE                                         f  u_ifc_top/regd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.886    -0.585    u_ifc_top/clk_out1
    SLICE_X3Y119         FDCE                                         r  u_ifc_top/regd_reg[0]/C
                         clock pessimism              0.325    -0.260    
                         clock uncertainty            0.186    -0.074    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.069    -0.143    u_ifc_top/regd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.171ns (22.853%)  route 0.577ns (77.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.330     0.195    u_ifc_top/sm_rstn_reg
    SLICE_X3Y119         FDCE                                         f  u_ifc_top/regd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.886    -0.585    u_ifc_top/clk_out1
    SLICE_X3Y119         FDCE                                         r  u_ifc_top/regd_reg[1]/C
                         clock pessimism              0.325    -0.260    
                         clock uncertainty            0.186    -0.074    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.069    -0.143    u_ifc_top/regd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.171ns (21.040%)  route 0.642ns (78.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.395     0.260    u_ifc_top/sm_rstn_reg
    SLICE_X6Y119         FDCE                                         f  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.885    -0.586    u_ifc_top/clk_out1
    SLICE_X6Y119         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]/C
                         clock pessimism              0.325    -0.261    
                         clock uncertainty            0.186    -0.075    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.050    -0.125    u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.171ns (21.040%)  route 0.642ns (78.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.395     0.260    u_ifc_top/sm_rstn_reg
    SLICE_X6Y119         FDCE                                         f  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.885    -0.586    u_ifc_top/clk_out1
    SLICE_X6Y119         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[3]/C
                         clock pessimism              0.325    -0.261    
                         clock uncertainty            0.186    -0.075    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.050    -0.125    u_ifc_top/FPGA_HANDSHAKE_CHANNEL1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.171ns (20.856%)  route 0.649ns (79.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.402     0.267    u_ifc_top/sm_rstn_reg
    SLICE_X4Y118         FDCE                                         f  u_ifc_top/regd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.886    -0.585    u_ifc_top/clk_out1
    SLICE_X4Y118         FDCE                                         r  u_ifc_top/regd_reg[3]/C
                         clock pessimism              0.325    -0.260    
                         clock uncertainty            0.186    -0.074    
    SLICE_X4Y118         FDCE (Remov_fdce_C_CLR)     -0.069    -0.143    u_ifc_top/regd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_STATUS_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.171ns (20.564%)  route 0.661ns (79.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.413     0.278    u_ifc_top/sm_rstn_reg
    SLICE_X3Y116         FDCE                                         f  u_ifc_top/FPGA_SYS_STA_STATUS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.889    -0.582    u_ifc_top/clk_out1
    SLICE_X3Y116         FDCE                                         r  u_ifc_top/FPGA_SYS_STA_STATUS_reg[3]/C
                         clock pessimism              0.325    -0.257    
                         clock uncertainty            0.186    -0.071    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.069    -0.140    u_ifc_top/FPGA_SYS_STA_STATUS_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_delay_cy_oe_ne_3/signal_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.171ns (20.564%)  route 0.661ns (79.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.413     0.278    u_ifc_top/u_delay_cy_oe_ne_3/signal_out_reg_1
    SLICE_X3Y116         FDCE                                         f  u_ifc_top/u_delay_cy_oe_ne_3/signal_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.889    -0.582    u_ifc_top/u_delay_cy_oe_ne_3/clk_out1
    SLICE_X3Y116         FDCE                                         r  u_ifc_top/u_delay_cy_oe_ne_3/signal_out_reg/C
                         clock pessimism              0.325    -0.257    
                         clock uncertainty            0.186    -0.071    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.069    -0.140    u_ifc_top/u_delay_cy_oe_ne_3/signal_out_reg
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIH_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.171ns (19.739%)  route 0.695ns (80.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.448     0.313    u_ifc_top/sm_rstn_reg
    SLICE_X6Y118         FDCE                                         f  u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIH_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.886    -0.585    u_ifc_top/clk_out1
    SLICE_X6Y118         FDCE                                         r  u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIH_reg[0]/C
                         clock pessimism              0.325    -0.260    
                         clock uncertainty            0.186    -0.074    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.050    -0.124    u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIH_reg[0]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.359ns (6.853%)  route 4.880ns (93.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.394     3.086    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X12Y89         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X12Y89         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[1]/C
                         clock pessimism             -0.686     7.855    
                         clock uncertainty           -0.066     7.788    
    SLICE_X12Y89         FDCE (Recov_fdce_C_CLR)     -0.154     7.634    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[1]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.359ns (6.853%)  route 4.880ns (93.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.394     3.086    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X12Y89         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X12Y89         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[3]/C
                         clock pessimism             -0.686     7.855    
                         clock uncertainty           -0.066     7.788    
    SLICE_X12Y89         FDCE (Recov_fdce_C_CLR)     -0.154     7.634    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.359ns (6.853%)  route 4.880ns (93.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.394     3.086    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X12Y89         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X12Y89         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[4]/C
                         clock pessimism             -0.686     7.855    
                         clock uncertainty           -0.066     7.788    
    SLICE_X12Y89         FDCE (Recov_fdce_C_CLR)     -0.154     7.634    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.359ns (6.954%)  route 4.804ns (93.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.319     3.011    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X13Y90         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.505     8.542    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X13Y90         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[6]/C
                         clock pessimism             -0.686     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X13Y90         FDCE (Recov_fdce_C_CLR)     -0.212     7.577    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[6]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.359ns (6.954%)  route 4.804ns (93.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.319     3.011    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X13Y90         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.505     8.542    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X13Y90         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[7]/C
                         clock pessimism             -0.686     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X13Y90         FDCE (Recov_fdce_C_CLR)     -0.212     7.577    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[7]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/dac_val_reg[0][12]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.359ns (6.970%)  route 4.791ns (93.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.306     2.998    u_analog_top/signal_out_reg
    SLICE_X10Y92         FDPE                                         f  u_analog_top/dac_val_reg[0][12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.506     8.543    u_analog_top/clk_out2
    SLICE_X10Y92         FDPE                                         r  u_analog_top/dac_val_reg[0][12]/C
                         clock pessimism             -0.686     7.857    
                         clock uncertainty           -0.066     7.790    
    SLICE_X10Y92         FDPE (Recov_fdpe_C_PRE)     -0.187     7.603    u_analog_top/dac_val_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.603    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.359ns (6.970%)  route 4.791ns (93.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.306     2.998    u_analog_top/signal_out_reg
    SLICE_X10Y92         FDCE                                         f  u_analog_top/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.506     8.543    u_analog_top/clk_out2
    SLICE_X10Y92         FDCE                                         r  u_analog_top/i_reg[2]/C
                         clock pessimism             -0.686     7.857    
                         clock uncertainty           -0.066     7.790    
    SLICE_X10Y92         FDCE (Recov_fdce_C_CLR)     -0.187     7.603    u_analog_top/i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.603    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.359ns (6.954%)  route 4.804ns (93.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.319     3.011    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X12Y90         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.505     8.542    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X12Y90         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[2]/C
                         clock pessimism             -0.686     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.154     7.635    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.359ns (6.954%)  route 4.804ns (93.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.319     3.011    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[1][0]_0
    SLICE_X12Y90         FDCE                                         f  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.505     8.542    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X12Y90         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[5]/C
                         clock pessimism             -0.686     7.856    
                         clock uncertainty           -0.066     7.789    
    SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.154     7.635    u_analog_top/u_dac_ad5676/u_initial_ad5676/ticks_reg[5]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.359ns (6.970%)  route 4.791ns (93.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.512    -2.152    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236    -1.916 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.485    -1.431    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.123    -1.308 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        4.306     2.998    u_analog_top/signal_out_reg
    SLICE_X10Y92         FDCE                                         f  u_analog_top/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.506     8.543    u_analog_top/clk_out2
    SLICE_X10Y92         FDCE                                         r  u_analog_top/i_reg[1]/C
                         clock pessimism             -0.686     7.857    
                         clock uncertainty           -0.066     7.790    
    SLICE_X10Y92         FDCE (Recov_fdce_C_CLR)     -0.154     7.636    u_analog_top/i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.171ns (22.941%)  route 0.574ns (77.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.327     0.192    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X0Y122         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.883    -0.588    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X0Y122         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[1]/C
                         clock pessimism              0.066    -0.522    
    SLICE_X0Y122         FDCE (Remov_fdce_C_CLR)     -0.069    -0.591    u_ifc_top/u_sample_timer2/us_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.171ns (22.941%)  route 0.574ns (77.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.327     0.192    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X0Y122         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.883    -0.588    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X0Y122         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[2]/C
                         clock pessimism              0.066    -0.522    
    SLICE_X0Y122         FDCE (Remov_fdce_C_CLR)     -0.069    -0.591    u_ifc_top/u_sample_timer2/us_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.385%)  route 0.593ns (77.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.346     0.211    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X5Y122         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.882    -0.589    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X5Y122         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[0]/C
                         clock pessimism              0.047    -0.542    
    SLICE_X5Y122         FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    u_ifc_top/u_sample_timer2/us_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.385%)  route 0.593ns (77.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.346     0.211    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X5Y122         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.882    -0.589    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X5Y122         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[3]/C
                         clock pessimism              0.047    -0.542    
    SLICE_X5Y122         FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    u_ifc_top/u_sample_timer2/us_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.385%)  route 0.593ns (77.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.346     0.211    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X5Y122         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.882    -0.589    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X5Y122         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[4]/C
                         clock pessimism              0.047    -0.542    
    SLICE_X5Y122         FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    u_ifc_top/u_sample_timer2/us_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.385%)  route 0.593ns (77.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.346     0.211    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X5Y122         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.882    -0.589    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X5Y122         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[6]/C
                         clock pessimism              0.047    -0.542    
    SLICE_X5Y122         FDCE (Remov_fdce_C_CLR)     -0.069    -0.611    u_ifc_top/u_sample_timer2/us_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.171ns (21.419%)  route 0.627ns (78.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.380     0.245    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X0Y124         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.880    -0.591    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X0Y124         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[10]/C
                         clock pessimism              0.066    -0.525    
    SLICE_X0Y124         FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    u_ifc_top/u_sample_timer2/us_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.171ns (21.419%)  route 0.627ns (78.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.380     0.245    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X0Y124         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.880    -0.591    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X0Y124         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[11]/C
                         clock pessimism              0.066    -0.525    
    SLICE_X0Y124         FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    u_ifc_top/u_sample_timer2/us_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.171ns (21.419%)  route 0.627ns (78.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.380     0.245    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X0Y124         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.880    -0.591    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X0Y124         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[9]/C
                         clock pessimism              0.066    -0.525    
    SLICE_X0Y124         FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    u_ifc_top/u_sample_timer2/us_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer1/us_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.171ns (21.080%)  route 0.640ns (78.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.664    -0.553    clk_100M
    SLICE_X6Y121         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.107    -0.446 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.247    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1778, routed)        0.393     0.258    u_ifc_top/u_sample_timer1/sm_rstn_reg
    SLICE_X6Y123         FDCE                                         f  u_ifc_top/u_sample_timer1/us_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.880    -0.591    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X6Y123         FDCE                                         r  u_ifc_top/u_sample_timer1/us_cnt_reg[1]/C
                         clock pessimism              0.047    -0.544    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    u_ifc_top/u_sample_timer1/us_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.852    





