Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Wed May 11 00:42:59 2022
| Host         : LG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 5.459ns (56.424%)  route 4.216ns (43.576%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.524     2.990    b_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.114 r  s_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.781    carry_2
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.152     3.933 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.025     5.958    cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.717     9.674 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     9.674    cout
    W18                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 5.223ns (55.980%)  route 4.107ns (44.020%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.524     2.990    b_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.114 r  s_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.781    carry_2
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.124     3.905 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.821    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.330 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.330    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 5.107ns (54.866%)  route 4.201ns (45.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.567     3.020    a_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     3.144 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634     5.778    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.307 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.307    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 5.312ns (60.659%)  route 3.445ns (39.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.567     3.020    a_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.152     3.172 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.050    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.756 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.756    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 5.091ns (58.621%)  route 3.594ns (41.379%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.529     2.995    b_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.119 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.184    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.685 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.685    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.479ns (62.252%)  route 0.897ns (37.748%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.403     0.635    a_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.680 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.174    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.376 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.376    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.472ns (61.272%)  route 0.930ns (38.728%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.500     0.716    a_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.761 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.192    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.402 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.402    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.529ns (62.535%)  route 0.916ns (37.465%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           0.500     0.719    b_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.042     0.761 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.177    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.445 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.445    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.536ns (61.280%)  route 0.971ns (38.720%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.500     0.716    a_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.043     0.759 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.471     1.230    cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.507 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.507    cout
    W18                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.510ns (57.252%)  route 1.127ns (42.748%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           0.405     0.639    b_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     0.684 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.406    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.637 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.637    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





