{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@46:56@HdlIdDef", "wire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_ad5766/axi_ad5766.v@111:121", "\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n"], ["hdl/library/axi_sysid/axi_sysid.v@47:57", "wire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@116:126", "\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@242:252", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@108:118", "  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@121:131", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@112:122", "  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n"], ["hdl/library/axi_tdd/axi_tdd.v@98:108", "  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@108:118", "  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@111:121", "  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_sysid/axi_sysid.v@48:58", "wire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\nassign rom_addr = up_raddr_s [ROM_ADDR_BITS-1:0];\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@110:120", "  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n"], ["hdl/library/axi_sysid/axi_sysid.v@41:51", "reg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@110:120", "  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@243:253", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@124:134", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@117:127", "  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n"], ["hdl/library/data_offload/data_offload.v@160:170", "  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@43:53", "reg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@109:119", "  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@115:125", "\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@44:54", "reg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@107:117", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@79:89", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@91:101", "  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@110:120", "  wire up_rstn;\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@45:55", "\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_tdd/axi_tdd.v@99:109", "  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n  wire    [31:0]    up_rdata;\n  wire              up_rack;\n\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@42:52", "reg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\n"], ["hdl/library/data_offload/data_offload.v@159:169", "  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@108:118", "  // internal clocks & resets\n  wire up_clk;\n  wire up_rstn;\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n"]], "Diff Content": {"Delete": [[51, "wire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\n"]], "Add": []}}