Analysis & Synthesis report for top
Sat Nov 30 23:53:44 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_3dh1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top
 18. Parameter Settings for User Entity Instance: display_out:dc|vga:v|simple_counter:row_counter
 19. Parameter Settings for User Entity Instance: display_out:dc|vga:v|simple_counter:col_counter
 20. Parameter Settings for User Entity Instance: display_out:dc|row_hold:rh|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: pll_psx:pl|altpll:altpll_component
 22. Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_mult:Mult1
 26. altsyncram Parameter Settings by Entity Instance
 27. altpll Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "pll_psx:pl"
 30. Port Connectivity Checks: "display_out:dc|vga:v|simple_counter:col_counter"
 31. Port Connectivity Checks: "display_out:dc"
 32. Port Connectivity Checks: "vram_control:vc"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 30 23:53:44 2013     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; top                                       ;
; Top-level Entity Name              ; top                                       ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,006                                     ;
;     Total combinational functions  ; 898                                       ;
;     Dedicated logic registers      ; 279                                       ;
; Total registers                    ; 279                                       ;
; Total pins                         ; 111                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 15,360                                    ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; display_out.sv                   ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/display_out.sv             ;         ;
; vram_control.sv                  ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/vram_control.sv            ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/vga.sv                     ;         ;
; test_vram_orig.sv                ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/test_vram_orig.sv          ;         ;
; row_hold.v                       ; yes             ; User Wizard-Generated File   ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/row_hold.v                 ;         ;
; pll_psx.v                        ; yes             ; User Wizard-Generated File   ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/pll_psx.v                  ;         ;
; Library.sv                       ; yes             ; User SystemVerilog HDL File  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/Library.sv                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/aglobal121.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_3dh1.tdf           ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/altsyncram_3dh1.tdf     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/pll_psx_altpll.v              ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/pll_psx_altpll.v        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/lpm_divide_dkm.tdf      ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/sign_div_unsign_5nh.tdf ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/alt_u_div_u9f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/lpm_divide_5jm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/alt_u_div_e7f.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/multcore.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; db/mult_oct.tdf                  ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/mult_oct.tdf            ;         ;
; db/mult_obt.tdf                  ; yes             ; Auto-Generated Megafunction  ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/db/mult_obt.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,006 ;
;                                             ;       ;
; Total combinational functions               ; 898   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 272   ;
;     -- 3 input functions                    ; 148   ;
;     -- <=2 input functions                  ; 478   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 686   ;
;     -- arithmetic mode                      ; 212   ;
;                                             ;       ;
; Total registers                             ; 279   ;
;     -- Dedicated logic registers            ; 279   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 111   ;
; Total memory bits                           ; 15360 ;
; Embedded Multiplier 9-bit elements          ; 4     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 280   ;
; Total fan-out                               ; 3943  ;
; Average fan-out                             ; 2.71  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 898 (144)         ; 279 (147)    ; 15360       ; 4            ; 0       ; 2         ; 111  ; 0            ; |top                                                                                                                ;              ;
;    |display_out:dc|                          ; 661 (129)         ; 96 (75)      ; 15360       ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|display_out:dc                                                                                                 ;              ;
;       |lpm_divide:Div0|                      ; 252 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_dkm:auto_generated|     ; 252 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                   ;              ;
;             |sign_div_unsign_5nh:divider|    ; 252 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                       ;              ;
;                |alt_u_div_u9f:divider|       ; 252 (252)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ;              ;
;       |lpm_divide:Div1|                      ; 237 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_5jm:auto_generated|     ; 237 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                   ;              ;
;             |sign_div_unsign_tlh:divider|    ; 237 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                       ;              ;
;                |alt_u_div_e7f:divider|       ; 237 (237)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ;              ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|display_out:dc|lpm_mult:Mult0                                                                                  ;              ;
;          |mult_oct:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|display_out:dc|lpm_mult:Mult0|mult_oct:auto_generated                                                          ;              ;
;       |lpm_mult:Mult1|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|display_out:dc|lpm_mult:Mult1                                                                                  ;              ;
;          |mult_obt:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|display_out:dc|lpm_mult:Mult1|mult_obt:auto_generated                                                          ;              ;
;       |row_hold:rh|                          ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|row_hold:rh                                                                                     ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component                                                     ;              ;
;             |altsyncram_3dh1:auto_generated| ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_3dh1:auto_generated                      ;              ;
;       |vga:v|                                ; 43 (11)           ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|vga:v                                                                                           ;              ;
;          |simple_counter:col_counter|        ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|vga:v|simple_counter:col_counter                                                                ;              ;
;          |simple_counter:row_counter|        ; 21 (21)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display_out:dc|vga:v|simple_counter:row_counter                                                                ;              ;
;    |pll_psx:pl|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_psx:pl                                                                                                     ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_psx:pl|altpll:altpll_component                                                                             ;              ;
;          |pll_psx_altpll:auto_generated|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_psx:pl|altpll:altpll_component|pll_psx_altpll:auto_generated                                               ;              ;
;    |vram_control:vc|                         ; 93 (93)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vram_control:vc                                                                                                ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_3dh1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 640          ; 24           ; --           ; --           ; 15360 ; None ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|display_out:dc|row_hold:rh ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/row_hold.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top|pll_psx:pl                 ; /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/pll_psx.v  ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+-------------------------------------------------+------------------------------------------+
; Register name                                   ; Reason for Removal                       ;
+-------------------------------------------------+------------------------------------------+
; display_out:dc|dis_w_hold[0..6,8]               ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|dis_h_hold[0..4,9]               ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|x_tl_hold[2..9]                  ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|y_tl_hold[2..9]                  ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_x[20..31]                   ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_y[20..31]                   ; Stuck at GND due to stuck port data_in   ;
; vram_control:vc|VGA_data_hold[15..31]           ; Lost fanout                              ;
; vram_control:vc|count_24[0,1]                   ; Lost fanout                              ;
; display_out:dc|storing_color[0..2,8..10,16..18] ; Stuck at GND due to stuck port data_in   ;
; color[7][22]                                    ; Merged with color[2][5]                  ;
; color[7][19]                                    ; Merged with color[5][14]                 ;
; color[7][14]                                    ; Merged with color[1][19]                 ;
; color[7][12]                                    ; Merged with color[3][12]                 ;
; color[7][5]                                     ; Merged with color[4][22]                 ;
; color[6][22]                                    ; Merged with color[1][5]                  ;
; color[6][19]                                    ; Merged with color[4][14]                 ;
; color[6][14]                                    ; Merged with color[0][19]                 ;
; color[6][12]                                    ; Merged with color[2][12]                 ;
; color[6][5]                                     ; Merged with color[3][22]                 ;
; color[5][22]                                    ; Merged with color[0][5]                  ;
; color[5][19]                                    ; Merged with color[3][14]                 ;
; color[5][12]                                    ; Merged with color[1][12]                 ;
; color[5][5]                                     ; Merged with color[2][22]                 ;
; color[4][19]                                    ; Merged with color[2][14]                 ;
; color[4][12]                                    ; Merged with color[0][12]                 ;
; color[4][5]                                     ; Merged with color[1][22]                 ;
; color[3][19]                                    ; Merged with color[1][14]                 ;
; color[3][5]                                     ; Merged with color[0][22]                 ;
; color[2][19]                                    ; Merged with color[0][14]                 ;
; display_out:dc|dis_h_hold[6..8]                 ; Merged with display_out:dc|dis_h_hold[5] ;
; display_out:dc|dis_w_hold[7,9]                  ; Merged with display_out:dc|dis_h_hold[5] ;
; display_out:dc|x_tl_hold[0,1]                   ; Merged with display_out:dc|dis_h_hold[5] ;
; display_out:dc|y_tl_hold[0,1]                   ; Merged with display_out:dc|dis_h_hold[5] ;
; display_out:dc|mult_y[19]                       ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_x[0]                        ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_y[0]                        ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_x[1]                        ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_y[1]                        ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_x[2,3]                      ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_y[2,3]                      ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_x[4]                        ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_y[4]                        ; Stuck at GND due to stuck port data_in   ;
; display_out:dc|mult_x[5,6]                      ; Stuck at GND due to stuck port data_in   ;
; Total Number of Removed Registers = 124         ;                                          ;
+-------------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+-----------------------------------+---------------------------+----------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-----------------------------------+---------------------------+----------------------------------------------------------+
; vram_control:vc|VGA_data_hold[31] ; Lost Fanouts              ; vram_control:vc|count_24[1], vram_control:vc|count_24[0] ;
; display_out:dc|dis_h_hold[9]      ; Stuck at GND              ; display_out:dc|mult_y[19]                                ;
;                                   ; due to stuck port data_in ;                                                          ;
+-----------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 279   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 279   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 144   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; display_out:dc|flag                     ; 2       ;
; vram_control:vc|GPU_en                  ; 2       ;
; w_y[1]                                  ; 3       ;
; w_y[0]                                  ; 4       ;
; w_x[1]                                  ; 4       ;
; w_x[0]                                  ; 5       ;
; display_out:dc|flag_ld                  ; 1       ;
; color[3][3]                             ; 2       ;
; color[0][3]                             ; 2       ;
; color[1][3]                             ; 2       ;
; color[2][3]                             ; 2       ;
; color[1][4]                             ; 2       ;
; color[0][5]                             ; 2       ;
; color[1][5]                             ; 2       ;
; color[2][5]                             ; 2       ;
; color[0][6]                             ; 2       ;
; color[3][7]                             ; 2       ;
; color[0][7]                             ; 2       ;
; color[1][7]                             ; 2       ;
; color[0][11]                            ; 2       ;
; color[3][11]                            ; 2       ;
; color[1][11]                            ; 2       ;
; color[2][11]                            ; 2       ;
; color[3][12]                            ; 2       ;
; color[0][12]                            ; 2       ;
; color[2][12]                            ; 2       ;
; color[1][13]                            ; 2       ;
; color[3][14]                            ; 2       ;
; color[0][14]                            ; 3       ;
; color[2][14]                            ; 2       ;
; color[0][15]                            ; 2       ;
; color[3][15]                            ; 2       ;
; color[1][15]                            ; 2       ;
; color[0][19]                            ; 2       ;
; color[1][19]                            ; 2       ;
; color[0][20]                            ; 2       ;
; color[1][20]                            ; 2       ;
; color[3][21]                            ; 2       ;
; color[0][21]                            ; 2       ;
; color[2][22]                            ; 2       ;
; color[0][23]                            ; 2       ;
; color[4][3]                             ; 1       ;
; color[4][4]                             ; 1       ;
; color[4][7]                             ; 1       ;
; color[4][13]                            ; 1       ;
; color[4][21]                            ; 1       ;
; color[4][23]                            ; 1       ;
; color[5][14]                            ; 1       ;
; color[5][21]                            ; 1       ;
; color[5][23]                            ; 1       ;
; color[6][3]                             ; 1       ;
; color[6][4]                             ; 1       ;
; color[6][7]                             ; 1       ;
; color[6][11]                            ; 1       ;
; color[6][15]                            ; 1       ;
; color[6][20]                            ; 1       ;
; color[6][21]                            ; 1       ;
; color[7][6]                             ; 1       ;
; color[7][21]                            ; 1       ;
; color[7][23]                            ; 1       ;
; Total number of inverted registers = 60 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|display_out:dc|vga:v|simple_counter:row_counter|Q[3] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|w_y[3]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|w_x[5]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|w_y[0]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|w_x[1]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|display_out:dc|future_x[9]                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|display_out:dc|row_addr[8]                           ;
; 6:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |top|vram_control:vc|SRAM_ADDR[1]                         ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; No         ; |top|vram_control:vc|sram_dq_out[1]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_3dh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top                                                                                                                                                                 ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                            ; Type            ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; color_order    ; 111011100101010101000100011101111101110110011001111011110100010100100011101010100011001110011001001000101101110110001000010011110101111100101111000111011010101110111101101110101101111111101101 ; Unsigned Binary ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_out:dc|vga:v|simple_counter:row_counter ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_out:dc|vga:v|simple_counter:col_counter ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_out:dc|row_hold:rh|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 24                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_3dh1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_psx:pl|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_psx ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 133333333                 ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 33333333                  ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 50000000                  ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 50000000                  ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; pll_psx_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 9              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_out:dc|lpm_mult:Mult1      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_obt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; display_out:dc|row_hold:rh|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 24                                                         ;
;     -- NUMWORDS_A                         ; 640                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll_psx:pl|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 2                             ;
; Entity Instance                       ; display_out:dc|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 20                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; display_out:dc|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                             ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 19                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_psx:pl"                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "display_out:dc|vga:v|simple_counter:col_counter" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_out:dc"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; enable      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_tl[1..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_tl[9..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y_tl[1..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y_tl[9..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dis_w[6..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dis_w[9]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dis_w[8]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; dis_w[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dis_h[8..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dis_h[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dis_h[9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; blk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "vram_control:vc"       ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; x_tl[1..0]      ; Input ; Info     ; Stuck at VCC ;
; x_tl[9..2]      ; Input ; Info     ; Stuck at GND ;
; y_tl[1..0]      ; Input ; Info     ; Stuck at VCC ;
; y_tl[9..2]      ; Input ; Info     ; Stuck at GND ;
; dis_w[6..0]     ; Input ; Info     ; Stuck at GND ;
; dis_w[9]        ; Input ; Info     ; Stuck at VCC ;
; dis_w[8]        ; Input ; Info     ; Stuck at GND ;
; dis_w[7]        ; Input ; Info     ; Stuck at VCC ;
; color_mode      ; Input ; Info     ; Stuck at GND ;
; GPU_data_in[15] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Nov 30 23:53:39 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display_test -c top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file display_out.sv
    Info (12023): Found entity 1: display_out
Info (12021): Found 1 design units, including 1 entities, in source file vram_control.sv
    Info (12023): Found entity 1: vram_control
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga
Info (12021): Found 1 design units, including 1 entities, in source file test_vram_orig.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file row_hold.v
    Info (12023): Found entity 1: row_hold
Info (12021): Found 1 design units, including 1 entities, in source file pll_psx.v
    Info (12023): Found entity 1: pll_psx
Warning (12090): Entity "mux" obtained from "Library.sv" instead of from Quartus II megafunction library
Info (12021): Found 14 design units, including 14 entities, in source file Library.sv
    Info (12023): Found entity 1: comparator
    Info (12023): Found entity 2: adder
    Info (12023): Found entity 3: mux
    Info (12023): Found entity 4: mux2to1
    Info (12023): Found entity 5: decoder
    Info (12023): Found entity 6: priority_encoder
    Info (12023): Found entity 7: register
    Info (12023): Found entity 8: counter
    Info (12023): Found entity 9: count_by_2
    Info (12023): Found entity 10: simple_counter
    Info (12023): Found entity 11: shift_register
    Info (12023): Found entity 12: range_check
    Info (12023): Found entity 13: offset_check
    Info (12023): Found entity 14: game_clock_generator
Info (12021): Found 1 design units, including 1 entities, in source file blocky.v
    Info (12023): Found entity 1: blocky
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LEDR[17..16]" at test_vram_orig.sv(23) has no driver
Info (12128): Elaborating entity "vram_control" for hierarchy "vram_control:vc"
Info (12128): Elaborating entity "display_out" for hierarchy "display_out:dc"
Warning (10230): Verilog HDL assignment warning at display_out.sv(134): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at display_out.sv(136): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at display_out.sv(193): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at display_out.sv(194): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "vga" for hierarchy "display_out:dc|vga:v"
Info (12128): Elaborating entity "simple_counter" for hierarchy "display_out:dc|vga:v|simple_counter:row_counter"
Info (12128): Elaborating entity "simple_counter" for hierarchy "display_out:dc|vga:v|simple_counter:col_counter"
Info (12128): Elaborating entity "row_hold" for hierarchy "display_out:dc|row_hold:rh"
Info (12128): Elaborating entity "altsyncram" for hierarchy "display_out:dc|row_hold:rh|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "display_out:dc|row_hold:rh|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "display_out:dc|row_hold:rh|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3dh1.tdf
    Info (12023): Found entity 1: altsyncram_3dh1
Info (12128): Elaborating entity "altsyncram_3dh1" for hierarchy "display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_3dh1:auto_generated"
Info (12128): Elaborating entity "pll_psx" for hierarchy "pll_psx:pl"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_psx:pl|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_psx:pl|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_psx:pl|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33333333"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50000000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "133333333"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_psx"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_psx_altpll.v
    Info (12023): Found entity 1: pll_psx_altpll
Info (12128): Elaborating entity "pll_psx_altpll" for hierarchy "pll_psx:pl|altpll:altpll_component|pll_psx_altpll:auto_generated"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_out:dc|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_out:dc|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display_out:dc|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display_out:dc|Mult1"
Info (12130): Elaborated megafunction instantiation "display_out:dc|lpm_divide:Div0"
Info (12133): Instantiated megafunction "display_out:dc|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "display_out:dc|lpm_divide:Div1"
Info (12133): Instantiated megafunction "display_out:dc|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f
Info (12130): Elaborated megafunction instantiation "display_out:dc|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "display_out:dc|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct
Info (12130): Elaborated megafunction instantiation "display_out:dc|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "display_out:dc|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_obt.tdf
    Info (12023): Found entity 1: mult_obt
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[6]~10"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[5]~12"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[4]~14"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[3]~16"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[2]~18"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_21_result_int[1]~20"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_21_result_int[3]~12"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_21_result_int[2]~14"
    Info (17048): Logic cell "display_out:dc|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_21_result_int[1]~16"
Info (144001): Generated suppressed messages file /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_psx:pl|altpll:altpll_component|pll_psx_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1156 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 72 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1016 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 378 megabytes
    Info: Processing ended: Sat Nov 30 23:53:44 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /afs/ece.cmu.edu/usr/anitazha/private/team_psx/psx/gpu/drop/gpu/dis_test/output_files/top.map.smsg.


