#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Mar 07 18:23:18 2022
# Process ID: 17912
# Log file: D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/vivado.log
# Journal file: D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/pwm_vhdl.xpr}
INFO: [Project 1-313] Project file moved from 'D:/AVTEC_FINAL/pwm_avtec' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 744.156 ; gain = 187.762launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pwm_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/pwm_vhdl.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pwm_v_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/pwm_vhdl.srcs/sources_1/new/pwm_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_v
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/pwm_vhdl.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto c8f0ab3b0a3b46df81327b7ce827b509 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_v_behav xil_defaultlib.pwm_v -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.pwm_v
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pwm_v_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source {D:/FinalYear[Project} -notrace
couldn't read file "D:/FinalYear[Project": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 07 18:24:19 2022...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/pwm_vhdl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_v_behav -key {Behavioral:sim_1:Functional:pwm_v} -tclbatch {pwm_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source pwm_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 719.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 07 18:24:32 2022...
