<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v</a>
defines: 
time_elapsed: 0.760s
ram usage: 37972 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpu_i6hqr2/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:15
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:16, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:17
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:18
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:19
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:20
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:21, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:7
    |vpiStmt:
    \_begin: , id:8, line:7
      |vpiFullName:work@top
      |vpiStmt:
      \_delay_control: , id:9, line:8
        |#1
        |vpiStmt:
        \_sys_func_call: ($display), id:10, line:8
          |vpiName:$display
          |vpiArgument:
          \_ref_obj: (plus), id:11, line:8
            |vpiName:plus
          |vpiArgument:
          \_ref_obj: (minus), id:12, line:8
            |vpiName:minus
  |vpiContAssign:
  \_cont_assign: , id:2, line:4
    |vpiRhs:
    \_constant: , id:1, line:4
      |vpiConstType:2
      |REAL:3.000000
    |vpiLhs:
    \_ref_obj: (plus), id:0, line:4
      |vpiName:plus
      |vpiFullName:work@top.plus
      |vpiActual:
      \_logic_net: (plus), id:22, line:2
        |vpiName:plus
        |vpiFullName:work@top.plus
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:6, line:5
    |vpiRhs:
    \_operation: , id:4, line:5
      |vpiOpType:1
      |vpiOperand:
      \_constant: , id:5, line:5
        |vpiConstType:2
        |REAL:3.000000
    |vpiLhs:
    \_ref_obj: (minus), id:3, line:5
      |vpiName:minus
      |vpiFullName:work@top.minus
      |vpiActual:
      \_logic_net: (minus), id:23, line:2
        |vpiName:minus
        |vpiFullName:work@top.minus
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (plus), id:22, line:2
  |vpiNet:
  \_logic_net: (minus), id:23, line:2
|uhdmtopModules:
\_module: work@top (work@top), id:24, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1864110a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1864110a.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (plus), id:13, line:2, parent:work@top
    |vpiName:plus
    |vpiFullName:work@top.plus
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (minus), id:14, line:2, parent:work@top
    |vpiName:minus
    |vpiFullName:work@top.minus
    |vpiNetType:1

Object: work_top of type 32 @ 1
Object:  of type 8 @ 4
Object:  of type 7 @ 4
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>