#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  8 18:11:20 2023
# Process ID: 10652
# Current directory: C:/Users/drpro/Downloads/YOLO2/YOLO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30732 C:\Users\drpro\Downloads\YOLO2\YOLO\YOLO.xpr
# Log file: C:/Users/drpro/Downloads/YOLO2/YOLO/vivado.log
# Journal file: C:/Users/drpro/Downloads/YOLO2/YOLO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.xpr
INFO: [Project 1-313] Project file moved from '/home/csl-403/Downloads/YOLO' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/drpro/Downloads/YOLO2/Xilinx_Vivado_SDK_2018.2_0614_1954/proj_11/solution1/impl/ip', nor could it be found using path 'C:/home/csl-403/Downloads/Xilinx_Vivado_SDK_2018.2_0614_1954/proj_11/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/drpro/Downloads/YOLO2/Xilinx_Vivado_SDK_2018.2_0614_1954/proj_11/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_FPGA_Acc_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 870.367 ; gain = 242.172
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 18:37:26 2023...
stem7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:hls:FPGA_Acc:1.0 - FPGA_Acc_0
Successfully read diagram <design_1> from BD file <C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 965.949 ; gain = 75.473
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/drpro/AppData/Roaming/Xilinx/Vivado/Proj_1/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/drpro/AppData/Roaming/Xilinx/Vivado/Proj_1/solution1'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:FPGA_Acc:1.0 [get_ips  design_1_FPGA_Acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_FPGA_Acc_0_0 (Fpga_acc 1.0) from revision 1612042308 to revision 1612081810
Wrote  : <C:\Users\drpro\Downloads\YOLO2\YOLO\YOLO.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/drpro/Downloads/YOLO2/YOLO/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_FPGA_Acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </FPGA_Acc_0/s_axi_CTRL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </FPGA_Acc_0/Data_m_axi_DATA_BUS>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </FPGA_Acc_0/Data_m_axi_DATA_BUS1>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1356] Slave segment </FPGA_Acc_0/s_axi_CTRL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </FPGA_Acc_0/Data_m_axi_DATA_BUS>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </FPGA_Acc_0/Data_m_axi_DATA_BUS1>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-927] Following properties on pin /FPGA_Acc_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\drpro\Downloads\YOLO2\YOLO\YOLO.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'FPGA_Acc_0_m_axi_DATA_BUS_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FPGA_Acc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
Exporting to file C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1499.871 ; gain = 357.512
export_ip_user_files -of_objects [get_files C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.ip_user_files -ipstatic_source_dir C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/modelsim} {questa=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/questa} {riviera=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/riviera} {activehdl=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 18:14:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/runme.log
[Fri Dec  8 18:14:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec  8 18:37:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 18:54:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 6366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2778.480 ; gain = 36.766
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2778.480 ; gain = 36.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2778.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4135 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4032 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 102 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 2881.570 ; gain = 1178.527
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3213.820 ; gain = 322.730
file copy -force C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/design_1_wrapper.sysdef C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk -hwspec C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk -hwspec C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/design_1_wrapper.bit C:/Users/drpro/OneDrive/Desktop/test.bit
file copy -force C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/design_1_wrapper.sysdef C:/Users/drpro/OneDrive/Desktop/design_1_wrapper.hdf

write_xdc -force C:/Users/drpro/OneDrive/Desktop/constrs_1.xdc
open_bd_design {C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 23:24:56 2023...
