Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top.qsys --block-symbol-file --output-directory=/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading pic_display_with_audio_on_nios2/sub_top.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sub_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sub_top.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top.qsys --synthesis=VERILOG --output-directory=/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading pic_display_with_audio_on_nios2/sub_top.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sub_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sub_top.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: sub_top: Generating sub_top "sub_top" for QUARTUS_SYNTH
Info: Interconnect is inserted between master video_dma_controller_0.avalon_dma_master and slave onchip_memory_0.s1 because the master has address signal 32 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master video_dma_controller_0.avalon_dma_master and slave onchip_memory_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master video_dma_controller_0.avalon_dma_master and slave onchip_memory_0.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master video_dma_controller_0.avalon_dma_master and slave onchip_memory_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master video_dma_controller_0.avalon_dma_master and slave onchip_memory_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master video_dma_controller_0.avalon_dma_master and slave onchip_memory_0.s1 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "sub_top" instantiated altera_up_avalon_audio "audio_0"
Info: jtag_uart_0: Starting RTL generation for module 'sub_top_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sub_top_jtag_uart_0 --dir=/tmp/alt8005_9126313171282937545.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/simon/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8005_9126313171282937545.dir/0003_jtag_uart_0_gen//sub_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sub_top_jtag_uart_0'
Info: jtag_uart_0: "sub_top" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: "sub_top" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'sub_top_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sub_top_onchip_memory2_0 --dir=/tmp/alt8005_9126313171282937545.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/simon/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8005_9126313171282937545.dir/0004_onchip_memory2_0_gen//sub_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'sub_top_onchip_memory2_0'
Info: onchip_memory2_0: "sub_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory_0: Starting RTL generation for module 'sub_top_onchip_memory_0'
Info: onchip_memory_0:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sub_top_onchip_memory_0 --dir=/tmp/alt8005_9126313171282937545.dir/0005_onchip_memory_0_gen/ --quartus_dir=/home/simon/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8005_9126313171282937545.dir/0005_onchip_memory_0_gen//sub_top_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_0: Done RTL generation for module 'sub_top_onchip_memory_0'
Info: onchip_memory_0: "sub_top" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
Info: video_dma_controller_0: Starting Generation of Video DMA Controller
Info: video_dma_controller_0: "sub_top" instantiated altera_up_avalon_video_dma_controller "video_dma_controller_0"
Info: video_pll_0: "sub_top" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "sub_top" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sub_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "sub_top" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "sub_top" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sub_top" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sub_top_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64//eperlcmd -I /home/simon/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sub_top_nios2_qsys_0_cpu --dir=/tmp/alt8005_9126313171282937545.dir/0010_cpu_gen/ --quartus_bindir=/home/simon/intelFPGA_lite/18.0/quartus/linux64/ --verilog --config=/tmp/alt8005_9126313171282937545.dir/0010_cpu_gen//sub_top_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.04.19 22:29:24 (*) Starting Nios II generation
Info: cpu: # 2019.04.19 22:29:24 (*)   Checking for plaintext license.
Info: cpu: # 2019.04.19 22:29:25 (*)   Couldn't query license setup in Quartus directory /home/simon/intelFPGA_lite/18.0/quartus/linux64/
Info: cpu: # 2019.04.19 22:29:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.04.19 22:29:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.04.19 22:29:25 (*)   Plaintext license not found.
Info: cpu: # 2019.04.19 22:29:25 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.04.19 22:29:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.04.19 22:29:25 (*)   Creating all objects for CPU
Info: cpu: # 2019.04.19 22:29:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.04.19 22:29:26 (*)   Creating plain-text RTL
Info: cpu: # 2019.04.19 22:29:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sub_top_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: video_dma_controller_0_avalon_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_dma_controller_0_avalon_dma_master_translator"
Info: onchip_memory_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_0_s1_translator"
Info: video_dma_controller_0_avalon_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_dma_controller_0_avalon_dma_master_agent"
Info: onchip_memory_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_0_s1_agent"
Info: onchip_memory_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sub_top: Done "sub_top" with 42 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
