{"bookmarked": 8, "bucket_name": "Today", "bucket_order": 3, "change_log": [{"anon": "stud", "data": "ktv24u50kcq18w", "type": "create", "uid_a": "a_0", "v": "all", "when": "2021-09-22T05:20:06Z"}, {"anon": "no", "data": "ktv3ic01f4f2e3", "to": "ktv24u4xbzg18v", "type": "i_answer", "uid": "grpxtz39bkm", "when": "2021-09-22T05:58:35Z"}, {"anon": "stud", "cid": "ktw1cqhrwtg47d", "to": "ktv24u4xbzg18v", "type": "followup", "uid_a": "a_0", "when": "2021-09-22T21:46:01Z"}, {"anon": "no", "cid": "ku0u66x74en3mj", "to": "ktv24u4xbzg18v", "type": "feedback", "uid": "grpxtz39bkm", "when": "2021-09-26T06:23:49Z"}], "children": [{"bucket_name": "Today", "bucket_order": 3, "children": [], "config": {"editor": "rte"}, "created": "2021-09-22T05:58:35Z", "data": {"embed_links": []}, "folders": [], "history": [{"anon": "no", "content": "<p>&#39;Hardware&#39; is a very broad term.\u00a0 In the ASIC/FPGA world, a good sampling of generic questions is here: <a href=\"https://www.glassdoor.com/Interview/verilog-interview-questions-SRCH_KT0,7.htm\" target=\"_blank\" rel=\"noopener noreferrer\">https://www.glassdoor.com/Interview/verilog-interview-questions-SRCH_KT0,7.htm</a>.\u00a0 Add verification to it.\u00a0 And a company will also ask something about their specific domain.</p>", "created": "2021-09-22T05:58:35Z", "subject": "", "uid": "grpxtz39bkm"}], "history_size": 1, "id": "ktv3ibzqrdl2e1", "is_tag_endorse": false, "tag_endorse": [{"admin": false, "endorser": {}, "facebook_id": null, "id": "jk8l1mynlo04jd", "name": "Catherine Bumagat", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}, {"admin": false, "endorser": {"kbua2f04n1051c": 1594933377}, "facebook_id": null, "id": "jzqdiymttub4tw", "name": "Neeraj Shenoy", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}, {"admin": false, "endorser": {}, "facebook_id": null, "id": "jk4tkcynaas6td", "name": "Michelle Boulos", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}, {"admin": false, "endorser": {}, "facebook_id": null, "id": "j4mwzwy0sn07gr", "name": "Kartik Singh", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}, {"admin": false, "endorser": {}, "facebook_id": null, "id": "jzqdhqjfxui43k", "name": "Andrew Wang", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}], "tag_endorse_arr": ["jk8l1mynlo04jd", "jzqdiymttub4tw", "jk4tkcynaas6td", "j4mwzwy0sn07gr", "jzqdhqjfxui43k"], "type": "i_answer"}, {"anon": "stud", "bucket_name": "Last week", "bucket_order": 6, "children": [{"anon": "no", "bucket_name": "This week", "bucket_order": 5, "children": [], "config": {"editor": "rte"}, "created": "2021-09-26T06:23:49Z", "data": {"embed_links": null}, "folders": [], "id": "ku0u66x74en3mj", "subject": "<p>If you took 151, just review the labs, especially writing the testbenches.\u00a0 You should try to learn some SystemVerilog (assertions, covers), and be comfortable with general Boolean logic and programming.</p>\n<p></p>\n<p>Here is a job posting I got a few weeks ago:</p>\n<p></p>\n<p>ASIC Design Engineer</p>\n<p><strong>ID:\u00a0\u00a0</strong>1811</p>\n<p><strong>Function:\u00a0\u00a0</strong>Engineering</p>\n<p><strong>Location:\u00a0\u00a0</strong></p>\n<p>North Reading, MA, US</p>\n<p>\u00a0</p>\n<p><strong>About Teradyne</strong></p>\n<p>\u00a0</p>\n<p>We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne&#39;s test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne\u00a0companies deliver manufacturing automation across industries and applications around the world!</p>\n<p><strong>About the team:</strong></p>\n<p>\u00a0</p>\n<p>Teradyne\u2019s Silicon Technology Engineering (STE), ASIC Integration Group is responsible for developing advanced node ASICs for Teradyne next generation products such as SOC and Memory Test Instruments. Teradyne\u2019s products in many ways must be ahead of the semiconductor industry in order for our customers to ship production chips/products.\u00a0\u00a0You will join a best-in-class Digital team as a RTL Designer working in collaboration with an Analog team and product architects to develop Teradyne\u2019s next generation large Mixed Signal ASICs. You will be involved in all phases of development including specification, architecture, design, verification, physical design, and silicon bringup.</p>\n<p><strong>Basic Qualifications &amp; Skills</strong></p>\n<p>\u00a0</p>\n<p>Key Qualifications:</p>\n<ul><li>Extensive logic design experience writing RTL in Verilog</li><li>Design of state machines, FIFOs, high speed data paths and arbitration logic and DFT</li><li>Experience with logic synthesis and timing constraints</li><li>Experience with clock domain crossings (CDC) and static timing analysis (STA)</li><li>Experience with high speed memory interfaces, Serdes and PCIe preferred</li><li>Experience with automation through scripting such as Perl, Python, Tcl &amp; Make</li></ul>\n<p>\u00a0</p>\n<p>In this role you will be responsible for:</p>\n<ul><li>Developing specifications, micro-architecture, and RTL design of mission critical blocks in collaboration with the chip architect</li><li>Integration of industry standard and Teradyne custom IPs</li><li>Collaborating with the verification team on test plans, debug support and coverage closure to ensure high quality RTL and first pass silicon success</li><li>Providing timing constraints and STA support to the Physical Design team through timing closure</li><li>Providing post silicon lab bringup and debug support</li></ul>\n<p><strong>Education</strong></p>\n<p>\u00a0</p>\n<p>BS EE or MS etc (List the minimum degree needed)</p>\n<p>\u00a0</p>\n<p>We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.</p>\n<p>Exciting? We think so!! If you do too, come talk with us!</p>", "tag_good": [], "tag_good_arr": [], "type": "feedback", "uid": "grpxtz39bkm", "updated": "2021-09-26T06:23:49Z"}], "config": {"editor": "rte"}, "created": "2021-09-22T21:46:01Z", "data": {"embed_links": null}, "folders": [], "id": "ktw1cqhrwtg47d", "no_answer": 0, "no_upvotes": 0, "subject": "<p>More specifically also, hardware verification!</p>", "tag_good": [], "tag_good_arr": [], "type": "followup", "uid_a": "a_0", "updated": "2021-09-22T21:46:01Z"}], "config": {"editor": "rte", "has_emails_sent": 1, "seen": {"10178": 9, "1068": 3, "11970": 7, "12449": 0, "14753": 6, "15293": 8, "15507": 5, "5888": 2, "7229": 1, "8829": 4}}, "created": "2021-09-22T05:20:06Z", "data": {"embed_links": []}, "default_anonymity": "no", "drafts": null, "folders": ["peer_directed", "eecs", "other"], "history": [{"anon": "stud", "content": "<p>I know that there are a lot of good resources to study for software interviews like Leetcode, Cracking the Coding Interview, etc. but are there any analogous to those for hardware?</p>\n<p>I&#39;m pretty lost on how to start studying for them, even if I&#39;m reviewing classes like 151. Glassdoor reviews only help so much.</p>\n<p>Thanks in advance! :)</p>", "created": "2021-09-22T05:20:06Z", "subject": "Hardware Interview Resources", "uid_a": "a_0"}], "history_size": 1, "i_edits": [], "id": "ktv24u4xbzg18v", "is_bookmarked": false, "is_tag_good": false, "my_favorite": false, "no_answer": 0, "no_answer_followup": 0, "nr": 15724, "num_favorites": 5, "q_edits": [], "request_instructor": 0, "request_instructor_me": false, "s_edits": [], "status": "active", "t": 1654539695047, "tag_good": [{"admin": false, "endorser": {}, "facebook_id": null, "id": "jzqdk8d4o3j66j", "name": "Anusha Subramanian", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}], "tag_good_arr": ["jzqdk8d4o3j66j"], "tags": ["eecs", "other", "peer_directed", "student"], "type": "question", "unique_views": 379}