# Homework 4: Timed-Counter

## Overview
Created and simulated a timed counter process in vhdl, and a test bench to ensure correct functionality. Note: this is my second submission as I failed to impliment the 2nd and 3rd testbench conditions expressed in the assignment previously.

## Deliverables
![Simulation Waveform](/../sim/timed-counter/timed-counter-wav.png)
![Simulation Transcript](/../sim/timed-counter/timed-counter-transcript.png)

### Questions 
N/A

