--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5721 paths analyzed, 1100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.999ns.
--------------------------------------------------------------------------------

Paths for end point silver_recv/data_out_5 (SLICE_X10Y16.B2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_3 (FF)
  Destination:          silver_recv/data_out_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.628 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_3 to silver_recv/data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.DQ        Tcko                  0.430   silver_recv/etu_cnt<3>
                                                       silver_recv/etu_cnt_3
    SLICE_X4Y8.B2        net (fanout=4)        1.018   silver_recv/etu_cnt<3>
    SLICE_X4Y8.B         Tilo                  0.254   silver_recv/etu_half<14>
                                                       silver_recv/etu_half<14>1
    SLICE_X5Y9.D4        net (fanout=2)        0.811   silver_recv/etu_half<14>
    SLICE_X5Y9.D         Tilo                  0.259   silver_recv/bit_cnt<2>
                                                       silver_recv/etu_half<14>3_1
    SLICE_X10Y16.B2      net (fanout=13)       1.758   silver_recv/etu_half<14>3
    SLICE_X10Y16.CLK     Tas                   0.349   silver_recv/data_out<7>
                                                       silver_recv/data_out_5_dpot
                                                       silver_recv/data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.292ns logic, 3.587ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_7 (FF)
  Destination:          silver_recv/data_out_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.628 - 0.711)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_7 to silver_recv/data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.DQ        Tcko                  0.430   silver_recv/etu_cnt<7>
                                                       silver_recv/etu_cnt_7
    SLICE_X4Y8.B1        net (fanout=4)        0.777   silver_recv/etu_cnt<7>
    SLICE_X4Y8.B         Tilo                  0.254   silver_recv/etu_half<14>
                                                       silver_recv/etu_half<14>1
    SLICE_X5Y9.D4        net (fanout=2)        0.811   silver_recv/etu_half<14>
    SLICE_X5Y9.D         Tilo                  0.259   silver_recv/bit_cnt<2>
                                                       silver_recv/etu_half<14>3_1
    SLICE_X10Y16.B2      net (fanout=13)       1.758   silver_recv/etu_half<14>3
    SLICE_X10Y16.CLK     Tas                   0.349   silver_recv/data_out<7>
                                                       silver_recv/data_out_5_dpot
                                                       silver_recv/data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.292ns logic, 3.346ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_1 (FF)
  Destination:          silver_recv/data_out_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.628 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_1 to silver_recv/data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.BQ        Tcko                  0.430   silver_recv/etu_cnt<3>
                                                       silver_recv/etu_cnt_1
    SLICE_X4Y8.B6        net (fanout=4)        0.681   silver_recv/etu_cnt<1>
    SLICE_X4Y8.B         Tilo                  0.254   silver_recv/etu_half<14>
                                                       silver_recv/etu_half<14>1
    SLICE_X5Y9.D4        net (fanout=2)        0.811   silver_recv/etu_half<14>
    SLICE_X5Y9.D         Tilo                  0.259   silver_recv/bit_cnt<2>
                                                       silver_recv/etu_half<14>3_1
    SLICE_X10Y16.B2      net (fanout=13)       1.758   silver_recv/etu_half<14>3
    SLICE_X10Y16.CLK     Tas                   0.349   silver_recv/data_out<7>
                                                       silver_recv/data_out_5_dpot
                                                       silver_recv/data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.292ns logic, 3.250ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point silver_recv/data_out_1 (SLICE_X10Y17.B3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_3 (FF)
  Destination:          silver_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.628 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_3 to silver_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.DQ        Tcko                  0.430   silver_recv/etu_cnt<3>
                                                       silver_recv/etu_cnt_3
    SLICE_X4Y8.B2        net (fanout=4)        1.018   silver_recv/etu_cnt<3>
    SLICE_X4Y8.B         Tilo                  0.254   silver_recv/etu_half<14>
                                                       silver_recv/etu_half<14>1
    SLICE_X5Y9.D4        net (fanout=2)        0.811   silver_recv/etu_half<14>
    SLICE_X5Y9.D         Tilo                  0.259   silver_recv/bit_cnt<2>
                                                       silver_recv/etu_half<14>3_1
    SLICE_X10Y17.B3      net (fanout=13)       1.442   silver_recv/etu_half<14>3
    SLICE_X10Y17.CLK     Tas                   0.349   silver_recv/data_out<3>
                                                       silver_recv/data_out_1_dpot
                                                       silver_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.292ns logic, 3.271ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_7 (FF)
  Destination:          silver_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.322ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.628 - 0.711)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_7 to silver_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.DQ        Tcko                  0.430   silver_recv/etu_cnt<7>
                                                       silver_recv/etu_cnt_7
    SLICE_X4Y8.B1        net (fanout=4)        0.777   silver_recv/etu_cnt<7>
    SLICE_X4Y8.B         Tilo                  0.254   silver_recv/etu_half<14>
                                                       silver_recv/etu_half<14>1
    SLICE_X5Y9.D4        net (fanout=2)        0.811   silver_recv/etu_half<14>
    SLICE_X5Y9.D         Tilo                  0.259   silver_recv/bit_cnt<2>
                                                       silver_recv/etu_half<14>3_1
    SLICE_X10Y17.B3      net (fanout=13)       1.442   silver_recv/etu_half<14>3
    SLICE_X10Y17.CLK     Tas                   0.349   silver_recv/data_out<3>
                                                       silver_recv/data_out_1_dpot
                                                       silver_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.292ns logic, 3.030ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_1 (FF)
  Destination:          silver_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.226ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.628 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_1 to silver_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.BQ        Tcko                  0.430   silver_recv/etu_cnt<3>
                                                       silver_recv/etu_cnt_1
    SLICE_X4Y8.B6        net (fanout=4)        0.681   silver_recv/etu_cnt<1>
    SLICE_X4Y8.B         Tilo                  0.254   silver_recv/etu_half<14>
                                                       silver_recv/etu_half<14>1
    SLICE_X5Y9.D4        net (fanout=2)        0.811   silver_recv/etu_half<14>
    SLICE_X5Y9.D         Tilo                  0.259   silver_recv/bit_cnt<2>
                                                       silver_recv/etu_half<14>3_1
    SLICE_X10Y17.B3      net (fanout=13)       1.442   silver_recv/etu_half<14>3
    SLICE_X10Y17.CLK     Tas                   0.349   silver_recv/data_out<3>
                                                       silver_recv/data_out_1_dpot
                                                       silver_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.292ns logic, 2.934ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point silver_recv/valid (SLICE_X12Y17.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_0 (FF)
  Destination:          silver_recv/valid (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.601 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_0 to silver_recv/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.AQ        Tcko                  0.430   silver_recv/etu_cnt<3>
                                                       silver_recv/etu_cnt_0
    SLICE_X5Y8.B4        net (fanout=4)        0.857   silver_recv/etu_cnt<0>
    SLICE_X5Y8.B         Tilo                  0.259   silver_recv/etu_full<14>
                                                       silver_recv/etu_full<14>1
    SLICE_X4Y9.C4        net (fanout=2)        0.520   silver_recv/etu_full<14>
    SLICE_X4Y9.C         Tilo                  0.255   silver_recv/state_FSM_FFd2
                                                       silver_recv/etu_full<14>3_1
    SLICE_X12Y17.A4      net (fanout=14)       1.823   silver_recv/etu_full<14>3
    SLICE_X12Y17.CLK     Tas                   0.339   silver_recv/valid
                                                       silver_recv/valid_rstpot1
                                                       silver_recv/valid
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.283ns logic, 3.200ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_8 (FF)
  Destination:          silver_recv/valid (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_8 to silver_recv/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.AQ        Tcko                  0.430   silver_recv/etu_cnt<11>
                                                       silver_recv/etu_cnt_8
    SLICE_X5Y8.B3        net (fanout=3)        0.833   silver_recv/etu_cnt<8>
    SLICE_X5Y8.B         Tilo                  0.259   silver_recv/etu_full<14>
                                                       silver_recv/etu_full<14>1
    SLICE_X4Y9.C4        net (fanout=2)        0.520   silver_recv/etu_full<14>
    SLICE_X4Y9.C         Tilo                  0.255   silver_recv/state_FSM_FFd2
                                                       silver_recv/etu_full<14>3_1
    SLICE_X12Y17.A4      net (fanout=14)       1.823   silver_recv/etu_full<14>3
    SLICE_X12Y17.CLK     Tas                   0.339   silver_recv/valid
                                                       silver_recv/valid_rstpot1
                                                       silver_recv/valid
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.283ns logic, 3.176ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               silver_recv/etu_cnt_6 (FF)
  Destination:          silver_recv/valid (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.601 - 0.711)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: silver_recv/etu_cnt_6 to silver_recv/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.CQ        Tcko                  0.430   silver_recv/etu_cnt<7>
                                                       silver_recv/etu_cnt_6
    SLICE_X5Y8.A2        net (fanout=3)        0.777   silver_recv/etu_cnt<6>
    SLICE_X5Y8.A         Tilo                  0.259   silver_recv/etu_full<14>
                                                       silver_recv/etu_full<14>2
    SLICE_X4Y9.C3        net (fanout=2)        0.568   silver_recv/etu_full<14>1
    SLICE_X4Y9.C         Tilo                  0.255   silver_recv/state_FSM_FFd2
                                                       silver_recv/etu_full<14>3_1
    SLICE_X12Y17.A4      net (fanout=14)       1.823   silver_recv/etu_full<14>3
    SLICE_X12Y17.CLK     Tas                   0.339   silver_recv/valid
                                                       silver_recv/valid_rstpot1
                                                       silver_recv/valid
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.283ns logic, 3.168ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point silver_tx/data_7 (SLICE_X14Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               silver_tx/data_7 (FF)
  Destination:          silver_tx/data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: silver_tx/data_7 to silver_tx/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.200   silver_tx/data<7>
                                                       silver_tx/data_7
    SLICE_X14Y15.D6      net (fanout=2)        0.025   silver_tx/data<7>
    SLICE_X14Y15.CLK     Tah         (-Th)    -0.190   silver_tx/data<7>
                                                       silver_tx/data_7_dpot
                                                       silver_tx/data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point LED1 (SLICE_X22Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LED1 (FF)
  Destination:          LED1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LED1 to LED1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.200   LED1_OBUF
                                                       LED1
    SLICE_X22Y61.A6      net (fanout=2)        0.026   LED1_OBUF
    SLICE_X22Y61.CLK     Tah         (-Th)    -0.190   LED1_OBUF
                                                       LED1_rstpot
                                                       LED1
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point gold_tx/dout (SLICE_X6Y12.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_tx/dout (FF)
  Destination:          gold_tx/dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_tx/dout to gold_tx/dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y12.DQ       Tcko                  0.200   gold_tx/dout
                                                       gold_tx/dout
    SLICE_X6Y12.D6       net (fanout=2)        0.027   gold_tx/dout
    SLICE_X6Y12.CLK      Tah         (-Th)    -0.190   gold_tx/dout
                                                       gold_tx/dout_rstpot
                                                       gold_tx/dout
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: silver_recv/state_FSM_FFd2/CLK
  Logical resource: silver_recv/state_FSM_FFd1/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: silver_recv/state_FSM_FFd2/CLK
  Logical resource: silver_recv/state_FSM_FFd2/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.999|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5721 paths, 0 nets, and 1514 connections

Design statistics:
   Minimum period:   4.999ns{1}   (Maximum frequency: 200.040MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  9 12:02:20 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



