<dec f='llvm/llvm/include/llvm/IR/CallingConv.h' l='42' type='8'/>
<doc f='llvm/llvm/include/llvm/IR/CallingConv.h' l='36'>// Generic LLVM calling conventions.  None of these calling conventions
    // support varargs calls, and all assume that the caller and callee
    // prototype exactly match.

    /// Fast - This calling convention attempts to make calls as fast as
    /// possible (e.g. by passing things in registers).</doc>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='1966' u='r' c='_ZN4llvm8LLParser24ParseOptionalCallingConvERj'/>
<use f='llvm/llvm/lib/IR/AsmWriter.cpp' l='348' c='_ZL16PrintCallingConvjRN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/IR/Verifier.cpp' l='2197' c='_ZN12_GLOBAL__N_18Verifier13visitFunctionERKN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='462' c='_ZNK4llvm16AArch64Subtarget18isCallingConvWin64Ej'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='2507' u='r' c='_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3002' c='_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3402' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3569' u='r' c='_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='890' c='_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='915' c='_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='57' c='_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='77' c='_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1561' c='_ZNK4llvm18R600TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2409' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1856' c='_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='3023' c='_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1646' c='_ZNK4llvm17ARMTargetLowering23getEffectiveCallingConvEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1650' u='r' c='_ZNK4llvm17ARMTargetLowering23getEffectiveCallingConvEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1684' c='_ZNK4llvm17ARMTargetLowering17CCAssignFnForNodeEjbb'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='214' c='_ZNK4llvm17BPFTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='295' c='_ZNK4llvm17BPFTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3016' u='r' c='_ZNK4llvm21HexagonTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_13260380'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3017' u='r' c='_ZNK4llvm21HexagonTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_13260380'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='161' u='r' c='_ZN4llvm19LanaiTargetLoweringC1ERKNS_13TargetMachineERKNS_14LanaiSubtargetE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='401' c='_ZNK4llvm19LanaiTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='425' c='_ZNK4llvm19LanaiTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='449' u='r' c='_ZNK4llvm19LanaiTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='557' c='_ZNK4llvm20MSP430TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='587' c='_ZNK4llvm20MSP430TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp' l='61' u='r' c='_ZNK4llvm11MipsABIInfo29GetCalleeAllocdArgSizeInBytesEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1501' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1695' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3956' u='r' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='5624' u='r' c='_ZNK4llvm18MipsTargetLowering11HandleByValEPNS_7CCStateERjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1475' u='r' c='_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3416' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3644' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3650' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3723' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3736' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3863' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3869' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3893' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3913' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3922' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3946' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3950' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3976' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3980' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4058' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_DarwinENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4568' u='r' c='_ZL35areCallingConvEligibleForTCO_64SVR4jj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4642' u='r' c='_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjNS_17ImmutableCallSiteEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEE7367689'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4676' u='r' c='_ZNK4llvm17PPCTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5184' u='r' c='_ZNK4llvm17PPCTargetLowering10FinishCallEjRKNS_5SDLocEbbbbRNS_12SelectionDAGERNS_11SmallVectorISt4pairIjNS_7SDValueEELj8EEES8_S8_S8_RS8_ijRKNS_15Small13087062'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5357' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_513113675'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5369' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_513113675'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5612' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5615' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5645' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5667' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5679' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5753' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5818' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5849' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5964' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5972' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5975' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5999' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6043' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6065' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6122' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6130' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6134' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6178' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6186' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6190' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6267' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_DarwinENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_54499943'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6317' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_DarwinENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_54499943'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6637' u='r' c='_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5SDL2734654'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='622' u='r' c='_ZL20callingConvSupportedj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='649' u='r' c='_ZNK4llvm25WebAssemblyTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='815' c='_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1158' u='r' c='_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1172' u='r' c='_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3155' u='r' c='_ZL33computeBytesPoppedByCalleeForSRetPKN4llvm12X86SubtargetEjPNS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3206' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3223' u='r' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2248' u='r' c='_ZL18GetScratchRegisterbbRKN4llvm15MachineFunctionEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2920' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23816' c='_ZNK4llvm17X86TargetLowering20LowerINIT_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1049' c='_ZNK4llvm19XCoreTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1247' c='_ZNK4llvm19XCoreTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroEarly.cpp' l='55' u='r' c='_ZN12_GLOBAL__N_17Lowerer20lowerResumeOrDestroyEN4llvm8CallSiteENS1_13CoroSubFnInst10ResumeKindE'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroEarly.cpp' l='124' u='r' c='_ZN12_GLOBAL__N_17Lowerer13lowerCoroNoopEPN4llvm13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroSplit.cpp' l='334' u='r' c='_ZL11createCloneRN4llvm8FunctionENS_5TwineERNS_4coro5ShapeEPNS_10BasicBlockEa'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='2108' u='r' c='_ZL23ChangeCalleesToFastCallPN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='2335' u='r' c='_ZL17OptimizeFunctionsRN4llvm6ModuleEPNS_17TargetLibraryInfoENS_12function_refIFRNS_19TargetTransformInfoERNS_8FunctionEEEENS4_IFRNS_18BlockFrequencyI9729831'/>
