$date
	Sat Oct 31 01:10:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " E $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module P1 $end
$var wire 1 ' D $end
$var wire 1 " E $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % clk $end
$var wire 1 ( nK $end
$var wire 1 ) nQ $end
$var wire 1 & reset $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 ! Q $end
$scope module M1 $end
$var wire 1 " E $end
$var wire 1 % clk $end
$var wire 1 ' d $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
x*
x)
1(
x'
0&
0%
0$
0#
0"
x!
$end
#1
0'
0*
1)
0!
1%
1"
1&
#2
0%
0&
#3
1%
#4
0%
#5
1%
#6
1'
1+
0%
1#
#7
0+
1*
0)
1!
1%
#8
0%
0#
#9
1%
#10
0'
0*
0(
0%
1$
#11
1)
0!
1%
#12
1(
0%
0$
#13
1%
#14
1'
0(
1+
0%
1$
1#
#15
0'
0+
0)
1!
1%
#16
0%
#17
1'
1+
1)
0!
1%
#18
0%
#19
0'
0+
0)
1!
1%
#20
0%
