
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/HDD/Vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top toplevel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28345
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2397.117 ; gain = 0.000 ; free physical = 177 ; free virtual = 9537
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/toplevel.v:23]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Accelerator' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Accelerator.sv:3]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BusInterface' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/BusInterface.svh:28]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_LOG2_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BusInterface' (0#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/BusInterface.svh:28]
INFO: [Synth 8-6157] synthesizing module 'LutInterface' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/LutInterface.svh:6]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_LOG2_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LutInterface' (0#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/LutInterface.svh:6]
INFO: [Synth 8-6157] synthesizing module 'CordicInterface' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/CordicInterface.svh:4]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_LOG2_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CordicInterface' (0#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/CordicInterface.svh:4]
INFO: [Synth 8-6157] synthesizing module 'BusManager' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/BusManager.sv:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BusManager' (1#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/BusManager.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Controller.sv:28]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_HALFWORD bound to: 16 - type: integer 
	Parameter p_ANGLE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter p_IDLE bound to: 2'b00 
	Parameter p_PRE_C bound to: 2'b01 
	Parameter p_CORDIC bound to: 2'b10 
	Parameter p_POST_C bound to: 2'b11 
	Parameter p_CIRCULAR bound to: 1'b1 
	Parameter p_HYPERBOLIC bound to: 1'b0 
	Parameter p_VECTOR bound to: 1'b0 
	Parameter p_ROTATION bound to: 1'b1 
	Parameter p_RIGHT_ANGLE bound to: 1073741824 - type: integer 
	Parameter p_LOW_ANGLE bound to: -2147483648 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Controller.sv:28]
INFO: [Synth 8-6157] synthesizing module 'Cordic' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Cordic.sv:3]
	Parameter p_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Cordic' (3#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Cordic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Lut' [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Lut.sv:3]
	Parameter p_WIDTH bound to: 32 - type: integer 
	Parameter p_ANGLE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Lut' (4#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Lut.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator' (5#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/Accelerator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (6#1) [/home/ashwin/Projects/ip_repo/CordicAccelerator_1.0/src/toplevel.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2397.117 ; gain = 0.000 ; free physical = 978 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2397.117 ; gain = 0.000 ; free physical = 960 ; free virtual = 10298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 1009 ; free virtual = 10347
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'controllerState_reg' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_IDLE |                               00 |                               00
                 p_PRE_C |                               01 |                               01
                p_CORDIC |                               10 |                               10
                p_POST_C |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'controllerState_reg' using encoding 'sequential' in module 'Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 936 ; free virtual = 10281
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 717 ; free virtual = 10061
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 716 ; free virtual = 10061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 717 ; free virtual = 10061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    68|
|3     |LUT1   |   102|
|4     |LUT2   |    11|
|5     |LUT3   |   125|
|6     |LUT4   |    70|
|7     |LUT5   |   198|
|8     |LUT6   |   254|
|9     |MUXF7  |    32|
|10    |FDRE   |   383|
|11    |FDSE   |    13|
|12    |IBUF   |    49|
|13    |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  1348|
|2     |  inst         |Accelerator |  1256|
|3     |    busManager |BusManager  |   388|
|4     |    controller |Controller  |   805|
|5     |    core       |Cordic      |    63|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 714 ; free virtual = 10059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.801 ; gain = 7.684 ; free physical = 716 ; free virtual = 10061
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.809 ; gain = 7.684 ; free physical = 716 ; free virtual = 10061
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2404.809 ; gain = 0.000 ; free physical = 794 ; free virtual = 10146
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.641 ; gain = 0.000 ; free physical = 698 ; free virtual = 10049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2497.641 ; gain = 100.844 ; free physical = 842 ; free virtual = 10194
INFO: [Common 17-1381] The checkpoint '/home/ashwin/Projects/ip_repo/edit_CordicAccelerator_v1_0.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 31 16:46:13 2022...
