{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 18:08:53 2019 " "Info: Processing started: Wed Oct 09 18:08:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[0\]\$latch " "Warning: Node \"regDSTOut\[0\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[1\]\$latch " "Warning: Node \"regDSTOut\[1\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[2\]\$latch " "Warning: Node \"regDSTOut\[2\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[3\]\$latch " "Warning: Node \"regDSTOut\[3\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[4\]\$latch " "Warning: Node \"regDSTOut\[4\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "regDSTmux\[2\] " "Info: Assuming node \"regDSTmux\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "regDSTmux\[0\] " "Info: Assuming node \"regDSTmux\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "regDSTmux\[1\] " "Info: Assuming node \"regDSTmux\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux5~0 " "Info: Detected gated clock \"Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regDSTOut\[1\]\$latch regDSTmux\[0\] regDSTmux\[2\] 3.267 ns register " "Info: tsu for register \"regDSTOut\[1\]\$latch\" (data pin = \"regDSTmux\[0\]\", clock pin = \"regDSTmux\[2\]\") is 3.267 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.694 ns + Longest pin register " "Info: + Longest pin to register delay is 6.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns regDSTmux\[0\] 1 CLK PIN_B11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 6; CLK Node = 'regDSTmux\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.933 ns) + CELL(0.357 ns) 6.099 ns Mux1~0 2 COMB LCCOMB_X23_Y1_N4 1 " "Info: 2: + IC(4.933 ns) + CELL(0.357 ns) = 6.099 ns; Loc. = LCCOMB_X23_Y1_N4; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.290 ns" { regDSTmux[0] Mux1~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.346 ns) 6.694 ns regDSTOut\[1\]\$latch 3 REG LCCOMB_X23_Y1_N22 1 " "Info: 3: + IC(0.249 ns) + CELL(0.346 ns) = 6.694 ns; Loc. = LCCOMB_X23_Y1_N22; Fanout = 1; REG Node = 'regDSTOut\[1\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.595 ns" { Mux1~0 regDSTOut[1]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 22.59 % ) " "Info: Total cell delay = 1.512 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.182 ns ( 77.41 % ) " "Info: Total interconnect delay = 5.182 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.694 ns" { regDSTmux[0] Mux1~0 regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.694 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux1~0 {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 4.933ns 0.249ns } { 0.000ns 0.809ns 0.357ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.526 ns + " "Info: + Micro setup delay of destination is 0.526 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "regDSTmux\[2\] destination 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"regDSTmux\[2\]\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns regDSTmux\[2\] 1 CLK PIN_Y2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 6; CLK Node = 'regDSTmux\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[2] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.053 ns) 1.945 ns Mux5~0 2 COMB LCCOMB_X23_Y1_N28 1 " "Info: 2: + IC(1.062 ns) + CELL(0.053 ns) = 1.945 ns; Loc. = LCCOMB_X23_Y1_N28; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { regDSTmux[2] Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.000 ns) 2.980 ns Mux5~0clkctrl 3 COMB CLKCTRL_G5 5 " "Info: 3: + IC(1.035 ns) + CELL(0.000 ns) = 2.980 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.053 ns) 3.953 ns regDSTOut\[1\]\$latch 4 REG LCCOMB_X23_Y1_N22 1 " "Info: 4: + IC(0.920 ns) + CELL(0.053 ns) = 3.953 ns; Loc. = LCCOMB_X23_Y1_N22; Fanout = 1; REG Node = 'regDSTOut\[1\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.973 ns" { Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 23.68 % ) " "Info: Total cell delay = 0.936 ns ( 23.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.017 ns ( 76.32 % ) " "Info: Total interconnect delay = 3.017 ns ( 76.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.953 ns" { regDSTmux[2] Mux5~0 Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.953 ns" { regDSTmux[2] {} regDSTmux[2]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 1.062ns 1.035ns 0.920ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.694 ns" { regDSTmux[0] Mux1~0 regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.694 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux1~0 {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 4.933ns 0.249ns } { 0.000ns 0.809ns 0.357ns 0.346ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.953 ns" { regDSTmux[2] Mux5~0 Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.953 ns" { regDSTmux[2] {} regDSTmux[2]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 1.062ns 1.035ns 0.920ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "regDSTmux\[0\] regDSTOut\[4\] regDSTOut\[4\]\$latch 9.341 ns register " "Info: tco from clock \"regDSTmux\[0\]\" to destination pin \"regDSTOut\[4\]\" through register \"regDSTOut\[4\]\$latch\" is 9.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "regDSTmux\[0\] source 4.728 ns + Longest register " "Info: + Longest clock path from clock \"regDSTmux\[0\]\" to source register is 4.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns regDSTmux\[0\] 1 CLK PIN_B11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 6; CLK Node = 'regDSTmux\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.225 ns) 2.723 ns Mux5~0 2 COMB LCCOMB_X23_Y1_N28 1 " "Info: 2: + IC(1.689 ns) + CELL(0.225 ns) = 2.723 ns; Loc. = LCCOMB_X23_Y1_N28; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.914 ns" { regDSTmux[0] Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.000 ns) 3.758 ns Mux5~0clkctrl 3 COMB CLKCTRL_G5 5 " "Info: 3: + IC(1.035 ns) + CELL(0.000 ns) = 3.758 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 4.728 ns regDSTOut\[4\]\$latch 4 REG LCCOMB_X23_Y1_N30 1 " "Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X23_Y1_N30; Fanout = 1; REG Node = 'regDSTOut\[4\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { Mux5~0clkctrl regDSTOut[4]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 22.99 % ) " "Info: Total cell delay = 1.087 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.641 ns ( 77.01 % ) " "Info: Total interconnect delay = 3.641 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.728 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[4]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.728 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[4]$latch {} } { 0.000ns 0.000ns 1.689ns 1.035ns 0.917ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.613 ns + Longest register pin " "Info: + Longest register to pin delay is 4.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDSTOut\[4\]\$latch 1 REG LCCOMB_X23_Y1_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y1_N30; Fanout = 1; REG Node = 'regDSTOut\[4\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTOut[4]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.615 ns) + CELL(1.998 ns) 4.613 ns regDSTOut\[4\] 2 PIN PIN_C11 0 " "Info: 2: + IC(2.615 ns) + CELL(1.998 ns) = 4.613 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.613 ns" { regDSTOut[4]$latch regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 43.31 % ) " "Info: Total cell delay = 1.998 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.615 ns ( 56.69 % ) " "Info: Total interconnect delay = 2.615 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.613 ns" { regDSTOut[4]$latch regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.613 ns" { regDSTOut[4]$latch {} regDSTOut[4] {} } { 0.000ns 2.615ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.728 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[4]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.728 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[4]$latch {} } { 0.000ns 0.000ns 1.689ns 1.035ns 0.917ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.613 ns" { regDSTOut[4]$latch regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.613 ns" { regDSTOut[4]$latch {} regDSTOut[4] {} } { 0.000ns 2.615ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regDSTOut\[2\]\$latch regDSTmux\[1\] regDSTmux\[0\] -0.366 ns register " "Info: th for register \"regDSTOut\[2\]\$latch\" (data pin = \"regDSTmux\[1\]\", clock pin = \"regDSTmux\[0\]\") is -0.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "regDSTmux\[0\] destination 4.946 ns + Longest register " "Info: + Longest clock path from clock \"regDSTmux\[0\]\" to destination register is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns regDSTmux\[0\] 1 CLK PIN_B11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 6; CLK Node = 'regDSTmux\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.225 ns) 2.723 ns Mux5~0 2 COMB LCCOMB_X23_Y1_N28 1 " "Info: 2: + IC(1.689 ns) + CELL(0.225 ns) = 2.723 ns; Loc. = LCCOMB_X23_Y1_N28; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.914 ns" { regDSTmux[0] Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.000 ns) 3.758 ns Mux5~0clkctrl 3 COMB CLKCTRL_G5 5 " "Info: 3: + IC(1.035 ns) + CELL(0.000 ns) = 3.758 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.228 ns) 4.946 ns regDSTOut\[2\]\$latch 4 REG LCCOMB_X23_Y1_N26 1 " "Info: 4: + IC(0.960 ns) + CELL(0.228 ns) = 4.946 ns; Loc. = LCCOMB_X23_Y1_N26; Fanout = 1; REG Node = 'regDSTOut\[2\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.188 ns" { Mux5~0clkctrl regDSTOut[2]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.262 ns ( 25.52 % ) " "Info: Total cell delay = 1.262 ns ( 25.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 74.48 % ) " "Info: Total interconnect delay = 3.684 ns ( 74.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.946 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.946 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 1.689ns 1.035ns 0.960ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.312 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns regDSTmux\[1\] 1 CLK PIN_W9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 6; CLK Node = 'regDSTmux\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.922 ns) + CELL(0.154 ns) 4.875 ns Mux2~0 2 COMB LCCOMB_X23_Y1_N2 1 " "Info: 2: + IC(3.922 ns) + CELL(0.154 ns) = 4.875 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.076 ns" { regDSTmux[1] Mux2~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.225 ns) 5.312 ns regDSTOut\[2\]\$latch 3 REG LCCOMB_X23_Y1_N26 1 " "Info: 3: + IC(0.212 ns) + CELL(0.225 ns) = 5.312 ns; Loc. = LCCOMB_X23_Y1_N26; Fanout = 1; REG Node = 'regDSTOut\[2\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.437 ns" { Mux2~0 regDSTOut[2]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.178 ns ( 22.18 % ) " "Info: Total cell delay = 1.178 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.134 ns ( 77.82 % ) " "Info: Total interconnect delay = 4.134 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.312 ns" { regDSTmux[1] Mux2~0 regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.312 ns" { regDSTmux[1] {} regDSTmux[1]~combout {} Mux2~0 {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 3.922ns 0.212ns } { 0.000ns 0.799ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.946 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.946 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 1.689ns 1.035ns 0.960ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.228ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.312 ns" { regDSTmux[1] Mux2~0 regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.312 ns" { regDSTmux[1] {} regDSTmux[1]~combout {} Mux2~0 {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 3.922ns 0.212ns } { 0.000ns 0.799ns 0.154ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4367 " "Info: Peak virtual memory: 4367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 18:08:53 2019 " "Info: Processing ended: Wed Oct 09 18:08:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
