# Displays accept n bits in little endian:
# regx:
#   'x' followed by a number in [0; 2^n-1]
#   eg:
#     [0,1,1,0,0] -> 'x6'
#     [0,1,1,0,1] -> 'x22'
#
# regf:
#   'f' followed by a number in [0; 2^n-1]
#   eg:
#     [0,1,1,0,0] -> 'f6'
#     [0,1,1,0,1] -> 'f22'
#
# num:
#   number in [-2^(n-1); 2^(n-1)-1]
#   eg:
#     [0,1,1,0,1,0,0,0,0,0,0,0] -> '22'
#     [0,1,1,0,1] -> '-10'
#
# unum:
#   number in [0; 2^(n)-1]
#   eg:
#     [0,1,1,0,1,0,0,0,0,0,0,0] -> '22'
#     [0,1,1,0,1] -> '22'
#
# pnum:
#   number in [-2^(n-1); 2^(n-1)-1] then the next argument in parentheses
#   eg:
#     [0,1,1,0,1,0,0,0,0,0,0,0] -> '22(...)', where ... is substituted with the next argument
#     [0,1,1,0,1] -> '-10(...)', where ... is substututed with the next argument
#   comment:
#     must have for commands lb, lh, lw, sb, sh, sw.
#     this way two arguments are output as one
#
# double:
#   EVEN number in [-2^n; 2^n-1], i.e. num * 2
#   eg:
#     [0,1,1,0,1,0,0,0,0,0,0,0] -> '44'
#     [0,1,1,0,1] -> '-20'
#
# fence:
#     accepts only 4 bits
#     [0,0,0,0] -> '0'  # invalid, but let it be
#     [1,0,0,0] -> 'w'
#     [0,1,0,0] -> 'r'
#     [1,1,0,0] -> 'rw'
#     [0,0,1,0] -> 'o'
#     [1,0,1,0] -> 'ow'
#     [0,1,1,0] -> 'or'
#     [1,1,1,0] -> 'orw'
#     [0,0,0,1] -> 'i'
#     [1,0,0,1] -> 'iw'
#     [0,1,0,1] -> 'ir'
#     [1,1,0,1] -> 'irw'
#     [0,0,1,1] -> 'io'
#     [1,0,1,1] -> 'iow'
#     [0,1,1,1] -> 'ior'
#     [1,1,1,1] -> 'iorw'

Args:  
  rv32i_rd:        { name: "rd"  , span: "7:11"             , display: "regx"   }
  rv32i_rs1:       { name: "rs1" , span: "15:19"            , display: "regx"   }
  rv32i_rs2:       { name: "rs2" , span: "20:24"            , display: "regx"   }
  rv32i_shamt:     { name: "imm" , span: "20:24"            , display: "unum"   }
  rv32i_i_imm:     { name: "imm" , span: "20:31"            , display: "num"    }
  rv32i_i_imm_mem: { name: "imm" , span: "20:31"            , display: "pnum"   }
  rv32i_s_imm:     { name: "imm" , span: "7:11,25:31"       , display: "num"    }
  rv32i_s_imm_mem: { name: "imm" , span: "7:11,25:31"       , display: "pnum"   }
  rv32i_b_imm:     { name: "imm" , span: "8:11,25:30,7,31"  , display: "double" }
  rv32i_u_imm:     { name: "imm" , span: "12:31"            , display: "num"    }
  rv32i_j_imm:     { name: "imm" , span: "21:30,20,12:19,31", display: "double" }
  rv32i_f_succ:    { name: "succ", span: "20:23"            , display: "fence"  }
  rv32i_f_pred:    { name: "pred", span: "24:27"            , display: "fence"  }

Fields:
  rv32i_opcode_load:   { name: "opcode", span: "0:6"  , value: "1100000"      }
  rv32i_opcode_store:  { name: "opcode", span: "0:6"  , value: "1100010"      }
  rv32i_opcode_regimm: { name: "opcode", span: "0:6"  , value: "1100100"      }
  rv32i_opcode_regreg: { name: "opcode", span: "0:6"  , value: "1100110"      }
  rv32i_opcode_lui:    { name: "opcode", span: "0:6"  , value: "1110110"      }
  rv32i_opcode_auipc:  { name: "opcode", span: "0:6"  , value: "1110100"      }
  rv32i_opcode_branch: { name: "opcode", span: "0:6"  , value: "1100011"      }
  rv32i_opcode_jalr:   { name: "opcode", span: "0:6"  , value: "1110011"      }
  rv32i_opcode_jump:   { name: "opcode", span: "0:6"  , value: "1111011"      }
  rv32i_opcode_fence:  { name: "opcode", span: "0:6"  , value: "1111000"      }
  rv32i_opcode_system: { name: "opcode", span: "0:6"  , value: "1100111"      }
  rv32i_funct3_add:    { name: "funct3", span: "12:14", value: "000"          }
  rv32i_funct3_slt:    { name: "funct3", span: "12:14", value: "010"          }
  rv32i_funct3_sltu:   { name: "funct3", span: "12:14", value: "110"          }
  rv32i_funct3_and:    { name: "funct3", span: "12:14", value: "111"          }
  rv32i_funct3_or:     { name: "funct3", span: "12:14", value: "011"          }
  rv32i_funct3_xor:    { name: "funct3", span: "12:14", value: "001"          }
  rv32i_funct3_sll:    { name: "funct3", span: "12:14", value: "100"          }
  rv32i_funct3_srl:    { name: "funct3", span: "12:14", value: "101"          }
  rv32i_funct3_jalr:   { name: "funct3", span: "12:14", value: "001"          }
  rv32i_funct3_wb:     { name: "funct3", span: "12:14", value: "000"          }
  rv32i_funct3_wbu:    { name: "funct3", span: "12:14", value: "001"          }
  rv32i_funct3_wh:     { name: "funct3", span: "12:14", value: "100"          }
  rv32i_funct3_whu:    { name: "funct3", span: "12:14", value: "101"          }
  rv32i_funct3_ww:     { name: "funct3", span: "12:14", value: "010"          }
  rv32i_funct3_beq:    { name: "funct3", span: "12:14", value: "000"          }
  rv32i_funct3_bne:    { name: "funct3", span: "12:14", value: "100"          }
  rv32i_funct3_blt:    { name: "funct3", span: "12:14", value: "001"          }
  rv32i_funct3_bltu:   { name: "funct3", span: "12:14", value: "011"          }
  rv32i_funct3_bge:    { name: "funct3", span: "12:14", value: "101"          }
  rv32i_funct3_bgeu:   { name: "funct3", span: "12:14", value: "111"          }
  rv32i_funct3_fence:  { name: "funct3", span: "12:14", value: "000"          }
  rv32i_funct3_system: { name: "funct3", span: "12:14", value: "000"          }
  rv32i_funct7_normal: { name: "funct7", span: "25:31", value: "0000000"      }
  rv32i_funct7_alter:  { name: "funct7", span: "25:31", value: "0000010"      }
  rv32i_null_rd:       { name: "rd"    , span: "7:11" , value: "00000"        }
  rv32i_null_rs1:      { name: "rs1"   , span: "15:19", value: "00000"        }
  rv32i_null_rs2:      { name: "rs2"   , span: "20:24", value: "00000"        }
  rv32i_null_i_imm:    { name: "imm"   , span: "20:31", value: "000000000000" }
  rv32i_one_i_imm:     { name: "imm"   , span: "20:31", value: "100000000000" }
  rv32i_neg_i_imm:     { name: "imm"   , span: "20:31", value: "111111111111" }

Sets:
- name: "RV32I"
  size: "32"  
  instructions:
  - mnemonic: "add"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_add, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "sub"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_add, rv32i_funct7_alter ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "slt"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_slt, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "sltu"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_sltu, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "and"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_and, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "or"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_or, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "xor"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_xor, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "sll"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_sll, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "srl"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_srl, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]
  - mnemonic: "sra"
    fields: [ rv32i_opcode_regreg, rv32i_funct3_srl, rv32i_funct7_alter ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_rs2 ]

  - mnemonic: "nop"
    fields:
    - rv32i_opcode_regimm
    - rv32i_funct3_add
    - rv32i_null_rd
    - rv32i_null_rs1
    - rv32i_null_i_imm
  - mnemonic: "mv"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_add, rv32i_null_i_imm ]
    args: [ rv32i_rd, rv32i_rs1 ]
  - mnemonic: "addi"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_add ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_i_imm ]
  - mnemonic: "slti"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_slt ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_i_imm ]
  - mnemonic: "seqz"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_sltu, rv32i_one_i_imm ]
    args: [ rv32i_rd, rv32i_rs1 ]
  - mnemonic: "sltiu"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_sltu ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_i_imm ]
  - mnemonic: "andi"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_and ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_i_imm ]
  - mnemonic: "ori"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_or ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_i_imm ]
  - mnemonic: "not"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_xor, rv32i_neg_i_imm ]
    args: [ rv32i_rd, rv32i_rs1 ]
  - mnemonic: "xori"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_xor ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_i_imm ]

  - mnemonic: "slli"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_sll, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_shamt ]
  - mnemonic: "srli"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_srl, rv32i_funct7_normal ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_shamt ]
  - mnemonic: "srai"
    fields: [ rv32i_opcode_regimm, rv32i_funct3_srl, rv32i_funct7_alter ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_shamt ]

  - mnemonic: "lw"
    fields: [ rv32i_opcode_load, rv32i_funct3_ww ]
    args: [ rv32i_rd, rv32i_i_imm_mem, rv32i_rs1 ]
  - mnemonic: "lh"
    fields: [ rv32i_opcode_load, rv32i_funct3_wh ]
    args: [ rv32i_rd, rv32i_i_imm_mem, rv32i_rs1 ]
  - mnemonic: "lb"
    fields: [ rv32i_opcode_load, rv32i_funct3_wb ]
    args: [ rv32i_rd, rv32i_i_imm_mem, rv32i_rs1 ]
  - mnemonic: "lhu"
    fields: [ rv32i_opcode_load, rv32i_funct3_whu ]
    args: [ rv32i_rd, rv32i_i_imm_mem, rv32i_rs1 ]
  - mnemonic: "lbu"
    fields: [ rv32i_opcode_load, rv32i_funct3_wbu ]
    args: [ rv32i_rd, rv32i_i_imm_mem, rv32i_rs1 ]

  - mnemonic: "sw"
    fields: [ rv32i_opcode_store, rv32i_funct3_ww ]
    args: [ rv32i_rs2, rv32i_s_imm_mem, rv32i_rs1 ]
  - mnemonic: "sh"
    fields: [ rv32i_opcode_store, rv32i_funct3_wh ]
    args: [ rv32i_rs2, rv32i_s_imm_mem, rv32i_rs1 ]
  - mnemonic: "sb"
    fields: [ rv32i_opcode_store, rv32i_funct3_wb ]
    args: [ rv32i_rs2, rv32i_s_imm_mem, rv32i_rs1 ]

  - mnemonic: "lui"
    fields: [ rv32i_opcode_lui ]
    args: [ rv32i_rd, rv32i_u_imm ]
  - mnemonic: "auipc"
    fields: [ rv32i_opcode_auipc ]
    args: [ rv32i_rd, rv32i_u_imm ]

  - mnemonic: "beq"
    fields: [ rv32i_opcode_branch, rv32i_funct3_beq ]
    args: [ rv32i_rs1, rv32i_rs2, rv32i_b_imm ]
  - mnemonic: "bne"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bne ]
    args: [ rv32i_rs1, rv32i_rs2, rv32i_b_imm ]
  - mnemonic: "blt"
    fields: [ rv32i_opcode_branch, rv32i_funct3_blt ]
    args: [ rv32i_rs1, rv32i_rs2, rv32i_b_imm ]
  - mnemonic: "bltu"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bltu ]
    args: [ rv32i_rs1, rv32i_rs2, rv32i_b_imm ]
  - mnemonic: "bge"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bge ]
    args: [ rv32i_rs1, rv32i_rs2, rv32i_b_imm ]
  - mnemonic: "bgeu"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bgeu ]
    args: [ rv32i_rs1, rv32i_rs2, rv32i_b_imm ]

# Reverse alternatives for blt, bltu, bge, bgeu
  - mnemonic: "bgt"
    fields: [ rv32i_opcode_branch, rv32i_funct3_blt ]
    args: [ rv32i_rs2, rv32i_rs1, rv32i_b_imm ]
  - mnemonic: "bgtu"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bltu ]
    args: [ rv32i_rs2, rv32i_rs1, rv32i_b_imm ]
  - mnemonic: "ble"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bge ]
    args: [ rv32i_rs2, rv32i_rs1, rv32i_b_imm ]
  - mnemonic: "bleu"
    fields: [ rv32i_opcode_branch, rv32i_funct3_bgeu ]
    args: [ rv32i_rs2, rv32i_rs1, rv32i_b_imm ]

  - mnemonic: "j"
    fields: [ rv32i_opcode_jal, rv32i_null_rd ]
    args: [ rv32i_j_imm ]
  - mnemonic: "jal"
    fields: [ rv32i_opcode_jal ]
    args: [ rv32i_rd, rv32i_j_imm ]
  - mnemonic: "jalr"
    fields: [ rv32i_opcode_jalr, rv32i_funct3_jalr ]
    args: [ rv32i_rd, rv32i_rs1, rv32i_j_imm ]

  - mnemonic: "pause"
    fields:
    - rv32i_opcode_fence
    - rv32i_funct3_fence
    - rv32i_null_rd
    - rv32i_null_rs1
    - name: "fm"
      span: "28:31"
      value: "0000"
    - name: "pred"
      span: "24:27"
      value: "1000"
    - name: "succ"
      span: "20:23"
      value: "0000"
  - mnemonic: "fence"
    fields:
    - rv32i_opcode_fence
    - rv32i_funct3_fence
    - rv32i_null_rd
    - rv32i_null_rs1
    - name: "fm"
      span: "28:31"
      value: "0000"
    - name: "pred"
      span: "24:27"
      value: "1111"
    - name: "succ"
      span: "20:23"
      value: "1111"
  - mnemonic: "fence"
    fields:
    - rv32i_opcode_fence
    - rv32i_funct3_fence
    - rv32i_null_rd
    - rv32i_null_rs1
    - name: "fm"
      span: "28:31"
      value: "0000"
    args: [ rv32i_f_pred, rv32i_f_succ ]
  - mnemonic: "fence.tso"
    fields:
    - rv32i_opcode_fence
    - rv32i_funct3_fence
    - rv32i_null_rd
    - rv32i_null_rs1
    - name: "fm"
      span: "28:31"
      value: "0001"
    - name: "pred"
      span: "24:27"
      value: "1100"
    - name: "succ"
      span: "20:23"
      value: "1100"

  - mnemonic: "ecall"
    fields:
    - rv32i_opcode_system
    - rv32i_funct3_system
    - rv32i_null_rd
    - rv32i_null_rs1
    - rv32i_null_i_imm
  - mnemonic: "ebreak"
    fields:
    - rv32i_opcode_system
    - rv32i_funct3_system
    - rv32i_null_rd
    - rv32i_null_rs1
    - rv32i_one_i_imm
