{
  "Top": "rotateSlice",
  "RtlTop": "rotateSlice",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": ["config_dataflow -default_channel=fifo -fifo_depth=0"],
    "Directives": [
      "interface parseEvents {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 500} {port positionBooleanTextRequiredeventSlice}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt1Block}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt2Block}} {}",
      "interface parseEvents {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 500} {port positionBooleanTextRequireddataStream}} {}",
      "inline sadSum {{off positionBoolean1}} {}",
      "unroll sadSum\/calOFLoop2 {{factor 1}} {}",
      "pipeline sad {} {}",
      "inline sad {{off positionBoolean1}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredretVal} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline colSADSum {} {}",
      "inline colSADSum {{off positionBoolean1}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput2} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline blockSADSum {} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredsumBlock} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition min {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline min {} {}",
      "inline min {{off positionBoolean1}} {}",
      "inline readPixFromCol {} {}",
      "unroll readPixFromCol\/readWiderBitsLoop {} {}",
      "inline readPixFromTwoCols {} {}",
      "unroll readPixFromTwoCols\/readTwoColsWiderBitsLoop {} {}",
      "inline writePixToCol {} {}",
      "unroll writePixToCol\/writeWiderBitsLoop {} {}",
      "inline resetPix {} {}",
      "dependence writePix {{variable glPLSlices} {inter positionBoolean0type} {false positionBoolean0dependent}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {cyclic positionBoolean0type} {factor 1} {dim 3}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {complete positionBoolean0type} {dim 1}} {}",
      "inline writePix {} {}",
      "pipeline writePix {} {}",
      "resource writePix {{variable positionBooleanTextRequiredglPLSlices} {core RAM_T2P_BRAM}} {}",
      "pipeline miniSADSum {} {}",
      "array_reshape miniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape miniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "inline miniSADSum {} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredlocalSumReg} {complete positionBoolean0type} {dim 0}} {}",
      "array_reshape readBlockCols {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredtagCol} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape readBlockCols {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredrefCol} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline readBlockCols {} {}",
      "inline readBlockCols {} {}",
      "inline readBlockColsAndMiniSADSum {} {}",
      "inline getXandY {{off positionBoolean1}} {}",
      "pipeline getXandY\/getXandYLoop {} {}",
      "loop_tripcount getXandY\/getXandYLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "inline rwSlices {{off positionBoolean1}} {}",
      "loop_tripcount rwSlices\/rwSlicesLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline rwSlices\/rwSlicesInnerLoop {} {}",
      "pipeline rwSlices\/resetLoop {} {}",
      "inline miniSADSumWrapper {{off positionBoolean1}} {}",
      "pipeline miniSADSumWrapper\/innerLoop_1 {} {}",
      "loop_tripcount miniSADSumWrapper\/wrapperLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "loop_tripcount outputResult\/outputLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline outputResult\/outputLoop {} {}",
      "dataflow parseEvents\/DFRegion {} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredxStream} {core FIFO_SRL}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredyStream} {core FIFO_SRL}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredrefStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredrefStream} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredtagStreamIn} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredtagStreamIn} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredminiSumStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredminiSumStream} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredpktEventDataStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredpktEventDataStream} {depth 2} {dim 1}} {}",
      "interface testMiniSADSumWrapper {{ap_fifo positionBoolean0mode} {depth 340} {port positionBooleanTextRequiredinput1}} {}",
      "interface testMiniSADSumWrapper {{ap_fifo positionBoolean0mode} {depth 340} {port positionBooleanTextRequiredinput2}} {}",
      "interface testMiniSADSumWrapper {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 20} {port positionBooleanTextRequiredminiSum}} {}",
      "interface testMiniSADSumWrapper {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 20} {port positionBooleanTextRequiredOF}} {}",
      "pipeline testMiniSADSumWrapper\/readToStream {} {}",
      "pipeline testMiniSADSumWrapper\/writeFromStream {} {}",
      "dataflow testMiniSADSumWrapper {} {}",
      "loop_tripcount testMiniSADSumWrapper\/readToStream {{tripcount positionBooleanCmd} {min 1} {max 170000}} {}",
      "stream testMiniSADSumWrapper {{variable positionBooleanTextRequiredrefStream} {depth 18} {dim 1}} {}",
      "stream testMiniSADSumWrapper {{variable positionBooleanTextRequiredtagStreamIn} {depth 18} {dim 1}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 1000} {port positionBooleanTextRequireddata}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 17000} {port positionBooleanTextRequiredrefData}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 17000} {port positionBooleanTextRequiredtagData}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredpktEventDataStream} {depth 2} {dim 1}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredrefStream} {depth 2} {dim 1}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredtagStreamIn} {depth 2} {dim 1}} {}",
      "dataflow testRwslices {} {}",
      "pipeline testRwslices\/getXandYLoop {} {}",
      "pipeline testRwslices\/writeFromStream {} {}",
      "loop_tripcount testRwslices\/writeFromStream {{tripcount positionBooleanCmd} {min 1} {max 170000}} {}",
      "interface parseEvents {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn} {bundle control}} {}",
      "array_partition rotateSlice {{partition positionBooleanCmd} {variable positionBooleanTextRequiredareaEventRegs} {block positionBoolean0type} {factor 4} {dim 2}} {}",
      "pipeline rotateSlice\/rotateSliceLoop {} {}",
      "inline rotateSlice {{off positionBoolean1}} {}",
      "interface getXandY {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1301",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rotateSlice",
    "Version": "1.0",
    "DisplayName": "Rotateslice",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/abmofAccel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/rotateSlice_areaEbkb.vhd",
      "impl\/vhdl\/rotateSlice_mux_4fYi.vhd",
      "impl\/vhdl\/rotateSlice.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/rotateSlice_areaEbkb.v",
      "impl\/verilog\/rotateSlice_areaEbkb_ram.dat",
      "impl\/verilog\/rotateSlice_mux_4fYi.v",
      "impl\/verilog\/rotateSlice.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "idxStream_V_V": {
      "type": "ap_fifo",
      "fifo_width": "2",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "xInStream_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "xOutStream_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "yInStream_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "yOutStream_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "xInStream_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "xInStream_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "xInStream_V_read": {
      "dir": "out",
      "width": "1"
    },
    "yInStream_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "yInStream_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "yInStream_V_read": {
      "dir": "out",
      "width": "1"
    },
    "xOutStream_V_din": {
      "dir": "out",
      "width": "8"
    },
    "xOutStream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "xOutStream_V_write": {
      "dir": "out",
      "width": "1"
    },
    "yOutStream_V_din": {
      "dir": "out",
      "width": "8"
    },
    "yOutStream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "yOutStream_V_write": {
      "dir": "out",
      "width": "1"
    },
    "idxStream_V_V_din": {
      "dir": "out",
      "width": "2"
    },
    "idxStream_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "idxStream_V_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "xInStream_V": {
      "interfaceRef": "xInStream_V",
      "dir": "in"
    },
    "yInStream_V": {
      "interfaceRef": "yInStream_V",
      "dir": "in"
    },
    "xOutStream_V": {
      "interfaceRef": "xOutStream_V",
      "dir": "out",
      "firstOutLatency": "5"
    },
    "yOutStream_V": {
      "interfaceRef": "yOutStream_V",
      "dir": "out",
      "firstOutLatency": "5"
    },
    "idxStream_V_V": {
      "interfaceRef": "idxStream_V_V",
      "dir": "out",
      "firstOutLatency": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "rotateSlice"},
    "Metrics": {"rotateSlice": {
        "Latency": {
          "LatencyBest": "1301",
          "LatencyAvg": "1301",
          "LatencyWorst": "1301",
          "PipelineII": "1302",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.68"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "1300",
            "PipelineII": "",
            "PipelineDepth": "13",
            "Loops": [{
                "Name": "rotateSliceLoop",
                "TripCount": "8",
                "Latency": "9",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "203",
          "LUT": "484",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-10-08 19:42:46 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
