// Seed: 1801842797
module module_0 (
    id_1
);
  output wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = 1'b0 + {id_6{id_6}};
  module_0(
      id_8
  );
  wire id_9;
  xnor (id_8, id_7, id_6, id_1, id_4);
  wire id_10, id_11;
endmodule
module module_2 (
    input tri0 id_0,
    input wor  id_1
);
  always_latch id_3 <= id_3;
  wire id_4 = id_1, id_5, id_6, id_7;
  wand id_8;
  always id_7 = id_7;
  id_9(
      id_8, id_7
  );
  always_ff id_3 = id_3;
  supply1 id_10, id_11;
  tri0 id_12;
  assign id_12 = id_11;
  always id_3 <= id_10 - -1;
  module_0(
      id_10
  );
endmodule
