--------------------------------------------------------------------------------
-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: L.70
--  \   \         Application: netgen
--  /   /         Filename: divider.vhd
-- /___/   /\     Timestamp: Tue Dec  6 22:53:47 2011
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl /home/mdl/yux106/Neovision/yux106/trunk/Neovision/GEM5/XC/ise/skintone/ipcore_dir/_cg/divider.ngc /home/mdl/yux106/Neovision/yux106/trunk/Neovision/GEM5/XC/ise/skintone/ipcore_dir/_cg/divider.vhd 
-- Device	: 6vlx240tff784-2
-- Input file	: /home/mdl/yux106/Neovision/yux106/trunk/Neovision/GEM5/XC/ise/skintone/ipcore_dir/_cg/divider.ngc
-- Output file	: /home/mdl/yux106/Neovision/yux106/trunk/Neovision/GEM5/XC/ise/skintone/ipcore_dir/_cg/divider.vhd
-- # of Entities	: 1
-- Design Name	: divider
-- Xilinx	: /home/mdl/Xilinx64/11.1/ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity divider is
  port (
    rfd : out STD_LOGIC; 
    clk : in STD_LOGIC := 'X'; 
    dividend : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    fractional : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end divider;

architecture STRUCTURE of divider is
  signal NlwRenamedSig_OI_rfd : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_2772 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_2771 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_2770 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_2769 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_2768 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_2767 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_2766 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_2765 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_2764 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_2763 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_2762 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_2761 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_2760 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_2759 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_15_2758 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_2757 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_14_2756 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_2755 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_2754 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_2753 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_2752 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_2751 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_2750 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_2749 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_2748 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_2747 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_2746 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_2745 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_2744 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_2743 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_2742 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_0_2741 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_1_2740 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_2739 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_rstpot : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N02 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_N2 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2676 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_153 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_107 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_divide_by_zero : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_0_Q31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_1_Q31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal dividend_2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal divisor_3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal quotient_4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal fractional_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 14 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 14 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
begin
  dividend_2(15) <= dividend(15);
  dividend_2(14) <= dividend(14);
  dividend_2(13) <= dividend(13);
  dividend_2(12) <= dividend(12);
  dividend_2(11) <= dividend(11);
  dividend_2(10) <= dividend(10);
  dividend_2(9) <= dividend(9);
  dividend_2(8) <= dividend(8);
  dividend_2(7) <= dividend(7);
  dividend_2(6) <= dividend(6);
  dividend_2(5) <= dividend(5);
  dividend_2(4) <= dividend(4);
  dividend_2(3) <= dividend(3);
  dividend_2(2) <= dividend(2);
  dividend_2(1) <= dividend(1);
  dividend_2(0) <= dividend(0);
  quotient(15) <= quotient_4(15);
  quotient(14) <= quotient_4(14);
  quotient(13) <= quotient_4(13);
  quotient(12) <= quotient_4(12);
  quotient(11) <= quotient_4(11);
  quotient(10) <= quotient_4(10);
  quotient(9) <= quotient_4(9);
  quotient(8) <= quotient_4(8);
  quotient(7) <= quotient_4(7);
  quotient(6) <= quotient_4(6);
  quotient(5) <= quotient_4(5);
  quotient(4) <= quotient_4(4);
  quotient(3) <= quotient_4(3);
  quotient(2) <= quotient_4(2);
  quotient(1) <= quotient_4(1);
  quotient(0) <= quotient_4(0);
  divisor_3(15) <= divisor(15);
  divisor_3(14) <= divisor(14);
  divisor_3(13) <= divisor(13);
  divisor_3(12) <= divisor(12);
  divisor_3(11) <= divisor(11);
  divisor_3(10) <= divisor(10);
  divisor_3(9) <= divisor(9);
  divisor_3(8) <= divisor(8);
  divisor_3(7) <= divisor(7);
  divisor_3(6) <= divisor(6);
  divisor_3(5) <= divisor(5);
  divisor_3(4) <= divisor(4);
  divisor_3(3) <= divisor(3);
  divisor_3(2) <= divisor(2);
  divisor_3(1) <= divisor(1);
  divisor_3(0) <= divisor(0);
  rfd <= NlwRenamedSig_OI_rfd;
  fractional(7) <= fractional_5(7);
  fractional(6) <= fractional_5(6);
  fractional(5) <= fractional_5(5);
  fractional(4) <= fractional_5(4);
  fractional(3) <= fractional_5(3);
  fractional(2) <= fractional_5(2);
  fractional(1) <= fractional_5(1);
  fractional(0) <= fractional_5(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_2772
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0 : 
SRLC16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_2772
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_2771
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_2771
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_2770
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_2770
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_2769
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_2769
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_2768
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_2768
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_2767
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_2767
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_2766
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_2766
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_2765
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_2765
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_2764
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_2764
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_2763
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_2763
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_2762
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_2762
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_2761
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_2761
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_2760
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_2760
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_2759
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_2759
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_15_2758
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_15 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_15_2758
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_2757
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_2757
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_14_2756
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_14 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_14_2756
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_2755
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_2755
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_2754
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_2754
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_2753
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_2753
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_2752
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_2752
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_2751
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_2751
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_2750
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_2750
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_2749
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_2749
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_2748
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_2748
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_2747
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_2747
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_2746
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_2746
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_2745
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_2745
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_2744
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_2744
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_2743
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_2743
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_2742
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_2742
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_0_2741
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_0 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0),
      CE => NlwRenamedSig_OI_rfd,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_0_2741
,
      Q31 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_0_Q31_UNCONNECTED
,
      A(4) => NlwRenamedSig_OI_rfd,
      A(3) => BU2_divide_by_zero,
      A(2) => NlwRenamedSig_OI_rfd,
      A(1) => NlwRenamedSig_OI_rfd,
      A(0) => BU2_divide_by_zero
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_1_2740
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_1 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1),
      CE => NlwRenamedSig_OI_rfd,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_1_2740
,
      Q31 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_25_1_Q31_UNCONNECTED
,
      A(4) => NlwRenamedSig_OI_rfd,
      A(3) => BU2_divide_by_zero,
      A(2) => NlwRenamedSig_OI_rfd,
      A(1) => NlwRenamedSig_OI_rfd,
      A(0) => BU2_divide_by_zero
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => NlwRenamedSig_OI_rfd,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_2739
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CE => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_2739
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0_rstpot1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0_rstpot
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2676
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => divisor_3(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_153
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dividend_2(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_107
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_11 : 
LUT6
    generic map(
      INIT => X"96969696969696AA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N1,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_12 : 
LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_3_11 : 
LUT6
    generic map(
      INIT => X"96969696969696AA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_1_11 : 
LUT4
    generic map(
      INIT => X"96AA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a71 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i_7_1 : LUT4
    generic map(
      INIT => X"6660"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_Q,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N02,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_111 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_Q,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N02
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a61 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a51 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a41 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a31 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a21 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a181 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a171 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a161 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a151 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a141 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a131 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a121 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a111 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a101 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_rstpot,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_rstpot,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_1 : LUT6
    generic map(
      INIT => X"55AA57AA00AA02AA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7_Q,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N1,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det,
      I4 => BU2_N2,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N02,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_1_SW0 : 
LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_Q,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q,
      O => BU2_N2
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_111 : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2_Q,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_11 : 
LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6_Q,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5_Q,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4_Q,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3_Q,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_N1,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a171 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(9),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a161 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(8),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a151 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(7),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a141 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(6),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a131 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(5),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a121 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(4),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a111 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(3),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a101 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(2),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(1),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a61 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(14),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(13),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(12),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(11),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(10),
      I1 => divisor_3(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a171 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(9),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a161 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(8),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a151 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(7),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a141 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(6),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a131 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(5),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a121 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(4),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a111 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(3),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a101 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(2),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(1),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a61 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(14),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(13),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(12),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(11),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(10),
      I1 => dividend_2(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_25(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      Q => fractional_5(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1),
      Q => fractional_5(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2),
      Q => fractional_5(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3),
      Q => fractional_5(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4),
      Q => fractional_5(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5),
      Q => fractional_5(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6),
      Q => fractional_5(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7),
      Q => fractional_5(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0),
      Q => quotient_4(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1),
      Q => quotient_4(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2),
      Q => quotient_4(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3),
      Q => quotient_4(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4),
      Q => quotient_4(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5),
      Q => quotient_4(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6),
      Q => quotient_4(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7),
      Q => quotient_4(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8),
      Q => quotient_4(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9),
      Q => quotient_4(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10),
      Q => quotient_4(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11),
      Q => quotient_4(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12),
      Q => quotient_4(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13),
      Q => quotient_4(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(14),
      Q => quotient_4(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(15),
      Q => quotient_4(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2676,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2676,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(22),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(22),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(21),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(21),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(20),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(20),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(19),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(19),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(18),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(18),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15),
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => BU2_divide_by_zero,
      S => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => divisor_3(15),
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_153,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_153,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14),
      LI => BU2_divide_by_zero,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => dividend_2(15),
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_107,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_107,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      LI => BU2_divide_by_zero,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => divisor_3(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => dividend_2(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q
    );
  BU2_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_rfd
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_divide_by_zero
    );

end STRUCTURE;

-- synthesis translate_on
