{"Source Block": ["hdl/library/common/ad_dds.v@66:76@HdlIdDef", "  input       [        PHASE_DW-1:0]  tone_1_freq_word,\n  input       [        PHASE_DW-1:0]  tone_2_freq_word,\n  output  reg [DDS_DW*CLK_RATIO-1:0]  dac_dds_data\n  );\n\n  wire [DDS_DW*CLK_RATIO-1:0] dac_dds_data_s;\n\n  always @(posedge clk) begin\n    dac_dds_data <= dac_dds_data_s;\n  end\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[71, "  reg                         dac_data_sync_m = 1'd0;\n"]]}}