 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: T-2022.03
Date   : Tue Jul 25 18:58:06 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: x_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: candidate_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  x_reg_1_/CK (DFFRX4)                     0.00       0.50 r
  x_reg_1_/Q (DFFRX4)                      0.53       1.03 f
  U697/Y (NOR2X1)                          0.49       1.51 r
  U523/Y (OAI31X1)                         0.32       1.83 f
  U593/Y (OAI21XL)                         0.75       2.58 r
  U356/Y (NAND2XL)                         0.48       3.06 f
  U395/Y (OAI21X2)                         0.40       3.46 r
  U711/Y (AOI2BB2X1)                       0.39       3.85 r
  U713/Y (OAI21XL)                         0.29       4.13 f
  U388/Y (OAI31X4)                         0.39       4.53 r
  U720/Y (INVXL)                           0.14       4.67 f
  U331/Y (AOI222XL)                        0.66       5.32 r
  U723/S (ADDHXL)                          0.84       6.16 r
  U559/Y (AND2X1)                          0.32       6.49 r
  U743/CO (ADDFXL)                         0.47       6.96 r
  U564/S (ADDFXL)                          0.81       7.77 r
  U745/Y (AOI2BB1X1)                       0.35       8.12 r
  U747/Y (AOI211X1)                        0.17       8.28 f
  U373/Y (AND3X2)                          0.27       8.55 f
  U517/Y (AOI32X1)                         0.28       8.83 r
  U791/Y (AOI211X4)                        0.37       9.20 f
  U371/Y (INVX12)                          0.14       9.34 r
  U370/Y (NAND2X6)                         0.12       9.45 f
  U800/Y (OAI21X1)                         0.29       9.74 r
  U412/Y (OAI21X1)                         0.20       9.95 f
  U317/Y (OAI21X1)                         0.18      10.13 r
  candidate_reg_2_/D (DFFRX1)              0.00      10.13 r
  data arrival time                                  10.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  candidate_reg_2_/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                 -10.13
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
