<stg><name>LOAD_WEIGHT_DMA</name>


<trans_list>

<trans id="333" from="1" to="2">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="2" to="3">
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="2" to="2">
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %custom_k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_k)

]]></Node>
<StgValue><ssdm name="custom_k_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* %WEIGHT1_0_0_V, [121 x i8]* %WEIGHT1_0_1_V, [121 x i8]* %WEIGHT1_0_2_V, [121 x i8]* %WEIGHT1_0_3_V, [121 x i8]* %WEIGHT1_0_4_V, [121 x i8]* %WEIGHT1_0_5_V, [121 x i8]* %WEIGHT1_0_6_V, [121 x i8]* %WEIGHT1_1_0_V, [121 x i8]* %WEIGHT1_1_1_V, [121 x i8]* %WEIGHT1_1_2_V, [121 x i8]* %WEIGHT1_1_3_V, [121 x i8]* %WEIGHT1_1_4_V, [121 x i8]* %WEIGHT1_1_5_V, [121 x i8]* %WEIGHT1_1_6_V, [121 x i8]* %WEIGHT1_2_0_V, [121 x i8]* %WEIGHT1_2_1_V, [121 x i8]* %WEIGHT1_2_2_V, [121 x i8]* %WEIGHT1_2_3_V, [121 x i8]* %WEIGHT1_2_4_V, [121 x i8]* %WEIGHT1_2_5_V, [121 x i8]* %WEIGHT1_2_6_V, [121 x i8]* %WEIGHT1_3_0_V, [121 x i8]* %WEIGHT1_3_1_V, [121 x i8]* %WEIGHT1_3_2_V, [121 x i8]* %WEIGHT1_3_3_V, [121 x i8]* %WEIGHT1_3_4_V, [121 x i8]* %WEIGHT1_3_5_V, [121 x i8]* %WEIGHT1_3_6_V, [121 x i8]* %WEIGHT1_4_0_V, [121 x i8]* %WEIGHT1_4_1_V, [121 x i8]* %WEIGHT1_4_2_V, [121 x i8]* %WEIGHT1_4_3_V, [121 x i8]* %WEIGHT1_4_4_V, [121 x i8]* %WEIGHT1_4_5_V, [121 x i8]* %WEIGHT1_4_6_V, [121 x i8]* %WEIGHT1_5_0_V, [121 x i8]* %WEIGHT1_5_1_V, [121 x i8]* %WEIGHT1_5_2_V, [121 x i8]* %WEIGHT1_5_3_V, [121 x i8]* %WEIGHT1_5_4_V, [121 x i8]* %WEIGHT1_5_5_V, [121 x i8]* %WEIGHT1_5_6_V, [121 x i8]* %WEIGHT1_6_0_V, [121 x i8]* %WEIGHT1_6_1_V, [121 x i8]* %WEIGHT1_6_2_V, [121 x i8]* %WEIGHT1_6_3_V, [121 x i8]* %WEIGHT1_6_4_V, [121 x i8]* %WEIGHT1_6_5_V, [121 x i8]* %WEIGHT1_6_6_V, [121 x i8]* %WEIGHT1_7_0_V, [121 x i8]* %WEIGHT1_7_1_V, [121 x i8]* %WEIGHT1_7_2_V, [121 x i8]* %WEIGHT1_7_3_V, [121 x i8]* %WEIGHT1_7_4_V, [121 x i8]* %WEIGHT1_7_5_V, [121 x i8]* %WEIGHT1_7_6_V, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:3  %cast = zext i32 %custom_k_read to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %bound = mul i64 %cast, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="67" op_0_bw="64">
<![CDATA[
:5  %cast3 = zext i64 %bound to i67

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
:6  %bound4 = mul i67 %cast3, 7

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="69" op_0_bw="69" op_1_bw="67" op_2_bw="2">
<![CDATA[
:7  %tmp = call i69 @_ssdm_op_BitConcatenate.i69.i67.i2(i67 %bound4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %exitcond_mid = icmp eq i32 %custom_k_read, 0

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %exitcond_flatten_mid = icmp eq i64 %bound, 0

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="69" op_0_bw="69" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten3 = phi i69 [ 0, %0 ], [ %indvar_flatten_next4, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i = phi i3 [ 0, %0 ], [ %i_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="67" op_0_bw="67" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten4 = phi i67 [ 0, %0 ], [ %indvar_flatten_next3, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:3  %j = phi i3 [ 0, %0 ], [ %j_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:4  %indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:5  %m = phi i31 [ 0, %0 ], [ %m_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %l = phi i32 [ 0, %0 ], [ %l_1, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="69" op_1_bw="69">
<![CDATA[
:7  %exitcond_flatten4 = icmp eq i69 %indvar_flatten3, %tmp

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
:8  %indvar_flatten_next4 = add i69 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond_flatten4, label %2, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.preheader:0  %i_4 = add i3 1, %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 252, i64 252, i64 252)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="67" op_1_bw="67">
<![CDATA[
.preheader14.preheader:2  %exitcond_flatten = icmp eq i67 %indvar_flatten4, %bound4

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader14.preheader:3  %j_mid = select i1 %exitcond_flatten, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.preheader:4  %tmp_t_mid1 = add i3 -3, %i

]]></Node>
<StgValue><ssdm name="tmp_t_mid1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.preheader:5  %tmp_t = xor i3 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_t"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader14.preheader:6  %tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t

]]></Node>
<StgValue><ssdm name="tmp_t_mid2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14.preheader:7  %exitcond = icmp eq i32 %l, %custom_k_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader14.preheader:8  %exitcond_mid1 = select i1 %exitcond_flatten, i1 %exitcond_mid, i1 %exitcond

]]></Node>
<StgValue><ssdm name="exitcond_mid1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader14.preheader:9  %exitcond_flatten1 = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader14.preheader:10  %exitcond_flatten_mid_2 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten1

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader14.preheader:11  %i_mid2 = select i1 %exitcond_flatten, i3 %i_4, i3 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.preheader:12  %j_3 = add i3 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:13  %tmp_s = or i1 %exitcond_flatten_mid_2, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader14.preheader:14  %m_mid = select i1 %tmp_s, i31 0, i31 %m

]]></Node>
<StgValue><ssdm name="m_mid"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader14.preheader:15  %exitcond_mid2 = select i1 %exitcond_flatten_mid_2, i1 %exitcond_mid, i1 %exitcond_mid1

]]></Node>
<StgValue><ssdm name="exitcond_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader14.preheader:16  %j_mid2 = select i1 %exitcond_flatten_mid_2, i3 %j_3, i3 %j_mid

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader14.preheader:17  %m_1 = add i31 1, %m_mid

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:18  %tmp_23 = or i1 %exitcond_mid2, %exitcond_flatten_mid_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:19  %tmp_34 = or i1 %tmp_23, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader14.preheader:20  %l_mid2 = select i1 %tmp_34, i32 0, i32 %l

]]></Node>
<StgValue><ssdm name="l_mid2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="31">
<![CDATA[
.preheader14.preheader:21  %tmp_43 = trunc i31 %m_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="31">
<![CDATA[
.preheader14.preheader:22  %tmp_44 = trunc i31 %m to i8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader14.preheader:23  %tmp_45 = select i1 %tmp_s, i8 0, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader14.preheader:24  %tmp_46 = select i1 %exitcond_mid2, i8 %tmp_43, i8 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14.preheader:25  %tmp_26 = mul i8 11, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader14.preheader:26  %m_mid2 = select i1 %exitcond_mid2, i31 %m_1, i31 %m_mid

]]></Node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14.preheader:27  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader14.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="57" op_0_bw="57" op_1_bw="56" op_2_bw="1">
<![CDATA[
.preheader14.preheader:29  %empty_49 = call { i56, i1 } @_ssdm_op_Read.axis.volatile.i56P.i1P(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="56" op_0_bw="57">
<![CDATA[
.preheader14.preheader:30  %tmp_data_cast = extractvalue { i56, i1 } %empty_49, 0

]]></Node>
<StgValue><ssdm name="tmp_data_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
.preheader14.preheader:31  %tmp_47 = trunc i32 %l_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14.preheader:32  %tmp_27 = add i8 %tmp_47, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
.preheader14.preheader:33  %tmp_42_cast = sext i8 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:34  %WEIGHT1_0_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_0_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:35  %WEIGHT1_0_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_1_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:36  %WEIGHT1_0_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_2_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:37  %WEIGHT1_0_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_3_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:38  %WEIGHT1_0_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_4_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:39  %WEIGHT1_0_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_5_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:40  %WEIGHT1_0_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_6_V_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:41  %WEIGHT1_1_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_0_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:42  %WEIGHT1_1_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_1_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:43  %WEIGHT1_1_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_2_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:44  %WEIGHT1_1_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_3_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:45  %WEIGHT1_1_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_4_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:46  %WEIGHT1_1_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_5_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:47  %WEIGHT1_1_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_6_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:48  %WEIGHT1_2_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_0_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:49  %WEIGHT1_2_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_1_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:50  %WEIGHT1_2_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_2_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:51  %WEIGHT1_2_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_3_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:52  %WEIGHT1_2_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_4_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:53  %WEIGHT1_2_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_5_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:54  %WEIGHT1_2_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_6_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:55  %WEIGHT1_3_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_0_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:56  %WEIGHT1_3_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_1_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:57  %WEIGHT1_3_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_2_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:58  %WEIGHT1_3_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_3_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:59  %WEIGHT1_3_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_4_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:60  %WEIGHT1_3_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_5_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:61  %WEIGHT1_3_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_6_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:62  %WEIGHT1_4_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_0_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:63  %WEIGHT1_4_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_1_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:64  %WEIGHT1_4_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_2_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:65  %WEIGHT1_4_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_3_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:66  %WEIGHT1_4_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_4_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:67  %WEIGHT1_4_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_5_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:68  %WEIGHT1_4_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_6_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:69  %WEIGHT1_5_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_0_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:70  %WEIGHT1_5_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_1_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:71  %WEIGHT1_5_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_2_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:72  %WEIGHT1_5_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_3_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:73  %WEIGHT1_5_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_4_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:74  %WEIGHT1_5_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_5_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:75  %WEIGHT1_5_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_6_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:76  %WEIGHT1_6_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_0_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:77  %WEIGHT1_6_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_1_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:78  %WEIGHT1_6_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_2_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:79  %WEIGHT1_6_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_3_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:80  %WEIGHT1_6_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_4_V_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:81  %WEIGHT1_6_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_5_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:82  %WEIGHT1_6_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_6_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:83  %WEIGHT1_7_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_0_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_0_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:84  %WEIGHT1_7_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_1_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_1_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:85  %WEIGHT1_7_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_2_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_2_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:86  %WEIGHT1_7_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_3_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_3_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:87  %WEIGHT1_7_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_4_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_4_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:88  %WEIGHT1_7_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_5_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_5_V_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:89  %WEIGHT1_7_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_6_V, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_6_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
.preheader14.preheader:90  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 25)

]]></Node>
<StgValue><ssdm name="signbit_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader14.preheader:91  %p_Val2_s_50 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 9, i32 16)

]]></Node>
<StgValue><ssdm name="p_Val2_s_50"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
.preheader14.preheader:92  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
.preheader14.preheader:93  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="56">
<![CDATA[
.preheader14.preheader:94  %tmp_51 = trunc i56 %tmp_data_cast to i1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:95  %tmp_20 = or i1 %tmp_51, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader14.preheader:96  %tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i56.i32.i32(i56 %tmp_data_cast, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader14.preheader:97  %tmp_22 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_21, i1 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14.preheader:98  %tmp_28 = icmp ne i8 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:99  %qb_assign = and i1 %tmp_28, %signbit_1

]]></Node>
<StgValue><ssdm name="qb_assign"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="1">
<![CDATA[
.preheader14.preheader:100  %tmp_29 = zext i1 %qb_assign to i8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14.preheader:101  %p_Val2_7 = add i8 %tmp_29, %p_Val2_s_50

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader14.preheader:102  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:103  %tmp_30 = xor i1 %newsignbit_2, true

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:104  %carry = and i1 %tmp_50, %tmp_30

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
.preheader14.preheader:105  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader14.preheader:106  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 18, i32 25)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14.preheader:107  %Range2_all_ones = icmp eq i8 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader14.preheader:108  %p_Result_1 = call i9 @_ssdm_op_PartSelect.i9.i56.i32.i32(i56 %tmp_data_cast, i32 17, i32 25)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader14.preheader:109  %Range1_all_ones = icmp eq i9 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader14.preheader:110  %Range1_all_zeros = icmp eq i9 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader14.preheader:111  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:112  %tmp_31 = xor i1 %tmp_53, true

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:113  %p_41_i1 = and i1 %Range2_all_ones, %tmp_31

]]></Node>
<StgValue><ssdm name="p_41_i1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader14.preheader:114  %deleted_ones = select i1 %carry, i1 %p_41_i1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:115  %p_38_i1 = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:116  %p_not_i1 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:117  %brmerge_i2 = or i1 %newsignbit_2, %p_not_i1

]]></Node>
<StgValue><ssdm name="brmerge_i2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:118  %tmp_32 = xor i1 %signbit_1, true

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:119  %overflow = and i1 %brmerge_i2, %tmp_32

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:120  %brmerge40_demorgan_i_1 = and i1 %newsignbit_2, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:121  %tmp3_demorgan = or i1 %p_38_i1, %brmerge40_demorgan_i_1

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:122  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:123  %underflow = and i1 %signbit_1, %tmp3

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:124  %brmerge_i_i2 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:125  %tmp4 = or i1 %brmerge40_demorgan_i_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14.preheader:126  %underflow_not = or i1 %tmp4, %p_38_i1

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader14.preheader:127  %p_Val2_8_mux = select i1 %brmerge_i_i2, i8 127, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_8_mux"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader14.preheader:128  %p_Val2_8_51 = select i1 %underflow, i8 -128, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_8_51"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader14.preheader:129  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_51

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
.preheader14.preheader:130  switch i3 %i_mid2, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch10:0  switch i3 %j_mid2, label %branch41 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
    i3 -4, label %branch39
    i3 -3, label %branch40
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch40:0  store i8 %this_assign_1, i8* %WEIGHT1_2_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch39:0  store i8 %this_assign_1, i8* %WEIGHT1_2_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch38:0  store i8 %this_assign_1, i8* %WEIGHT1_2_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch37:0  store i8 %this_assign_1, i8* %WEIGHT1_2_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch36:0  store i8 %this_assign_1, i8* %WEIGHT1_2_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch35:0  store i8 %this_assign_1, i8* %WEIGHT1_2_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch41:0  store i8 %this_assign_1, i8* %WEIGHT1_2_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch10128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch10128:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch9:0  switch i3 %j_mid2, label %branch27 [
    i3 0, label %branch21
    i3 1, label %branch22
    i3 2, label %branch23
    i3 3, label %branch24
    i3 -4, label %branch25
    i3 -3, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch26:0  store i8 %this_assign_1, i8* %WEIGHT1_1_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch25:0  store i8 %this_assign_1, i8* %WEIGHT1_1_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch24:0  store i8 %this_assign_1, i8* %WEIGHT1_1_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch23:0  store i8 %this_assign_1, i8* %WEIGHT1_1_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch22:0  store i8 %this_assign_1, i8* %WEIGHT1_1_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch21:0  store i8 %this_assign_1, i8* %WEIGHT1_1_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch27:0  store i8 %this_assign_1, i8* %WEIGHT1_1_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch9108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch9108:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch8:0  switch i3 %j_mid2, label %branch1384 [
    i3 0, label %branch778
    i3 1, label %branch879
    i3 2, label %branch980
    i3 3, label %branch1081
    i3 -4, label %branch1182
    i3 -3, label %branch1283
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1283:0  store i8 %this_assign_1, i8* %WEIGHT1_0_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch1283:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1182:0  store i8 %this_assign_1, i8* %WEIGHT1_0_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch1182:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1081:0  store i8 %this_assign_1, i8* %WEIGHT1_0_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch1081:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch980:0  store i8 %this_assign_1, i8* %WEIGHT1_0_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch980:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch879:0  store i8 %this_assign_1, i8* %WEIGHT1_0_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch879:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch778:0  store i8 %this_assign_1, i8* %WEIGHT1_0_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch778:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1384:0  store i8 %this_assign_1, i8* %WEIGHT1_0_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch1384:1  br label %branch877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch877:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch11:0  switch i3 %j_mid2, label %branch55 [
    i3 0, label %branch49
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
    i3 -3, label %branch54
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch54:0  store i8 %this_assign_1, i8* %WEIGHT1_3_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch53:0  store i8 %this_assign_1, i8* %WEIGHT1_3_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch52:0  store i8 %this_assign_1, i8* %WEIGHT1_3_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch51:0  store i8 %this_assign_1, i8* %WEIGHT1_3_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch50:0  store i8 %this_assign_1, i8* %WEIGHT1_3_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch49:0  store i8 %this_assign_1, i8* %WEIGHT1_3_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch55:0  store i8 %this_assign_1, i8* %WEIGHT1_3_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
<literal name="j_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch11148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch11148:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:0  %signbit = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 51)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:1  %p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 35, i32 42)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:2  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:3  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:4  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:5  %tmp_24 = or i1 %tmp_57, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:6  %tmp_25 = call i7 @_ssdm_op_PartSelect.i7.i56.i32.i32(i56 %tmp_data_cast, i32 27, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:7  %tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_25, i1 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:8  %tmp_35 = icmp ne i8 %tmp_33, 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:9  %qb_assign_1 = and i1 %tmp_35, %signbit

]]></Node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:10  %tmp_36 = zext i1 %qb_assign_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:11  %p_Val2_9 = add i8 %p_Val2_8, %tmp_36

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:12  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:13  %tmp_37 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:14  %carry_1 = and i1 %tmp_56, %tmp_37

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:15  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:16  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 44, i32 51)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:17  %Range2_all_ones_1 = icmp eq i8 %p_Result_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:18  %p_Result_8 = call i9 @_ssdm_op_PartSelect.i9.i56.i32.i32(i56 %tmp_data_cast, i32 43, i32 51)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:19  %Range1_all_ones_1 = icmp eq i9 %p_Result_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:20  %Range1_all_zeros_1 = icmp eq i9 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:21  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:22  %tmp_38 = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:23  %p_41_i = and i1 %Range2_all_ones_1, %tmp_38

]]></Node>
<StgValue><ssdm name="p_41_i"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:24  %deleted_ones_1 = select i1 %carry_1, i1 %p_41_i, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:25  %p_38_i = and i1 %carry_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:26  %p_not_i = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:27  %brmerge_i = or i1 %newsignbit, %p_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:28  %tmp_39 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:29  %overflow_1 = and i1 %brmerge_i, %tmp_39

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:30  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:31  %tmp5_demorgan = or i1 %p_38_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:32  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:33  %underflow_2 = and i1 %signbit, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:34  %brmerge_i_i = or i1 %underflow_2, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:35  %tmp6 = or i1 %brmerge40_demorgan_i, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:36  %underflow_2_not = or i1 %tmp6, %p_38_i

]]></Node>
<StgValue><ssdm name="underflow_2_not"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:37  %p_Val2_11_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_11_mux"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:38  %p_Val2_s = select i1 %underflow_2, i8 -128, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:39  %this_assign_4_1 = select i1 %underflow_2_not, i8 %p_Val2_11_mux, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="this_assign_4_1"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv:40  switch i3 %tmp_t_mid2, label %branch7 [
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch6:0  switch i3 %j_mid2, label %branch90 [
    i3 0, label %branch84
    i3 1, label %branch85
    i3 2, label %branch86
    i3 3, label %branch87
    i3 -4, label %branch88
    i3 -3, label %branch89
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch89:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch88:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch87:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch86:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch85:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch84:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch90:0  store i8 %this_assign_4_1, i8* %WEIGHT1_6_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %branch6199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch6199:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch5:0  switch i3 %j_mid2, label %branch76 [
    i3 0, label %branch70
    i3 1, label %branch71
    i3 2, label %branch72
    i3 3, label %branch73
    i3 -4, label %branch74
    i3 -3, label %branch75
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch75:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch74:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch73:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch72:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch71:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch70:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch76:0  store i8 %this_assign_4_1, i8* %WEIGHT1_5_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %branch5179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch5179:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch4:0  switch i3 %j_mid2, label %branch62 [
    i3 0, label %branch56
    i3 1, label %branch57
    i3 2, label %branch58
    i3 3, label %branch59
    i3 -4, label %branch60
    i3 -3, label %branch61
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch61:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch60:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch59:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch58:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch57:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch56:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch62:0  store i8 %this_assign_4_1, i8* %WEIGHT1_4_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch4159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch4159:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch7:0  switch i3 %j_mid2, label %branch104 [
    i3 0, label %branch98
    i3 1, label %branch99
    i3 2, label %branch100
    i3 3, label %branch101
    i3 -4, label %branch102
    i3 -3, label %branch103
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch103:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch102:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch101:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch100:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch99:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch98:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch104:0  store i8 %this_assign_4_1, i8* %WEIGHT1_7_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %branch7219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="0"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="1"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="2"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="3"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="4"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="5"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="6"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="j_mid2" val="7"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
<literal name="tmp_t_mid2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch7219:0  br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:1  %l_1 = add nsw i32 %l_mid2, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:2  %indvar_flatten_op = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:3  %indvar_flatten_next = select i1 %tmp_s, i64 1, i64 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:4  %indvar_flatten16_op = add i67 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten16_op"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:5  %indvar_flatten_next3 = select i1 %exitcond_flatten, i67 1, i67 %indvar_flatten16_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<26, 10, true, 6, 0, 0>.exit15:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
