
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 07:45:22 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project smithwaterman 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top smithwaterman 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 39349
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp' ... 
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:15:30)
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:61:30)
WARNING: [HLS 207-5572] unknown HLS pragma ignored (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:81:9)
WARNING: [HLS 207-5572] unknown HLS pragma ignored (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:82:9)
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:100:30)
WARNING: [HLS 207-5572] unknown HLS pragma ignored (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:113:9)
WARNING: [HLS 207-5572] unknown HLS pragma ignored (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:114:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.41 seconds. CPU system time: 0.65 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_1' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:70:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:92:22) in function 'swMaxScore' completely with a factor of 16 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:69:19) in function 'intTo2bit<8>' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:70:26) in function 'intTo2bit<8>' completely with a factor of 16 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:69:19) in function 'intTo2bit<16>' completely with a factor of 16 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:70:26) in function 'intTo2bit<16>' completely with a factor of 16 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:66:0)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*)' by setting 'maxv' to 'arrayidx94.15' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.19)' by setting 'maxv' to 'arrayidx94.14' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.20)' by setting 'maxv' to 'arrayidx94.13' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.21)' by setting 'maxv' to 'arrayidx94.12' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.22)' by setting 'maxv' to 'arrayidx94.11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.23)' by setting 'maxv' to 'arrayidx94.10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.24)' by setting 'maxv' to 'arrayidx94.9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.25)' by setting 'maxv' to 'arrayidx94.8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.26)' by setting 'maxv' to 'arrayidx94.7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.27)' by setting 'maxv' to 'arrayidx94.6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.28)' by setting 'maxv' to 'arrayidx94.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.29)' by setting 'maxv' to 'arrayidx94.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.30)' by setting 'maxv' to 'arrayidx94.3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.31)' by setting 'maxv' to 'arrayidx94.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.32)' by setting 'maxv' to 'arrayidx94.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-367] Instantiating function 'void swInt<32>(unsigned int*, short*, short*, short*)' to 'void swInt<32>(unsigned int*, short*, short*, short*) (.33)' by setting 'maxv' to 'arrayidx94' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:94:2)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.33)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.32)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.31)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.30)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.29)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.28)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.27)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.26)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.25)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.24)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.23)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.22)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.21)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.20)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*) (.19)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'void swInt<32>(unsigned int*, short*, short*, short*)' into 'swMaxScore(unsigned int (*) [24], short (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:90:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i12' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i18' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i24' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i30' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i36' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i42' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i48' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i54' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i6' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i60' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i66' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i72' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i78' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i84' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd2bit.i90' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i13' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i19' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i25' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i31' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i37' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i43' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i49' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i55' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i61' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i67' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i7' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i73' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i79' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i85' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'q2bit.i91' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'outbuf' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'readRefPacked' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:68:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'out' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:126:9)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i90': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i91': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i84': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i85': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i78': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i79': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i72': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i73': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i66': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i67': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i60': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i61': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i54': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i55': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i48': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i49': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i42': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i43': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i36': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i37': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i30': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i31': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i24': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i25': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i18': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i19': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i12': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i13': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i6': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i7': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'd2bit.i': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:79:10)
INFO: [HLS 214-248] Applying array_partition to 'q2bit.i': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:80:13)
INFO: [HLS 214-248] Applying array_partition to 'outbuf': Cyclic partitioning with factor 3 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:109:18)
INFO: [HLS 214-248] Applying array_partition to 'readRefPacked': Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:110:18)
INFO: [HLS 214-248] Applying array_partition to 'out': Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:111:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:117:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:117:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 96.05 seconds. CPU system time: 0.69 seconds. Elapsed time: 96.93 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.13 seconds. CPU system time: 0 seconds. Elapsed time: 6.14 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:17) in function 'simpleSW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' in function 'smithwaterman' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3' in function 'smithwaterman' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:17:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:21:26) in function 'simpleSW'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.14 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_117_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:116:9) in function 'smithwaterman' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:17:14) in function 'simpleSW'.
INFO: [HLS 200-472] Inferring partial write operation for 'out_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:86:5)
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'readRefPacked.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'outbuf' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:127:16)
INFO: [HLS 200-472] Inferring partial write operation for 'outbuf.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:128:31)
INFO: [HLS 200-472] Inferring partial write operation for 'outbuf.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:129:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mat' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:46:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'smithwaterman' ...
WARNING: [SYN 201-103] Legalizing function name 'intTo2bit<16>' to 'intTo2bit_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'intTo2bit<8>' to 'intTo2bit_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'smithwaterman_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'intTo2bit_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'intTo2bit<16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'intTo2bit<16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'intTo2bit_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'intTo2bit<8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'intTo2bit<8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simpleSW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mat'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'simpleSW' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('mat_addr_3_write_ln46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:46) of variable 'max', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:45 on array 'mat', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:18 and 'load' operation ('mat_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:26) on array 'mat', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:18.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_19_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'swMaxScore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'smithwaterman_Pipeline_VITIS_LOOP_125_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 2 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'smithwaterman_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'smithwaterman' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'smithwaterman_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'smithwaterman_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'smithwaterman_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'intTo2bit_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'intTo2bit_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'intTo2bit_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'intTo2bit_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simpleSW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'simpleSW' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1287_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2568_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simpleSW'.
INFO: [RTMG 210-278] Implementing memory 'smithwaterman_simpleSW_mat_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'swMaxScore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'swMaxScore'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.27 seconds. CPU system time: 0.23 seconds. Elapsed time: 8.53 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'smithwaterman_Pipeline_VITIS_LOOP_125_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'smithwaterman_Pipeline_VITIS_LOOP_125_2' pipeline 'VITIS_LOOP_125_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'smithwaterman_Pipeline_VITIS_LOOP_125_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.95 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'smithwaterman_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'smithwaterman_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'smithwaterman_Pipeline_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'smithwaterman_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'smithwaterman' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'smithwaterman/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smithwaterman/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smithwaterman/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smithwaterman/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'smithwaterman' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'smithwaterman'.
INFO: [RTMG 210-278] Implementing memory 'smithwaterman_outbuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'smithwaterman_readRefPacked_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'smithwaterman_out_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'smithwaterman_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.216 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for smithwaterman.
INFO: [VLOG 209-307] Generating Verilog RTL for smithwaterman.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 141.82 seconds. CPU system time: 2.35 seconds. Elapsed time: 145.61 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-112] Total CPU user time: 144.5 seconds. Total CPU system time: 2.95 seconds. Total elapsed time: 159.1 seconds; peak allocated memory: 2.216 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 07:48:01 2025...
