ARM GAS  /tmp/cc2WlsGf.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_NVIC_SetPriorityGrouping
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_NVIC_SetPriorityGrouping:
  27              	.LVL0:
  28              	.LFB134:
  29              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @file    stm32l4xx_hal_cortex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @verbatim
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===========================================================
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 2


  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest sub priority
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ========================================================
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        is a CMSIS function that:
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        inside the stm32l4xx_hal_cortex.h file.
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @endverbatim
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 4 bi
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 3 bi
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 2 bi
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 1 bi
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
ARM GAS  /tmp/cc2WlsGf.s 			page 3


  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 0 bi
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @attention
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * Copyright (c) 2017 STMicroelectronics.
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * All rights reserved.
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * the root directory of this software component.
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #include "stm32l4xx_hal.h"
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup STM32L4xx_HAL_Driver
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       SysTick functionalities
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 4


 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         using the required unlock sequence.
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  30              		.loc 1 164 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  35              		.loc 1 166 3 view .LVU1
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
  36              		.loc 1 169 3 view .LVU2
  37              	.LBB52:
  38              	.LBI52:
  39              		.file 2 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h"
   1:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.1.2
   5:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * @date     04. June 2021
   6:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*
   8:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *
  16:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *
  18:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
ARM GAS  /tmp/cc2WlsGf.s 			page 5


  22:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
  24:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  25:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
  30:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  31:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  34:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  36:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
  38:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
  39:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  40:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
  41:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  44:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  47:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  50:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
  53:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  54:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  55:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
  59:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
  61:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
  62:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  63:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  65:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  71:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  73:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** */
  76:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  /tmp/cc2WlsGf.s 			page 6


  79:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
  81:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
  85:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
  88:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
  93:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
  97:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 100:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
 105:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
 109:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 111:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 112:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
 117:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
 121:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 124:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
 129:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
 133:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 7


 136:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
 141:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
 145:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 148:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #else
 153:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #else
 157:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 160:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
 161:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 162:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 164:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 165:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 166:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 167:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
 168:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 169:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 171:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 173:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 176:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 177:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 178:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 180:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 186:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 187:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 191:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 192:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
ARM GAS  /tmp/cc2WlsGf.s 			page 8


 193:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 196:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 197:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 201:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 202:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 206:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 207:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
 211:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
 212:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 213:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 215:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 217:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** */
 221:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 222:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #else
 224:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
 226:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 229:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 234:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 236:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 237:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 238:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 239:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 240:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 241:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 242:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 243:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 244:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 245:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 246:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 247:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 248:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 249:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
ARM GAS  /tmp/cc2WlsGf.s 			page 9


 250:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** */
 253:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 254:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 255:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 259:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 261:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 262:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef union
 265:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 266:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   struct
 267:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 268:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 279:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 280:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
 281:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 284:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 287:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 290:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 293:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 296:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 299:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 300:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 301:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 303:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef union
 304:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 305:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   struct
 306:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
ARM GAS  /tmp/cc2WlsGf.s 			page 10


 307:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 312:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 313:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 317:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 318:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 319:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 321:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef union
 322:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 323:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   struct
 324:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 325:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 340:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 341:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 345:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 348:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 351:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 354:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 357:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 360:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 363:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
ARM GAS  /tmp/cc2WlsGf.s 			page 11


 364:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 366:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 369:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 372:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 373:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 374:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 376:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef union
 377:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 378:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   struct
 379:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 380:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 387:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 388:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 392:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 395:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 398:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 400:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 401:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 402:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 406:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 407:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 408:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 409:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 411:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
 412:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 413:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
ARM GAS  /tmp/cc2WlsGf.s 			page 12


 421:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 427:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 428:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 432:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 434:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 435:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 436:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 440:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 441:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 442:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 443:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 445:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
 446:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 447:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 469:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 470:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 474:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 477:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
ARM GAS  /tmp/cc2WlsGf.s 			page 13


 478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 483:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 486:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 490:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 493:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 496:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 499:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 502:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 505:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 508:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 511:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 514:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 517:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 521:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 525:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 528:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 534:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  /tmp/cc2WlsGf.s 			page 14


 535:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 537:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 540:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 543:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 547:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 550:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 553:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 557:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 560:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 563:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 566:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 569:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 572:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 576:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 579:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 582:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 585:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 588:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 591:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
ARM GAS  /tmp/cc2WlsGf.s 			page 15


 592:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 594:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 597:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 600:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 603:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 606:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 609:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 612:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 615:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 619:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 622:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 625:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 629:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 632:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 635:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 638:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 641:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 644:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 648:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
ARM GAS  /tmp/cc2WlsGf.s 			page 16


 649:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 651:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 654:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 657:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 660:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 663:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 666:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 670:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 673:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 676:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 679:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 682:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 685:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 692:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 695:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 699:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 702:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 705:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
ARM GAS  /tmp/cc2WlsGf.s 			page 17


 706:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 708:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 711:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 713:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 714:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 715:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 719:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 720:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 721:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 722:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 724:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
 725:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 730:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 731:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 735:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 739:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 742:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 748:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 751:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 753:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 754:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 755:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 759:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 761:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 762:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
ARM GAS  /tmp/cc2WlsGf.s 			page 18


 763:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
 765:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 766:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 771:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 772:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 776:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 782:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 785:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 789:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 793:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 797:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 800:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 803:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 805:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 806:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 807:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 811:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 812:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 813:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 814:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 816:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
 817:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 819:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
ARM GAS  /tmp/cc2WlsGf.s 			page 19


 820:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
 848:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 849:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 853:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 857:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 860:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 863:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 866:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 869:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 872:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 875:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  /tmp/cc2WlsGf.s 			page 20


 877:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 878:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 881:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 885:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 888:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 891:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 893:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 894:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
 899:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 900:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 901:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
 902:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
 904:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
 905:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 906:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 930:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 931:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  /tmp/cc2WlsGf.s 			page 21


 934:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 935:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 938:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 941:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 944:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 947:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 950:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 953:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 956:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 959:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 962:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 965:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 968:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 971:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 974:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 977:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 980:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 983:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 986:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 990:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  /tmp/cc2WlsGf.s 			page 22


 991:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 994:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 998:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1002:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1006:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1010:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1014:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1017:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1020:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1023:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1026:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1029:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1032:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1035:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1038:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1040:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1041:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1042:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1046:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1047:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 23


1048:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1049:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1051:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
1052:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1053:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1078:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1079:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1083:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1087:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1091:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1094:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1097:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1100:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1104:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  /tmp/cc2WlsGf.s 			page 24


1105:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1107:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1111:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1115:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1118:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1121:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1124:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1127:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1130:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1133:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1137:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1140:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1144:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1147:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1150:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1153:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1156:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1159:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 25


1162:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1166:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1169:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1173:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1177:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1180:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1183:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1186:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1189:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1192:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1196:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1199:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1201:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1202:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1204:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1208:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1209:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1210:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1211:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1213:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
1214:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1215:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  /tmp/cc2WlsGf.s 			page 26


1219:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1227:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1228:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1230:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1234:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1237:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1240:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1244:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1247:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1250:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1254:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1261:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1264:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1268:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1271:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1274:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  /tmp/cc2WlsGf.s 			page 27


1276:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1277:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1280:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1283:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1286:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1289:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1292:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1295:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1298:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1299:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1300:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1304:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1305:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1306:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1307:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1309:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
1310:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1311:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1319:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1320:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1324:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1327:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1330:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 28


1333:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1336:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1339:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1342:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1345:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1348:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1352:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1356:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1359:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1362:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1365:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1369:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1372:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1375:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1378:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1381:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1384:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1387:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 29


1390:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1394:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1397:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1400:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1403:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1405:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1408:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1410:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1411:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1412:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1416:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1417:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1418:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1419:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1421:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** typedef struct
1422:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1423:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1428:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1429:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1433:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1436:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1439:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1442:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1445:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
ARM GAS  /tmp/cc2WlsGf.s 			page 30


1447:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1448:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1451:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1454:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1457:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1460:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1463:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1466:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1470:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1473:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1477:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1483:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1486:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1489:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1492:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1495:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1498:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1501:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 31


1504:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1507:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1510:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1513:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1515:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1516:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1517:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1521:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1522:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1523:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1524:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** */
1529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1532:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** */
1537:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1539:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1541:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1542:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1543:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1547:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1548:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1549:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1559:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
ARM GAS  /tmp/cc2WlsGf.s 			page 32


1561:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1568:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
1572:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1573:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1576:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} */
1577:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1578:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1579:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1580:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1581:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
1583:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1584:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1585:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1586:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1587:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1588:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1589:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** */
1591:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1592:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1593:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1594:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1596:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1600:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1601:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1602:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
1606:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #else
1608:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
ARM GAS  /tmp/cc2WlsGf.s 			page 33


1618:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1622:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #endif
1626:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #else
1628:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1632:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1634:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1635:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1643:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1644:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1645:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1653:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  40              		.loc 2 1653 22 view .LVU3
  41              	.LBB53:
1654:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1655:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
  42              		.loc 2 1655 3 view .LVU4
1656:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  43              		.loc 2 1656 3 view .LVU5
1657:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1658:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  44              		.loc 2 1658 3 view .LVU6
  45              		.loc 2 1658 14 is_stmt 0 view .LVU7
  46 0000 074A     		ldr	r2, .L2
  47 0002 D368     		ldr	r3, [r2, #12]
  48              	.LVL1:
1659:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  49              		.loc 2 1659 3 is_stmt 1 view .LVU8
  50              		.loc 2 1659 13 is_stmt 0 view .LVU9
  51 0004 23F4E063 		bic	r3, r3, #1792
  52              	.LVL2:
  53              		.loc 2 1659 13 view .LVU10
  54 0008 1B04     		lsls	r3, r3, #16
ARM GAS  /tmp/cc2WlsGf.s 			page 34


  55 000a 1B0C     		lsrs	r3, r3, #16
  56              	.LVL3:
1660:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  57              		.loc 2 1660 3 is_stmt 1 view .LVU11
1661:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  58              		.loc 2 1662 35 is_stmt 0 view .LVU12
  59 000c 0002     		lsls	r0, r0, #8
  60              	.LVL4:
  61              		.loc 2 1662 35 view .LVU13
  62 000e 00F4E060 		and	r0, r0, #1792
1661:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  63              		.loc 2 1661 62 view .LVU14
  64 0012 0343     		orrs	r3, r3, r0
  65              	.LVL5:
1660:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  66              		.loc 2 1660 14 view .LVU15
  67 0014 43F0BF63 		orr	r3, r3, #100139008
  68 0018 43F40033 		orr	r3, r3, #131072
  69              	.LVL6:
1663:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  70              		.loc 2 1663 3 is_stmt 1 view .LVU16
  71              		.loc 2 1663 14 is_stmt 0 view .LVU17
  72 001c D360     		str	r3, [r2, #12]
  73              	.LVL7:
  74              		.loc 2 1663 14 view .LVU18
  75              	.LBE53:
  76              	.LBE52:
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
  77              		.loc 1 170 1 view .LVU19
  78 001e 7047     		bx	lr
  79              	.L3:
  80              		.align	2
  81              	.L2:
  82 0020 00ED00E0 		.word	-536810240
  83              		.cfi_endproc
  84              	.LFE134:
  86              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  87              		.align	1
  88              		.global	HAL_NVIC_SetPriority
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv4-sp-d16
  94              	HAL_NVIC_SetPriority:
  95              	.LVL8:
  96              	.LFB135:
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
ARM GAS  /tmp/cc2WlsGf.s 			page 35


 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  97              		.loc 1 186 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              		.loc 1 186 1 is_stmt 0 view .LVU21
 103 0000 30B4     		push	{r4, r5}
 104              	.LCFI0:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 4, -8
 107              		.cfi_offset 5, -4
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00;
 108              		.loc 1 187 3 is_stmt 1 view .LVU22
 109              	.LVL9:
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 110              		.loc 1 190 3 view .LVU23
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 111              		.loc 1 191 3 view .LVU24
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 112              		.loc 1 193 3 view .LVU25
 113              	.LBB54:
 114              	.LBI54:
1664:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1665:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1666:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1667:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1668:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1672:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 115              		.loc 2 1672 26 view .LVU26
 116              	.LBB55:
1673:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1674:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 117              		.loc 2 1674 3 view .LVU27
 118              		.loc 2 1674 26 is_stmt 0 view .LVU28
 119 0002 174B     		ldr	r3, .L10
 120 0004 DB68     		ldr	r3, [r3, #12]
 121              		.loc 2 1674 11 view .LVU29
 122 0006 C3F30223 		ubfx	r3, r3, #8, #3
 123              	.LVL10:
 124              		.loc 2 1674 11 view .LVU30
 125              	.LBE55:
 126              	.LBE54:
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 127              		.loc 1 195 3 is_stmt 1 view .LVU31
ARM GAS  /tmp/cc2WlsGf.s 			page 36


 128              	.LBB56:
 129              	.LBI56:
1675:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1676:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1677:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1678:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1679:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1684:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1686:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1688:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1692:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1693:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1694:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1695:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1696:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1703:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1705:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1707:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1709:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   else
1710:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1711:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1712:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1713:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1714:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1715:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1716:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1717:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Disable Interrupt
1718:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1722:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1724:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __DSB();
1728:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __ISB();
1729:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
ARM GAS  /tmp/cc2WlsGf.s 			page 37


1730:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1731:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1732:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1733:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1734:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1735:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1740:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1741:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1743:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1747:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   else
1748:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1749:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1750:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1751:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1752:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1753:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1754:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1755:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1756:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1759:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1760:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1762:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1766:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1767:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1768:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1769:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1770:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1774:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1775:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1777:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1781:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1782:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1783:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1784:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1785:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Active Interrupt
1786:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
ARM GAS  /tmp/cc2WlsGf.s 			page 38


1787:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1790:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1791:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1792:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1794:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1798:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   else
1799:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1800:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1801:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1802:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1803:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1804:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1805:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1806:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1807:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1810:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1814:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1816:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1820:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   else
1821:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1824:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1825:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1826:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1827:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1828:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1829:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1832:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return             Interrupt Priority.
1834:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1836:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1838:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1839:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1843:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   else
ARM GAS  /tmp/cc2WlsGf.s 			page 39


1844:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1847:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1848:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1849:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1850:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1851:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Encode Priority
1852:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1855:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1861:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 130              		.loc 2 1861 26 view .LVU32
 131              	.LBB57:
1862:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1863:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 132              		.loc 2 1863 3 view .LVU33
1864:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 133              		.loc 2 1864 3 view .LVU34
1865:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 134              		.loc 2 1865 3 view .LVU35
1866:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1867:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 135              		.loc 2 1867 3 view .LVU36
 136              		.loc 2 1867 31 is_stmt 0 view .LVU37
 137 000a C3F10704 		rsb	r4, r3, #7
 138              		.loc 2 1867 23 view .LVU38
 139 000e 042C     		cmp	r4, #4
 140 0010 28BF     		it	cs
 141 0012 0424     		movcs	r4, #4
 142              	.LVL11:
1868:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 143              		.loc 2 1868 3 is_stmt 1 view .LVU39
 144              		.loc 2 1868 44 is_stmt 0 view .LVU40
 145 0014 1D1D     		adds	r5, r3, #4
 146              		.loc 2 1868 109 view .LVU41
 147 0016 062D     		cmp	r5, #6
 148 0018 18D9     		bls	.L8
 149 001a 033B     		subs	r3, r3, #3
 150              	.LVL12:
 151              	.L5:
1869:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1870:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   return (
 152              		.loc 2 1870 3 is_stmt 1 view .LVU42
1871:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 153              		.loc 2 1871 30 is_stmt 0 view .LVU43
 154 001c 4FF0FF35 		mov	r5, #-1
 155              	.LVL13:
 156              		.loc 2 1871 30 view .LVU44
 157 0020 05FA04F4 		lsl	r4, r5, r4
 158              	.LVL14:
ARM GAS  /tmp/cc2WlsGf.s 			page 40


 159              		.loc 2 1871 30 view .LVU45
 160 0024 21EA0401 		bic	r1, r1, r4
 161              	.LVL15:
 162              		.loc 2 1871 82 view .LVU46
 163 0028 9940     		lsls	r1, r1, r3
1872:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 164              		.loc 2 1872 30 view .LVU47
 165 002a 05FA03F3 		lsl	r3, r5, r3
 166              	.LVL16:
 167              		.loc 2 1872 30 view .LVU48
 168 002e 22EA0303 		bic	r3, r2, r3
1871:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 169              		.loc 2 1871 102 view .LVU49
 170 0032 1943     		orrs	r1, r1, r3
 171              	.LVL17:
1871:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 172              		.loc 2 1871 102 view .LVU50
 173              	.LBE57:
 174              	.LBE56:
 175              	.LBB59:
 176              	.LBI59:
1814:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 177              		.loc 2 1814 22 is_stmt 1 view .LVU51
 178              	.LBB60:
1816:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 179              		.loc 2 1816 3 view .LVU52
1816:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 180              		.loc 2 1816 6 is_stmt 0 view .LVU53
 181 0034 0028     		cmp	r0, #0
 182 0036 0BDB     		blt	.L6
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 183              		.loc 2 1818 5 is_stmt 1 view .LVU54
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 184              		.loc 2 1818 48 is_stmt 0 view .LVU55
 185 0038 0901     		lsls	r1, r1, #4
 186              	.LVL18:
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 187              		.loc 2 1818 48 view .LVU56
 188 003a C9B2     		uxtb	r1, r1
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 189              		.loc 2 1818 46 view .LVU57
 190 003c 00F16040 		add	r0, r0, #-536870912
 191              	.LVL19:
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 192              		.loc 2 1818 46 view .LVU58
 193 0040 00F56140 		add	r0, r0, #57600
 194 0044 80F80013 		strb	r1, [r0, #768]
 195              	.LVL20:
 196              	.L4:
1818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 197              		.loc 2 1818 46 view .LVU59
 198              	.LBE60:
 199              	.LBE59:
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 200              		.loc 1 196 1 view .LVU60
 201 0048 30BC     		pop	{r4, r5}
 202              	.LCFI1:
ARM GAS  /tmp/cc2WlsGf.s 			page 41


 203              		.cfi_remember_state
 204              		.cfi_restore 5
 205              		.cfi_restore 4
 206              		.cfi_def_cfa_offset 0
 207 004a 7047     		bx	lr
 208              	.LVL21:
 209              	.L8:
 210              	.LCFI2:
 211              		.cfi_restore_state
 212              	.LBB62:
 213              	.LBB58:
1868:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 214              		.loc 2 1868 109 view .LVU61
 215 004c 0023     		movs	r3, #0
 216              	.LVL22:
1868:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 217              		.loc 2 1868 109 view .LVU62
 218 004e E5E7     		b	.L5
 219              	.LVL23:
 220              	.L6:
1868:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 221              		.loc 2 1868 109 view .LVU63
 222              	.LBE58:
 223              	.LBE62:
 224              	.LBB63:
 225              	.LBB61:
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 226              		.loc 2 1822 5 is_stmt 1 view .LVU64
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 227              		.loc 2 1822 32 is_stmt 0 view .LVU65
 228 0050 00F00F00 		and	r0, r0, #15
 229              	.LVL24:
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 230              		.loc 2 1822 48 view .LVU66
 231 0054 0901     		lsls	r1, r1, #4
 232              	.LVL25:
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 233              		.loc 2 1822 48 view .LVU67
 234 0056 C9B2     		uxtb	r1, r1
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 235              		.loc 2 1822 46 view .LVU68
 236 0058 024B     		ldr	r3, .L10+4
 237 005a 1954     		strb	r1, [r3, r0]
 238              	.LVL26:
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 239              		.loc 2 1822 46 view .LVU69
 240              	.LBE61:
 241              	.LBE63:
 242              		.loc 1 196 1 view .LVU70
 243 005c F4E7     		b	.L4
 244              	.L11:
 245 005e 00BF     		.align	2
 246              	.L10:
 247 0060 00ED00E0 		.word	-536810240
 248 0064 14ED00E0 		.word	-536810220
 249              		.cfi_endproc
 250              	.LFE135:
ARM GAS  /tmp/cc2WlsGf.s 			page 42


 252              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 253              		.align	1
 254              		.global	HAL_NVIC_EnableIRQ
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu fpv4-sp-d16
 260              	HAL_NVIC_EnableIRQ:
 261              	.LVL27:
 262              	.LFB136:
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         function should be called before.
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 263              		.loc 1 208 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 268              		.loc 1 210 3 view .LVU72
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable interrupt */
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 269              		.loc 1 213 3 view .LVU73
 270              	.LBB64:
 271              	.LBI64:
1684:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 272              		.loc 2 1684 22 view .LVU74
 273              	.LBB65:
1686:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 274              		.loc 2 1686 3 view .LVU75
1686:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 275              		.loc 2 1686 6 is_stmt 0 view .LVU76
 276 0000 0028     		cmp	r0, #0
 277              	.LVL28:
1686:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 278              		.loc 2 1686 6 view .LVU77
 279 0002 07DB     		blt	.L12
1688:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 280              		.loc 2 1688 5 is_stmt 1 view .LVU78
1689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 281              		.loc 2 1689 5 view .LVU79
1689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 282              		.loc 2 1689 81 is_stmt 0 view .LVU80
 283 0004 00F01F02 		and	r2, r0, #31
1689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 284              		.loc 2 1689 34 view .LVU81
ARM GAS  /tmp/cc2WlsGf.s 			page 43


 285 0008 4009     		lsrs	r0, r0, #5
1689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 286              		.loc 2 1689 45 view .LVU82
 287 000a 0123     		movs	r3, #1
 288 000c 9340     		lsls	r3, r3, r2
1689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
 289              		.loc 2 1689 43 view .LVU83
 290 000e 024A     		ldr	r2, .L14
 291 0010 42F82030 		str	r3, [r2, r0, lsl #2]
1690:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 292              		.loc 2 1690 5 is_stmt 1 view .LVU84
 293              	.LVL29:
 294              	.L12:
1690:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 295              		.loc 2 1690 5 is_stmt 0 view .LVU85
 296              	.LBE65:
 297              	.LBE64:
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 298              		.loc 1 214 1 view .LVU86
 299 0014 7047     		bx	lr
 300              	.L15:
 301 0016 00BF     		.align	2
 302              	.L14:
 303 0018 00E100E0 		.word	-536813312
 304              		.cfi_endproc
 305              	.LFE136:
 307              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_NVIC_DisableIRQ
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 313              		.fpu fpv4-sp-d16
 315              	HAL_NVIC_DisableIRQ:
 316              	.LVL30:
 317              	.LFB137:
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 318              		.loc 1 224 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 323              		.loc 1 226 3 view .LVU88
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable interrupt */
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
ARM GAS  /tmp/cc2WlsGf.s 			page 44


 324              		.loc 1 229 3 view .LVU89
 325              	.LBB66:
 326              	.LBI66:
1722:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 327              		.loc 2 1722 22 view .LVU90
 328              	.LBB67:
1724:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 329              		.loc 2 1724 3 view .LVU91
1724:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 330              		.loc 2 1724 6 is_stmt 0 view .LVU92
 331 0000 0028     		cmp	r0, #0
 332              	.LVL31:
1724:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 333              		.loc 2 1724 6 view .LVU93
 334 0002 0CDB     		blt	.L16
1726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __DSB();
 335              		.loc 2 1726 5 is_stmt 1 view .LVU94
1726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __DSB();
 336              		.loc 2 1726 81 is_stmt 0 view .LVU95
 337 0004 00F01F02 		and	r2, r0, #31
1726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __DSB();
 338              		.loc 2 1726 34 view .LVU96
 339 0008 4009     		lsrs	r0, r0, #5
1726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __DSB();
 340              		.loc 2 1726 45 view .LVU97
 341 000a 0123     		movs	r3, #1
 342 000c 9340     		lsls	r3, r3, r2
1726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __DSB();
 343              		.loc 2 1726 43 view .LVU98
 344 000e 2030     		adds	r0, r0, #32
 345 0010 034A     		ldr	r2, .L18
 346 0012 42F82030 		str	r3, [r2, r0, lsl #2]
1727:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __ISB();
 347              		.loc 2 1727 5 is_stmt 1 view .LVU99
 348              	.LBB68:
 349              	.LBI68:
 350              		.file 3 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
   1:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /tmp/cc2WlsGf.s 			page 45


  21:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  52:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc2WlsGf.s 			page 46


  78:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 130:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 47


 135:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 141:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 157:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 163:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 166:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 189:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 190:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
ARM GAS  /tmp/cc2WlsGf.s 			page 48


 192:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 193:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 194:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 197:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 198:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 202:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 203:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 204:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 205:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 209:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** */
 210:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 211:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 219:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 223:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 224:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 225:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 228:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 230:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 231:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 234:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 236:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 242:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 244:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 245:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 246:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc2WlsGf.s 			page 49


 249:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 252:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 253:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 262:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 263:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 264:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 265:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 351              		.loc 3 269 27 view .LVU100
 352              	.LBB69:
 270:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 271:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 353              		.loc 3 271 3 view .LVU101
 354              		.syntax unified
 355              	@ 271 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 356 0016 BFF34F8F 		dsb 0xF
 357              	@ 0 "" 2
 358              		.thumb
 359              		.syntax unified
 360              	.LBE69:
 361              	.LBE68:
1728:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 362              		.loc 2 1728 5 view .LVU102
 363              	.LBB70:
 364              	.LBI70:
 258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 365              		.loc 3 258 27 view .LVU103
 366              	.LBB71:
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 367              		.loc 3 260 3 view .LVU104
 368              		.syntax unified
 369              	@ 260 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 370 001a BFF36F8F 		isb 0xF
 371              	@ 0 "" 2
 372              	.LVL32:
 373              		.thumb
 374              		.syntax unified
 375              	.L16:
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 376              		.loc 3 260 3 is_stmt 0 view .LVU105
 377              	.LBE71:
 378              	.LBE70:
 379              	.LBE67:
 380              	.LBE66:
ARM GAS  /tmp/cc2WlsGf.s 			page 50


 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 381              		.loc 1 230 1 view .LVU106
 382 001e 7047     		bx	lr
 383              	.L19:
 384              		.align	2
 385              	.L18:
 386 0020 00E100E0 		.word	-536813312
 387              		.cfi_endproc
 388              	.LFE137:
 390              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 391              		.align	1
 392              		.global	HAL_NVIC_SystemReset
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 396              		.fpu fpv4-sp-d16
 398              	HAL_NVIC_SystemReset:
 399              	.LFB138:
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 400              		.loc 1 237 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ Volatile: function does not return.
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* System Reset */
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SystemReset();
 406              		.loc 1 239 3 view .LVU108
 407              	.LBB78:
 408              	.LBI78:
1873:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****          );
1874:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1875:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1876:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1877:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1878:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Decode Priority
1879:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1881:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1882:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1888:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1890:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1893:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 51


1894:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1900:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1901:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1902:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1903:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1904:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1911:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1913:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1917:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1918:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1919:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1920:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1921:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1924:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1926:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1927:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1929:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1932:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1933:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1934:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1935:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   System Reset
1936:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1938:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 409              		.loc 2 1938 34 view .LVU109
 410              	.LBB79:
1939:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1940:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 411              		.loc 2 1940 3 view .LVU110
 412              	.LBB80:
 413              	.LBI80:
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 414              		.loc 3 269 27 view .LVU111
 415              	.LBB81:
 416              		.loc 3 271 3 view .LVU112
 417              		.syntax unified
ARM GAS  /tmp/cc2WlsGf.s 			page 52


 418              	@ 271 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 419 0000 BFF34F8F 		dsb 0xF
 420              	@ 0 "" 2
 421              		.thumb
 422              		.syntax unified
 423              	.LBE81:
 424              	.LBE80:
1941:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                                                                        buffered write are completed
1942:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 425              		.loc 2 1942 3 view .LVU113
1943:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 426              		.loc 2 1943 32 is_stmt 0 view .LVU114
 427 0004 0549     		ldr	r1, .L22
 428 0006 CA68     		ldr	r2, [r1, #12]
 429              		.loc 2 1943 40 view .LVU115
 430 0008 02F4E062 		and	r2, r2, #1792
1942:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 431              		.loc 2 1942 17 view .LVU116
 432 000c 044B     		ldr	r3, .L22+4
 433 000e 1343     		orrs	r3, r3, r2
1942:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 434              		.loc 2 1942 15 view .LVU117
 435 0010 CB60     		str	r3, [r1, #12]
1944:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 436              		.loc 2 1945 3 is_stmt 1 view .LVU118
 437              	.LBB82:
 438              	.LBI82:
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 439              		.loc 3 269 27 view .LVU119
 440              	.LBB83:
 441              		.loc 3 271 3 view .LVU120
 442              		.syntax unified
 443              	@ 271 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 444 0012 BFF34F8F 		dsb 0xF
 445              	@ 0 "" 2
 446              		.thumb
 447              		.syntax unified
 448              	.L21:
 449              	.LBE83:
 450              	.LBE82:
1946:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1947:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
 451              		.loc 2 1947 3 view .LVU121
1948:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1949:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     __NOP();
 452              		.loc 2 1949 5 view .LVU122
 453              		.syntax unified
 454              	@ 1949 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h" 1
 455 0016 00BF     		nop
 456              	@ 0 "" 2
1947:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 457              		.loc 2 1947 8 view .LVU123
 458              		.thumb
 459              		.syntax unified
 460 0018 FDE7     		b	.L21
 461              	.L23:
ARM GAS  /tmp/cc2WlsGf.s 			page 53


 462 001a 00BF     		.align	2
 463              	.L22:
 464 001c 00ED00E0 		.word	-536810240
 465 0020 0400FA05 		.word	100270084
 466              	.LBE79:
 467              	.LBE78:
 468              		.cfi_endproc
 469              	.LFE138:
 471              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 472              		.align	1
 473              		.global	HAL_SYSTICK_Config
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu fpv4-sp-d16
 479              	HAL_SYSTICK_Config:
 480              	.LVL33:
 481              	.LFB139:
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                  - 1  Function failed.
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 482              		.loc 1 250 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              		@ link register save eliminated.
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 487              		.loc 1 251 4 view .LVU125
 488              	.LBB84:
 489              	.LBI84:
1950:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1951:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1952:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1953:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1954:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1955:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1956:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1958:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1960:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1962:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #endif
1963:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1964:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1965:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1967:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
ARM GAS  /tmp/cc2WlsGf.s 			page 54


1969:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
1971:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1972:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1973:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
1974:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   get FPU type
1975:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details returns the FPU type
1976:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \returns
1977:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****    - \b  0: No FPU
1978:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
1981:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
1983:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t mvfr0;
1984:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1985:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1988:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1990:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   else
1991:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
1992:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
1994:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
1995:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1996:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1997:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
1999:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
2000:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
2001:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
2003:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   @{
2007:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
2008:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
2009:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
2011:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** /**
2012:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \return          1  Function failed.
2018:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****  */
2022:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 490              		.loc 2 2022 26 view .LVU126
 491              	.LBB85:
2023:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
ARM GAS  /tmp/cc2WlsGf.s 			page 55


2024:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 492              		.loc 2 2024 3 view .LVU127
 493              		.loc 2 2024 14 is_stmt 0 view .LVU128
 494 0000 0138     		subs	r0, r0, #1
 495              	.LVL34:
 496              		.loc 2 2024 6 view .LVU129
 497 0002 B0F1807F 		cmp	r0, #16777216
 498 0006 0AD2     		bcs	.L26
2025:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
2026:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
2028:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
2029:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 499              		.loc 2 2029 3 is_stmt 1 view .LVU130
 500              		.loc 2 2029 18 is_stmt 0 view .LVU131
 501 0008 064B     		ldr	r3, .L27
 502 000a 5860     		str	r0, [r3, #4]
2030:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 503              		.loc 2 2030 3 is_stmt 1 view .LVU132
 504              	.LVL35:
 505              	.LBB86:
 506              	.LBI86:
1814:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 507              		.loc 2 1814 22 view .LVU133
 508              	.LBB87:
1816:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 509              		.loc 2 1816 3 view .LVU134
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 510              		.loc 2 1822 5 view .LVU135
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 511              		.loc 2 1822 46 is_stmt 0 view .LVU136
 512 000c 064A     		ldr	r2, .L27+4
 513 000e F021     		movs	r1, #240
 514 0010 82F82310 		strb	r1, [r2, #35]
 515              	.LVL36:
1822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 516              		.loc 2 1822 46 view .LVU137
 517              	.LBE87:
 518              	.LBE86:
2031:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 519              		.loc 2 2031 3 is_stmt 1 view .LVU138
 520              		.loc 2 2031 18 is_stmt 0 view .LVU139
 521 0014 0020     		movs	r0, #0
 522              	.LVL37:
 523              		.loc 2 2031 18 view .LVU140
 524 0016 9860     		str	r0, [r3, #8]
2032:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 525              		.loc 2 2032 3 is_stmt 1 view .LVU141
 526              		.loc 2 2032 18 is_stmt 0 view .LVU142
 527 0018 0722     		movs	r2, #7
 528 001a 1A60     		str	r2, [r3]
2033:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 529              		.loc 2 2035 3 is_stmt 1 view .LVU143
 530              		.loc 2 2035 10 is_stmt 0 view .LVU144
 531 001c 7047     		bx	lr
ARM GAS  /tmp/cc2WlsGf.s 			page 56


 532              	.L26:
2026:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 533              		.loc 2 2026 12 view .LVU145
 534 001e 0120     		movs	r0, #1
 535              	.LVL38:
2026:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 536              		.loc 2 2026 12 view .LVU146
 537              	.LBE85:
 538              	.LBE84:
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 539              		.loc 1 252 1 view .LVU147
 540 0020 7047     		bx	lr
 541              	.L28:
 542 0022 00BF     		.align	2
 543              	.L27:
 544 0024 10E000E0 		.word	-536813552
 545 0028 00ED00E0 		.word	-536810240
 546              		.cfi_endproc
 547              	.LFE139:
 549              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 550              		.align	1
 551              		.global	HAL_NVIC_GetPriorityGrouping
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 555              		.fpu fpv4-sp-d16
 557              	HAL_NVIC_GetPriorityGrouping:
 558              	.LFB140:
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @}
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief   Cortex control functions
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 559              		.loc 1 278 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc2WlsGf.s 			page 57


 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		@ link register save eliminated.
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 564              		.loc 1 280 3 view .LVU149
 565              	.LBB88:
 566              	.LBI88:
1672:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 567              		.loc 2 1672 26 view .LVU150
 568              	.LBB89:
1674:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 569              		.loc 2 1674 3 view .LVU151
1674:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 570              		.loc 2 1674 26 is_stmt 0 view .LVU152
 571 0000 024B     		ldr	r3, .L30
 572 0002 D868     		ldr	r0, [r3, #12]
 573              	.LBE89:
 574              	.LBE88:
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 575              		.loc 1 281 1 view .LVU153
 576 0004 C0F30220 		ubfx	r0, r0, #8, #3
 577 0008 7047     		bx	lr
 578              	.L31:
 579 000a 00BF     		.align	2
 580              	.L30:
 581 000c 00ED00E0 		.word	-536810240
 582              		.cfi_endproc
 583              	.LFE140:
 585              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 586              		.align	1
 587              		.global	HAL_NVIC_GetPriority
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 591              		.fpu fpv4-sp-d16
 593              	HAL_NVIC_GetPriority:
 594              	.LVL39:
 595              	.LFB141:
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      1 bit for subpriority
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      0 bit for subpriority
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
ARM GAS  /tmp/cc2WlsGf.s 			page 58


 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 596              		.loc 1 305 1 is_stmt 1 view -0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
 600              		@ link register save eliminated.
 601              		.loc 1 305 1 is_stmt 0 view .LVU155
 602 0000 70B4     		push	{r4, r5, r6}
 603              	.LCFI3:
 604              		.cfi_def_cfa_offset 12
 605              		.cfi_offset 4, -12
 606              		.cfi_offset 5, -8
 607              		.cfi_offset 6, -4
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 608              		.loc 1 307 3 is_stmt 1 view .LVU156
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 609              		.loc 1 309 3 view .LVU157
 610              	.LVL40:
 611              	.LBB90:
 612              	.LBI90:
1836:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 613              		.loc 2 1836 26 view .LVU158
 614              	.LBB91:
1839:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 615              		.loc 2 1839 3 view .LVU159
1839:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 616              		.loc 2 1839 6 is_stmt 0 view .LVU160
 617 0002 0028     		cmp	r0, #0
 618              	.LVL41:
1839:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 619              		.loc 2 1839 6 view .LVU161
 620 0004 21DB     		blt	.L33
1841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 621              		.loc 2 1841 5 is_stmt 1 view .LVU162
1841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 622              		.loc 2 1841 31 is_stmt 0 view .LVU163
 623 0006 00F16040 		add	r0, r0, #-536870912
 624 000a 00F56140 		add	r0, r0, #57600
 625 000e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
1841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 626              		.loc 2 1841 64 view .LVU164
 627 0012 0009     		lsrs	r0, r0, #4
 628              	.L34:
 629              	.LVL42:
1841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 630              		.loc 2 1841 64 view .LVU165
 631              	.LBE91:
 632              	.LBE90:
 633              	.LBB93:
 634              	.LBI93:
1888:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
ARM GAS  /tmp/cc2WlsGf.s 			page 59


 635              		.loc 2 1888 22 is_stmt 1 view .LVU166
 636              	.LBB94:
1890:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 637              		.loc 2 1890 3 view .LVU167
1890:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 638              		.loc 2 1890 12 is_stmt 0 view .LVU168
 639 0014 01F00701 		and	r1, r1, #7
 640              	.LVL43:
1891:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 641              		.loc 2 1891 3 is_stmt 1 view .LVU169
1892:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 642              		.loc 2 1892 3 view .LVU170
1894:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 643              		.loc 2 1894 3 view .LVU171
1894:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 644              		.loc 2 1894 31 is_stmt 0 view .LVU172
 645 0018 C1F10704 		rsb	r4, r1, #7
1894:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 646              		.loc 2 1894 23 view .LVU173
 647 001c 042C     		cmp	r4, #4
 648 001e 28BF     		it	cs
 649 0020 0424     		movcs	r4, #4
 650              	.LVL44:
1895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 651              		.loc 2 1895 3 is_stmt 1 view .LVU174
1895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 652              		.loc 2 1895 44 is_stmt 0 view .LVU175
 653 0022 0D1D     		adds	r5, r1, #4
1895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 654              		.loc 2 1895 109 view .LVU176
 655 0024 062D     		cmp	r5, #6
 656 0026 16D9     		bls	.L36
 657 0028 0339     		subs	r1, r1, #3
 658              	.LVL45:
 659              	.L35:
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 660              		.loc 2 1897 3 is_stmt 1 view .LVU177
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 661              		.loc 2 1897 33 is_stmt 0 view .LVU178
 662 002a 20FA01F6 		lsr	r6, r0, r1
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 663              		.loc 2 1897 53 view .LVU179
 664 002e 4FF0FF35 		mov	r5, #-1
 665              	.LVL46:
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 666              		.loc 2 1897 53 view .LVU180
 667 0032 05FA04F4 		lsl	r4, r5, r4
 668              	.LVL47:
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 669              		.loc 2 1897 53 view .LVU181
 670 0036 26EA0404 		bic	r4, r6, r4
1897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 671              		.loc 2 1897 21 view .LVU182
 672 003a 1460     		str	r4, [r2]
1898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 673              		.loc 2 1898 3 is_stmt 1 view .LVU183
1898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
ARM GAS  /tmp/cc2WlsGf.s 			page 60


 674              		.loc 2 1898 53 is_stmt 0 view .LVU184
 675 003c 05FA01F1 		lsl	r1, r5, r1
 676              	.LVL48:
1898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 677              		.loc 2 1898 53 view .LVU185
 678 0040 20EA0100 		bic	r0, r0, r1
 679              	.LVL49:
1898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 680              		.loc 2 1898 21 view .LVU186
 681 0044 1860     		str	r0, [r3]
 682              	.LVL50:
1898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** }
 683              		.loc 2 1898 21 view .LVU187
 684              	.LBE94:
 685              	.LBE93:
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 686              		.loc 1 310 1 view .LVU188
 687 0046 70BC     		pop	{r4, r5, r6}
 688              	.LCFI4:
 689              		.cfi_remember_state
 690              		.cfi_restore 6
 691              		.cfi_restore 5
 692              		.cfi_restore 4
 693              		.cfi_def_cfa_offset 0
 694 0048 7047     		bx	lr
 695              	.LVL51:
 696              	.L33:
 697              	.LCFI5:
 698              		.cfi_restore_state
 699              	.LBB96:
 700              	.LBB92:
1845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 701              		.loc 2 1845 5 is_stmt 1 view .LVU189
1845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 702              		.loc 2 1845 50 is_stmt 0 view .LVU190
 703 004a 00F00F00 		and	r0, r0, #15
1845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 704              		.loc 2 1845 31 view .LVU191
 705 004e 034C     		ldr	r4, .L38
 706 0050 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
1845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 707              		.loc 2 1845 64 view .LVU192
 708 0052 0009     		lsrs	r0, r0, #4
 709 0054 DEE7     		b	.L34
 710              	.LVL52:
 711              	.L36:
1845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 712              		.loc 2 1845 64 view .LVU193
 713              	.LBE92:
 714              	.LBE96:
 715              	.LBB97:
 716              	.LBB95:
1895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
 717              		.loc 2 1895 109 view .LVU194
 718 0056 0021     		movs	r1, #0
 719              	.LVL53:
1895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/cc2WlsGf.s 			page 61


 720              		.loc 2 1895 109 view .LVU195
 721 0058 E7E7     		b	.L35
 722              	.L39:
 723 005a 00BF     		.align	2
 724              	.L38:
 725 005c 14ED00E0 		.word	-536810220
 726              	.LBE95:
 727              	.LBE97:
 728              		.cfi_endproc
 729              	.LFE141:
 731              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 732              		.align	1
 733              		.global	HAL_NVIC_SetPendingIRQ
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu fpv4-sp-d16
 739              	HAL_NVIC_SetPendingIRQ:
 740              	.LVL54:
 741              	.LFB142:
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 742              		.loc 1 320 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 747              		.loc 1 322 3 view .LVU197
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set interrupt pending */
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 748              		.loc 1 325 3 view .LVU198
 749              	.LBB98:
 750              	.LBI98:
1760:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 751              		.loc 2 1760 22 view .LVU199
 752              	.LBB99:
1762:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 753              		.loc 2 1762 3 view .LVU200
1762:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 754              		.loc 2 1762 6 is_stmt 0 view .LVU201
 755 0000 0028     		cmp	r0, #0
 756              	.LVL55:
1762:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 757              		.loc 2 1762 6 view .LVU202
 758 0002 08DB     		blt	.L40
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
ARM GAS  /tmp/cc2WlsGf.s 			page 62


 759              		.loc 2 1764 5 is_stmt 1 view .LVU203
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 760              		.loc 2 1764 81 is_stmt 0 view .LVU204
 761 0004 00F01F02 		and	r2, r0, #31
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 762              		.loc 2 1764 34 view .LVU205
 763 0008 4009     		lsrs	r0, r0, #5
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 764              		.loc 2 1764 45 view .LVU206
 765 000a 0123     		movs	r3, #1
 766 000c 9340     		lsls	r3, r3, r2
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 767              		.loc 2 1764 43 view .LVU207
 768 000e 4030     		adds	r0, r0, #64
 769 0010 014A     		ldr	r2, .L42
 770 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 771              	.LVL56:
 772              	.L40:
1764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 773              		.loc 2 1764 43 view .LVU208
 774              	.LBE99:
 775              	.LBE98:
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 776              		.loc 1 326 1 view .LVU209
 777 0016 7047     		bx	lr
 778              	.L43:
 779              		.align	2
 780              	.L42:
 781 0018 00E100E0 		.word	-536813312
 782              		.cfi_endproc
 783              	.LFE142:
 785              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 786              		.align	1
 787              		.global	HAL_NVIC_GetPendingIRQ
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 791              		.fpu fpv4-sp-d16
 793              	HAL_NVIC_GetPendingIRQ:
 794              	.LVL57:
 795              	.LFB143:
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 796              		.loc 1 338 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 0
 799              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc2WlsGf.s 			page 63


 800              		@ link register save eliminated.
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 801              		.loc 1 340 3 view .LVU211
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 802              		.loc 1 343 3 view .LVU212
 803              	.LBB100:
 804              	.LBI100:
1741:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 805              		.loc 2 1741 26 view .LVU213
 806              	.LBB101:
1743:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 807              		.loc 2 1743 3 view .LVU214
1743:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 808              		.loc 2 1743 6 is_stmt 0 view .LVU215
 809 0000 0028     		cmp	r0, #0
 810              	.LVL58:
1743:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 811              		.loc 2 1743 6 view .LVU216
 812 0002 0BDB     		blt	.L46
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 813              		.loc 2 1745 5 is_stmt 1 view .LVU217
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 814              		.loc 2 1745 54 is_stmt 0 view .LVU218
 815 0004 4309     		lsrs	r3, r0, #5
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 816              		.loc 2 1745 35 view .LVU219
 817 0006 4033     		adds	r3, r3, #64
 818 0008 054A     		ldr	r2, .L47
 819 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 820              		.loc 2 1745 91 view .LVU220
 821 000e 00F01F00 		and	r0, r0, #31
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 822              		.loc 2 1745 103 view .LVU221
 823 0012 23FA00F0 		lsr	r0, r3, r0
1745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 824              		.loc 2 1745 12 view .LVU222
 825 0016 00F00100 		and	r0, r0, #1
 826 001a 7047     		bx	lr
 827              	.L46:
1749:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 828              		.loc 2 1749 11 view .LVU223
 829 001c 0020     		movs	r0, #0
 830              	.LVL59:
1749:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 831              		.loc 2 1749 11 view .LVU224
 832              	.LBE101:
 833              	.LBE100:
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 834              		.loc 1 344 1 view .LVU225
 835 001e 7047     		bx	lr
 836              	.L48:
 837              		.align	2
 838              	.L47:
ARM GAS  /tmp/cc2WlsGf.s 			page 64


 839 0020 00E100E0 		.word	-536813312
 840              		.cfi_endproc
 841              	.LFE143:
 843              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 844              		.align	1
 845              		.global	HAL_NVIC_ClearPendingIRQ
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 849              		.fpu fpv4-sp-d16
 851              	HAL_NVIC_ClearPendingIRQ:
 852              	.LVL60:
 853              	.LFB144:
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 854              		.loc 1 354 1 is_stmt 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858              		@ link register save eliminated.
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 859              		.loc 1 356 3 view .LVU227
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Clear pending interrupt */
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 860              		.loc 1 359 3 view .LVU228
 861              	.LBB102:
 862              	.LBI102:
1775:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 863              		.loc 2 1775 22 view .LVU229
 864              	.LBB103:
1777:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 865              		.loc 2 1777 3 view .LVU230
1777:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 866              		.loc 2 1777 6 is_stmt 0 view .LVU231
 867 0000 0028     		cmp	r0, #0
 868              	.LVL61:
1777:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 869              		.loc 2 1777 6 view .LVU232
 870 0002 08DB     		blt	.L49
1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 871              		.loc 2 1779 5 is_stmt 1 view .LVU233
1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 872              		.loc 2 1779 81 is_stmt 0 view .LVU234
 873 0004 00F01F02 		and	r2, r0, #31
1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 874              		.loc 2 1779 34 view .LVU235
 875 0008 4009     		lsrs	r0, r0, #5
ARM GAS  /tmp/cc2WlsGf.s 			page 65


1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 876              		.loc 2 1779 45 view .LVU236
 877 000a 0123     		movs	r3, #1
 878 000c 9340     		lsls	r3, r3, r2
1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 879              		.loc 2 1779 43 view .LVU237
 880 000e 6030     		adds	r0, r0, #96
 881 0010 014A     		ldr	r2, .L51
 882 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 883              	.LVL62:
 884              	.L49:
1779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 885              		.loc 2 1779 43 view .LVU238
 886              	.LBE103:
 887              	.LBE102:
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 888              		.loc 1 360 1 view .LVU239
 889 0016 7047     		bx	lr
 890              	.L52:
 891              		.align	2
 892              	.L51:
 893 0018 00E100E0 		.word	-536813312
 894              		.cfi_endproc
 895              	.LFE144:
 897              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 898              		.align	1
 899              		.global	HAL_NVIC_GetActive
 900              		.syntax unified
 901              		.thumb
 902              		.thumb_func
 903              		.fpu fpv4-sp-d16
 905              	HAL_NVIC_GetActive:
 906              	.LVL63:
 907              	.LFB145:
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 908              		.loc 1 371 1 is_stmt 1 view -0
 909              		.cfi_startproc
 910              		@ args = 0, pretend = 0, frame = 0
 911              		@ frame_needed = 0, uses_anonymous_args = 0
 912              		@ link register save eliminated.
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 913              		.loc 1 373 3 view .LVU241
 914              	.LBB104:
 915              	.LBI104:
1792:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h **** {
 916              		.loc 2 1792 26 view .LVU242
ARM GAS  /tmp/cc2WlsGf.s 			page 66


 917              	.LBB105:
1794:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 918              		.loc 2 1794 3 view .LVU243
1794:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 919              		.loc 2 1794 6 is_stmt 0 view .LVU244
 920 0000 0028     		cmp	r0, #0
 921              	.LVL64:
1794:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   {
 922              		.loc 2 1794 6 view .LVU245
 923 0002 0BDB     		blt	.L55
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 924              		.loc 2 1796 5 is_stmt 1 view .LVU246
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 925              		.loc 2 1796 54 is_stmt 0 view .LVU247
 926 0004 4309     		lsrs	r3, r0, #5
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 927              		.loc 2 1796 35 view .LVU248
 928 0006 8033     		adds	r3, r3, #128
 929 0008 054A     		ldr	r2, .L56
 930 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 931              		.loc 2 1796 91 view .LVU249
 932 000e 00F01F00 		and	r0, r0, #31
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 933              		.loc 2 1796 103 view .LVU250
 934 0012 23FA00F0 		lsr	r0, r3, r0
1796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 935              		.loc 2 1796 12 view .LVU251
 936 0016 00F00100 		and	r0, r0, #1
 937 001a 7047     		bx	lr
 938              	.L55:
1800:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 939              		.loc 2 1800 11 view .LVU252
 940 001c 0020     		movs	r0, #0
 941              	.LVL65:
1800:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h ****   }
 942              		.loc 2 1800 11 view .LVU253
 943              	.LBE105:
 944              	.LBE104:
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 945              		.loc 1 374 1 view .LVU254
 946 001e 7047     		bx	lr
 947              	.L57:
 948              		.align	2
 949              	.L56:
 950 0020 00E100E0 		.word	-536813312
 951              		.cfi_endproc
 952              	.LFE145:
 954              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 955              		.align	1
 956              		.global	HAL_SYSTICK_CLKSourceConfig
 957              		.syntax unified
 958              		.thumb
 959              		.thumb_func
 960              		.fpu fpv4-sp-d16
 962              	HAL_SYSTICK_CLKSourceConfig:
 963              	.LVL66:
ARM GAS  /tmp/cc2WlsGf.s 			page 67


 964              	.LFB146:
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 965              		.loc 1 385 1 is_stmt 1 view -0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              		@ link register save eliminated.
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 970              		.loc 1 387 3 view .LVU256
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 971              		.loc 1 388 3 view .LVU257
 972              		.loc 1 388 6 is_stmt 0 view .LVU258
 973 0000 0428     		cmp	r0, #4
 974 0002 05D0     		beq	.L61
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 975              		.loc 1 394 5 is_stmt 1 view .LVU259
 976              		.loc 1 394 19 is_stmt 0 view .LVU260
 977 0004 054A     		ldr	r2, .L62
 978 0006 1368     		ldr	r3, [r2]
 979 0008 23F00403 		bic	r3, r3, #4
 980 000c 1360     		str	r3, [r2]
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 981              		.loc 1 396 1 view .LVU261
 982 000e 7047     		bx	lr
 983              	.L61:
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 984              		.loc 1 390 5 is_stmt 1 view .LVU262
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 985              		.loc 1 390 19 is_stmt 0 view .LVU263
 986 0010 024A     		ldr	r2, .L62
 987 0012 1368     		ldr	r3, [r2]
 988 0014 43F00403 		orr	r3, r3, #4
 989 0018 1360     		str	r3, [r2]
 990 001a 7047     		bx	lr
 991              	.L63:
 992              		.align	2
 993              	.L62:
 994 001c 10E000E0 		.word	-536813552
 995              		.cfi_endproc
 996              	.LFE146:
ARM GAS  /tmp/cc2WlsGf.s 			page 68


 998              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 999              		.align	1
 1000              		.weak	HAL_SYSTICK_Callback
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1004              		.fpu fpv4-sp-d16
 1006              	HAL_SYSTICK_Callback:
 1007              	.LFB148:
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1008              		.loc 1 412 1 is_stmt 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 1012              		@ link register save eliminated.
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    */
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1013              		.loc 1 416 1 view .LVU265
 1014 0000 7047     		bx	lr
 1015              		.cfi_endproc
 1016              	.LFE148:
 1018              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1019              		.align	1
 1020              		.global	HAL_SYSTICK_IRQHandler
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1024              		.fpu fpv4-sp-d16
 1026              	HAL_SYSTICK_IRQHandler:
 1027              	.LFB147:
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1028              		.loc 1 403 1 view -0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032 0000 08B5     		push	{r3, lr}
 1033              	.LCFI6:
 1034              		.cfi_def_cfa_offset 8
 1035              		.cfi_offset 3, -8
 1036              		.cfi_offset 14, -4
ARM GAS  /tmp/cc2WlsGf.s 			page 69


 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1037              		.loc 1 404 3 view .LVU267
 1038 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1039              	.LVL67:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 1040              		.loc 1 405 1 is_stmt 0 view .LVU268
 1041 0006 08BD     		pop	{r3, pc}
 1042              		.cfi_endproc
 1043              	.LFE147:
 1045              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1046              		.align	1
 1047              		.global	HAL_MPU_Enable
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu fpv4-sp-d16
 1053              	HAL_MPU_Enable:
 1054              	.LVL68:
 1055              	.LFB149:
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1)
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged accessto the default memory 
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1056              		.loc 1 431 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable the MPU */
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 1061              		.loc 1 433 3 view .LVU270
 1062              		.loc 1 433 28 is_stmt 0 view .LVU271
 1063 0000 40F00100 		orr	r0, r0, #1
 1064              	.LVL69:
 1065              		.loc 1 433 13 view .LVU272
 1066 0004 034B     		ldr	r3, .L68
 1067 0006 5860     		str	r0, [r3, #4]
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DSB();
 1068              		.loc 1 436 3 is_stmt 1 view .LVU273
 1069              	.LBB106:
 1070              	.LBI106:
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 1071              		.loc 3 269 27 view .LVU274
 1072              	.LBB107:
ARM GAS  /tmp/cc2WlsGf.s 			page 70


 1073              		.loc 3 271 3 view .LVU275
 1074              		.syntax unified
 1075              	@ 271 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1076 0008 BFF34F8F 		dsb 0xF
 1077              	@ 0 "" 2
 1078              		.thumb
 1079              		.syntax unified
 1080              	.LBE107:
 1081              	.LBE106:
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __ISB();
 1082              		.loc 1 437 3 view .LVU276
 1083              	.LBB108:
 1084              	.LBI108:
 258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 1085              		.loc 3 258 27 view .LVU277
 1086              	.LBB109:
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 1087              		.loc 3 260 3 view .LVU278
 1088              		.syntax unified
 1089              	@ 260 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1090 000c BFF36F8F 		isb 0xF
 1091              	@ 0 "" 2
 1092              		.thumb
 1093              		.syntax unified
 1094              	.LBE109:
 1095              	.LBE108:
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1096              		.loc 1 438 1 is_stmt 0 view .LVU279
 1097 0010 7047     		bx	lr
 1098              	.L69:
 1099 0012 00BF     		.align	2
 1100              	.L68:
 1101 0014 90ED00E0 		.word	-536810096
 1102              		.cfi_endproc
 1103              	.LFE149:
 1105              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1106              		.align	1
 1107              		.global	HAL_MPU_Disable
 1108              		.syntax unified
 1109              		.thumb
 1110              		.thumb_func
 1111              		.fpu fpv4-sp-d16
 1113              	HAL_MPU_Disable:
 1114              	.LFB150:
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable the MPU.
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1115              		.loc 1 446 1 is_stmt 1 view -0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
ARM GAS  /tmp/cc2WlsGf.s 			page 71


 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DMB();
 1120              		.loc 1 448 3 view .LVU281
 1121              	.LBB110:
 1122              	.LBI110:
 272:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 273:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 274:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 275:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 276:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 280:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 1123              		.loc 3 280 27 view .LVU282
 1124              	.LBB111:
 281:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 282:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1125              		.loc 3 282 3 view .LVU283
 1126              		.syntax unified
 1127              	@ 282 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1128 0000 BFF35F8F 		dmb 0xF
 1129              	@ 0 "" 2
 1130              		.thumb
 1131              		.syntax unified
 1132              	.LBE111:
 1133              	.LBE110:
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL  = 0;
 1134              		.loc 1 451 3 view .LVU284
 1135              		.loc 1 451 14 is_stmt 0 view .LVU285
 1136 0004 014B     		ldr	r3, .L71
 1137 0006 0022     		movs	r2, #0
 1138 0008 5A60     		str	r2, [r3, #4]
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1139              		.loc 1 452 1 view .LVU286
 1140 000a 7047     		bx	lr
 1141              	.L72:
 1142              		.align	2
 1143              	.L71:
 1144 000c 90ED00E0 		.word	-536810096
 1145              		.cfi_endproc
 1146              	.LFE150:
 1148              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1149              		.align	1
 1150              		.global	HAL_MPU_ConfigRegion
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1154              		.fpu fpv4-sp-d16
 1156              	HAL_MPU_ConfigRegion:
 1157              	.LVL70:
 1158              	.LFB151:
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
ARM GAS  /tmp/cc2WlsGf.s 			page 72


 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                the initialization and configuration information.
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1159              		.loc 1 462 1 is_stmt 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 0
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 1163              		@ link register save eliminated.
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 1164              		.loc 1 464 3 view .LVU288
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 1165              		.loc 1 465 3 view .LVU289
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the Region number */
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1166              		.loc 1 468 3 view .LVU290
 1167              		.loc 1 468 22 is_stmt 0 view .LVU291
 1168 0000 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 1169              		.loc 1 468 12 view .LVU292
 1170 0002 134B     		ldr	r3, .L76
 1171 0004 9A60     		str	r2, [r3, #8]
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1172              		.loc 1 470 3 is_stmt 1 view .LVU293
 1173              		.loc 1 470 16 is_stmt 0 view .LVU294
 1174 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1175              		.loc 1 470 6 view .LVU295
 1176 0008 EBB1     		cbz	r3, .L74
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     /* Check the parameters */
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 1177              		.loc 1 473 5 is_stmt 1 view .LVU296
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 1178              		.loc 1 474 5 view .LVU297
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 1179              		.loc 1 475 5 view .LVU298
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 1180              		.loc 1 476 5 view .LVU299
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 1181              		.loc 1 477 5 view .LVU300
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 1182              		.loc 1 478 5 view .LVU301
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 1183              		.loc 1 479 5 view .LVU302
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 1184              		.loc 1 480 5 view .LVU303
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1185              		.loc 1 482 5 view .LVU304
 1186              		.loc 1 482 25 is_stmt 0 view .LVU305
 1187 000a 4368     		ldr	r3, [r0, #4]
 1188              		.loc 1 482 15 view .LVU306
ARM GAS  /tmp/cc2WlsGf.s 			page 73


 1189 000c 104A     		ldr	r2, .L76
 1190 000e D360     		str	r3, [r2, #12]
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1191              		.loc 1 483 5 is_stmt 1 view .LVU307
 1192              		.loc 1 483 36 is_stmt 0 view .LVU308
 1193 0010 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1194              		.loc 1 484 36 view .LVU309
 1195 0012 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 1196              		.loc 1 484 57 view .LVU310
 1197 0014 1B06     		lsls	r3, r3, #24
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1198              		.loc 1 483 79 view .LVU311
 1199 0016 43EA0173 		orr	r3, r3, r1, lsl #28
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1200              		.loc 1 485 36 view .LVU312
 1201 001a 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1202              		.loc 1 484 79 view .LVU313
 1203 001c 43EAC143 		orr	r3, r3, r1, lsl #19
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 1204              		.loc 1 486 36 view .LVU314
 1205 0020 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1206              		.loc 1 485 79 view .LVU315
 1207 0022 43EA8143 		orr	r3, r3, r1, lsl #18
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1208              		.loc 1 487 36 view .LVU316
 1209 0026 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 1210              		.loc 1 486 79 view .LVU317
 1211 0028 43EA4143 		orr	r3, r3, r1, lsl #17
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1212              		.loc 1 488 36 view .LVU318
 1213 002c C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1214              		.loc 1 487 79 view .LVU319
 1215 002e 43EA0143 		orr	r3, r3, r1, lsl #16
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1216              		.loc 1 489 36 view .LVU320
 1217 0032 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1218              		.loc 1 488 79 view .LVU321
 1219 0034 43EA0123 		orr	r3, r3, r1, lsl #8
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1220              		.loc 1 490 36 view .LVU322
 1221 0038 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1222              		.loc 1 489 79 view .LVU323
 1223 003a 43EA4103 		orr	r3, r3, r1, lsl #1
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1224              		.loc 1 491 36 view .LVU324
 1225 003e 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1226              		.loc 1 490 79 view .LVU325
 1227 0040 0B43     		orrs	r3, r3, r1
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
ARM GAS  /tmp/cc2WlsGf.s 			page 74


 1228              		.loc 1 483 15 view .LVU326
 1229 0042 1361     		str	r3, [r2, #16]
 1230 0044 7047     		bx	lr
 1231              	.L74:
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = 0x00;
 1232              		.loc 1 495 5 is_stmt 1 view .LVU327
 1233              		.loc 1 495 15 is_stmt 0 view .LVU328
 1234 0046 024B     		ldr	r3, .L76
 1235 0048 0022     		movs	r2, #0
 1236 004a DA60     		str	r2, [r3, #12]
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 1237              		.loc 1 496 5 is_stmt 1 view .LVU329
 1238              		.loc 1 496 15 is_stmt 0 view .LVU330
 1239 004c 1A61     		str	r2, [r3, #16]
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1240              		.loc 1 498 1 view .LVU331
 1241 004e 7047     		bx	lr
 1242              	.L77:
 1243              		.align	2
 1244              	.L76:
 1245 0050 90ED00E0 		.word	-536810096
 1246              		.cfi_endproc
 1247              	.LFE151:
 1249              		.text
 1250              	.Letext0:
 1251              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 1252              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1253              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 1254              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1255              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1256              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1257              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 1258              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1259              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/cc2WlsGf.s 			page 75


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_cortex.c
     /tmp/cc2WlsGf.s:18     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/cc2WlsGf.s:26     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/cc2WlsGf.s:82     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/cc2WlsGf.s:87     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/cc2WlsGf.s:94     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/cc2WlsGf.s:247    .text.HAL_NVIC_SetPriority:0000000000000060 $d
     /tmp/cc2WlsGf.s:253    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/cc2WlsGf.s:260    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/cc2WlsGf.s:303    .text.HAL_NVIC_EnableIRQ:0000000000000018 $d
     /tmp/cc2WlsGf.s:308    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/cc2WlsGf.s:315    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/cc2WlsGf.s:386    .text.HAL_NVIC_DisableIRQ:0000000000000020 $d
     /tmp/cc2WlsGf.s:391    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/cc2WlsGf.s:398    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/cc2WlsGf.s:464    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/cc2WlsGf.s:472    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/cc2WlsGf.s:479    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/cc2WlsGf.s:544    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/cc2WlsGf.s:550    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/cc2WlsGf.s:557    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/cc2WlsGf.s:581    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/cc2WlsGf.s:586    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/cc2WlsGf.s:593    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/cc2WlsGf.s:725    .text.HAL_NVIC_GetPriority:000000000000005c $d
     /tmp/cc2WlsGf.s:732    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/cc2WlsGf.s:739    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/cc2WlsGf.s:781    .text.HAL_NVIC_SetPendingIRQ:0000000000000018 $d
     /tmp/cc2WlsGf.s:786    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/cc2WlsGf.s:793    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/cc2WlsGf.s:839    .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
     /tmp/cc2WlsGf.s:844    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/cc2WlsGf.s:851    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/cc2WlsGf.s:893    .text.HAL_NVIC_ClearPendingIRQ:0000000000000018 $d
     /tmp/cc2WlsGf.s:898    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/cc2WlsGf.s:905    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/cc2WlsGf.s:950    .text.HAL_NVIC_GetActive:0000000000000020 $d
     /tmp/cc2WlsGf.s:955    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/cc2WlsGf.s:962    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/cc2WlsGf.s:994    .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/cc2WlsGf.s:999    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/cc2WlsGf.s:1006   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/cc2WlsGf.s:1019   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/cc2WlsGf.s:1026   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
     /tmp/cc2WlsGf.s:1046   .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/cc2WlsGf.s:1053   .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/cc2WlsGf.s:1101   .text.HAL_MPU_Enable:0000000000000014 $d
     /tmp/cc2WlsGf.s:1106   .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/cc2WlsGf.s:1113   .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/cc2WlsGf.s:1144   .text.HAL_MPU_Disable:000000000000000c $d
     /tmp/cc2WlsGf.s:1149   .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/cc2WlsGf.s:1156   .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/cc2WlsGf.s:1245   .text.HAL_MPU_ConfigRegion:0000000000000050 $d

NO UNDEFINED SYMBOLS
