{"paperId": "0a3dd16af1e98459a854b309b33dda53b332e348", "publicationVenue": null, "title": "The Processing-in-Memory Paradigm: Mechanisms to Enable Adoption", "abstract": null, "venue": "Beyond-CMOS Technologies for Next Generation Computer Design", "year": 2018, "fieldsOfStudy": ["Computer Science"], "publicationTypes": null, "publicationDate": "2018-08-21", "journal": {"name": "Beyond-CMOS Technologies for Next Generation Computer Design"}, "authors": [{"authorId": "33801185", "name": "Saugata Ghose"}, {"authorId": "145115422", "name": "Kevin Hsieh"}, {"authorId": "2675748", "name": "Amirali Boroumand"}, {"authorId": "1999972", "name": "Rachata Ausavarungnirun"}, {"authorId": "145929920", "name": "O. Mutlu"}], "citations": [{"paperId": "cbb505aafe497d6d3da167c18e2984fc31edf61e", "title": "PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures"}, {"paperId": "a8dd9ca207477e704c1b6f026de3136d45e94f3e", "title": "DaPPA: A Data-Parallel Framework for Processing-in-Memory Architectures"}, {"paperId": "4e268759f57e64f59febafb0250071dee4a8cffe", "title": "Evaluating Homomorphic Operations on a Real-World Processing-In-Memory System"}, {"paperId": "03cc4c5afac8a0c311fdfa3ac0926a0d0e028bad", "title": "Invited: Accelerating Genome Analysis via Algorithm-Architecture Co-Design"}, {"paperId": "dda5728ddca81df3721744f1441ee8302c075456", "title": "Accelerating Neural Network Inference With Processing-in-DRAM: From the Edge to the Cloud"}, {"paperId": "7e3b8a70d72a0ba4c7f189991d912822a1f2959d", "title": "ProbGraph: High-Performance and High-Accuracy Graph Mining with Probabilistic Set Representations"}, {"paperId": "67b1e1eeb5d7af8ea7d880cd561b81d85d89144b", "title": "Heterogeneous Data-Centric Architectures for Modern Data-Intensive Applications: Case Studies in Machine Learning and Databases"}, {"paperId": "b83439573935033e7af5a8eb6a561e813e3b2839", "title": "Methodologies, Workloads, and Tools for Processing-in-Memory: Enabling the Adoption of Data-Centric Architectures"}, {"paperId": "8018a561d2ed821cfb4be7ce04993cabf9932c2f", "title": "Parallel and Distributed Graph Neural Networks: An In-Depth Concurrency Analysis"}, {"paperId": "1d5a2ced6de660d0d3ca6f037610676d1bfddb58", "title": "Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"}, {"paperId": "12aac691cfdcd8fae14bda71ca93076009101bab", "title": "SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM"}, {"paperId": "63a77243ccf7ae22fd545ebba64866e352782f50", "title": "SIMDRAM: a framework for bit-serial SIMD processing using DRAM"}, {"paperId": "f57c030777ae6722278ddc380314e241e84545eb", "title": "pLUTo: In-DRAM Lookup Tables to Enable Massively Parallel General-Purpose Computation"}, {"paperId": "7a210280d4775b1dfb36401a1007ac57602ab1e5", "title": "pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables"}, {"paperId": "5984a0b6957b0e9ed8b030c3784f3ec367fbfd8c", "title": "SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems"}, {"paperId": "7bb6015f45457fdbe3bb39e17dc9cb0786ecd688", "title": "A Modern Primer on Processing in Memory"}, {"paperId": "62252f36ba1445f666de2607d5543a606ecc6c7b", "title": "Performance Evaluation of RISC-Based Memory-Centric Processor Architecture"}, {"paperId": "ed283e07932bd8e40a9eb7a3c2b183f318445ac0", "title": "Processing-in-memory: A workload-driven perspective"}, {"paperId": "0a934d8cd093763be705346e1cabbdc22753704f", "title": "An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor"}, {"paperId": "49532cb16924c06454301f989e2c37c9accc6cd3", "title": "A Workload and Programming Ease Driven Perspective of Processing-in-Memory"}, {"paperId": "11bccab6a81b4e51a4f38f925fcbaa03ed33b641", "title": "NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning"}, {"paperId": "0ae04755143947de7618715c843744a82d75bc48", "title": "CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators"}, {"paperId": "066d4969831b1c568b893fab45775397fc9390d0", "title": "INVITED: Enabling Practical Processing in and near Memory for Data-Intensive Computing"}, {"paperId": "f835e54450463440d0f9e21b1c1874db086fc44c", "title": "RowHammer: A Retrospective"}, {"paperId": "4f17bd15a6f86730ac2207167ccf36ec9e6c2391", "title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation"}, {"paperId": "df63fdb20669a8b7d3ba7dafebf75b9a94d7ba46", "title": "Exploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism"}, {"paperId": "d79366509f04b9188837657d586fbf50b032dd22", "title": "Techniques for Shared Resource Management in Systems with Throughput Processors"}, {"paperId": "2604382f4a87b4b94fcac90ce33929c2d37e2104", "title": "Near-Memory/In-Memory Computing: Pillars and Ladders"}, {"paperId": "f4d9b035294ad74140306e0fe9559fd1833b4b41", "title": "Leveraging data-flow information for efficient scheduling of task-parallel programs on heterogeneous systems"}, {"paperId": "e7663a8d354145733e8dfd04e12254acd5680817", "title": "FPGA Implementation of RISC-based Memory-centric Processor Architecture"}, {"paperId": "1cd60c0215871be1de2147caf4f8f220d3467a67", "title": "Negative capacitance and hyperdimensional computing for unconventional low-power computing"}]}
