EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5550 1850 2550 2000
U 5F8992EF
F0 "MCU" 50
F1 "MCU.sch" 50
F2 "RMII_TXD1" B R 8100 2850 50 
F3 "RMII_TXD0" B R 8100 2950 50 
F4 "RMII_TXEN" B R 8100 3050 50 
F5 "RMII_RXD0" B R 8100 3150 50 
F6 "RMII_RXD1" B R 8100 3250 50 
F7 "RMII_CRS_DV" B R 8100 3350 50 
F8 "RMII_MDIO" B R 8100 3450 50 
F9 "RMII_MDC" B R 8100 3550 50 
F10 "REF_CLK" B R 8100 3750 50 
F11 "NRST" B R 8100 3650 50 
$EndSheet
$Sheet
S 8250 2750 1150 1100
U 5F8A7D7D
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "TX+" B R 9400 2850 50 
F3 "TX-" B R 9400 2950 50 
F4 "RX+" B R 9400 3050 50 
F5 "RX-" B R 9400 3150 50 
F6 "RMII_TXD1" B L 8250 2850 50 
F7 "RMII_TXD0" B L 8250 2950 50 
F8 "RMII_TXEN" B L 8250 3050 50 
F9 "RMII_RXD0" B L 8250 3150 50 
F10 "RMII_RXD1" B L 8250 3250 50 
F11 "RMII_CRS_DV" B L 8250 3350 50 
F12 "RMII_MDIO" B L 8250 3450 50 
F13 "RMII_MDC" B L 8250 3550 50 
F14 "NRST" B L 8250 3650 50 
F15 "REF_CLK" B L 8250 3750 50 
$EndSheet
$Sheet
S 9550 1000 1150 4800
U 5F8A7F80
F0 "Connector" 50
F1 "Connector.sch" 50
F2 "TX-" B L 9550 2950 50 
F3 "RX-" B L 9550 3150 50 
F4 "TX+" B L 9550 2850 50 
F5 "RX+" B L 9550 3050 50 
$EndSheet
$Sheet
S 8250 1850 1150 650 
U 5F8AA429
F0 "Trigger" 50
F1 "Trigger.sch" 50
F2 "EXT_TRIG" B R 9400 1950 50 
F3 "TRIG_EN" I L 8250 1950 50 
F4 "TRIG_OUT" I L 8250 2050 50 
F5 "TRIG_IN" O L 8250 2150 50 
$EndSheet
$Sheet
S 5550 4250 1850 1550
U 5F8E0409
F0 "Power Float" 50
F1 "Power_Float.sch" 50
$EndSheet
$Sheet
S 3400 1850 2000 2000
U 5F8B69E1
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "FPGA_IO4" B R 5400 2250 50 
F3 "FPGA_IO3" B R 5400 2150 50 
F4 "FPGA_UART_CTRL_TTL" B R 5400 3150 50 
F5 "FPGA_SPI_MOSI" I R 5400 2750 50 
F6 "FPGA_UART_RX_TTL" B R 5400 2950 50 
F7 "FPGA_SPI_MISO" O R 5400 2450 50 
F8 "FPGA_SPI_SCK" I R 5400 2550 50 
F9 "FPGA_SPI_NSS" I R 5400 2650 50 
F10 "FPGA_UART_TX_TTL" B R 5400 3050 50 
F11 "FPGA_IO2" B R 5400 2050 50 
F12 "FPGA_IO1" B R 5400 1950 50 
$EndSheet
Wire Wire Line
	8100 2850 8250 2850
Wire Wire Line
	8250 2950 8100 2950
Wire Wire Line
	8100 3050 8250 3050
Wire Wire Line
	8250 3150 8100 3150
Wire Wire Line
	8100 3250 8250 3250
Wire Wire Line
	8250 3350 8100 3350
Wire Wire Line
	8100 3450 8250 3450
Wire Wire Line
	8250 3550 8100 3550
Wire Wire Line
	8100 3650 8250 3650
Wire Wire Line
	8250 3750 8100 3750
$Sheet
S 7550 4250 1850 1550
U 5FC38B9C
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$EndSCHEMATC
