>>>>>> trout: automatic router for Sea-of-Gates           <<<<<<
>>>>>> (c) 1995 Patrick Groeneveld, Delft Univ. of Techn. <<<<<<
------ reading image description file '/data/public/common/software/nelsis/5.4.1.1/share/lib/celllibs/fishbone/image.seadif' ------
------ reading placement 'Tmp_Cell_(vga(vga(test)))' ------
------ building data structure  ------
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_0'
         (circell 'vga_sync') on layout cell 'vga_sync'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_0'
         (circell 'vga_field_check') on layout cell 'vga_field_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_0'
         (circell 'vga_np_check') on layout cell 'vga_np_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_0'
         (circell 'vga_score_check') on layout cell 'vga_score_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_1'
         (circell 'vga_field_check') on layout cell 'vga_field_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_1'
         (circell 'vga_np_check') on layout cell 'vga_np_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_1'
         (circell 'vga_score_check') on layout cell 'vga_score_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_2'
         (circell 'vga_field_check') on layout cell 'vga_field_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_2'
         (circell 'vga_np_check') on layout cell 'vga_np_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_2'
         (circell 'vga_score_check') on layout cell 'vga_score_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_3'
         (circell 'vga_field_check') on layout cell 'vga_field_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_3'
         (circell 'vga_np_check') on layout cell 'vga_np_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_y_in_9_0_3'
         (circell 'vga_score_check') on layout cell 'vga_score_check'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_x_in_7_0_0'
         (circell 'vga_sync') on layout cell 'vga_sync'.
WARNING/ERROR: cannot find equiv. layoutport of cirport 'pos_x_in_7_0_1'
         (circell 'vga_sync') on layout cell 'vga_sync'.
------ making grid  ------
------ routing started Thu Dec 12 15:17:47 2013
 79 nets have to be routed.
Routing net 'n1' (2/2): . OK!
Routing net 'data' (2/2): .b OK!
Routing net 'h_sync' (2/2): .b OK!
Routing net 'v_sync' (2/2): .b OK!
Routing net 'red' (2/2): .b OK!
Routing net 'green' (2/2): .b OK!
Routing net 'blue' (2/2): .b OK!
Routing net 'mem_addr_7_0_7' (2/2): .b OK!
Routing net 'mem_addr_7_0_6' (2/2): .b OK!
Routing net 'mem_addr_7_0_5' (2/2): .b OK!
Routing net 'mem_addr_7_0_4' (2/2): .b OK!
Routing net 'mem_addr_7_0_3' (2/2): .b OK!
Routing net 'mem_addr_7_0_2' (2/2): .b OK!
Routing net 'mem_addr_7_0_1' (2/2): .b OK!
Routing net 'mem_addr_7_0_0' (2/2): .b OK!
Routing net 'clk' (13/13): ............b OK!
Routing net 'n2' (2/2): . OK!
Routing net 'end_score_line' (2/2): . OK!
Routing net 'mem_addr_field_5_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_1_port' (2/2): . OK!
Routing net 'mem_addr_field_6_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_1_port' (2/2): . OK!
Routing net 'mem_addr_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_0_port' (2/2): . OK!
Routing net 'mem_addr_field_4_port' (2/2): . OK!
Routing net 'mem_addr_score_2_port' (2/2): . OK!
Routing net 'mem_addr_field_3_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_2_port' (2/2): . OK!
Routing net 'pos_y_0_port' (2/2): . OK!
Routing net 'mem_addr_np_3_port' (2/2): . OK!
Routing net 'end_field_line' (2/2): . OK!
Routing net 'mem_addr_score_4_port' (2/2): . OK!
Routing net 'mem_addr_field_1_port' (2/2): . OK!
Routing net 'mem_addr_score_1_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_3_port' (2/2): . OK!
Routing net 'mem_addr_field_7_port' (2/2): . OK!
Routing net 'mem_addr_score_0_port' (2/2): x FAILED
Routing net 'mem_addr_score_6_port' (2/2): . OK!
Routing net 'in_field' (3/3): .. OK!
Routing net 'mem_addr_np_4_port' (2/2): . OK!
Routing net 'pos_y_8_port' (6/6): ..... OK!
Routing net 'mem_addr_field_2_port' (2/2): x FAILED
Routing net 'mem_addr_score_7_port' (2/2): . OK!
Routing net 'pos_y_2_port' (3/3): .. OK!
Routing net 'pos_y_4_port' (6/6): ..... OK!
Routing net 'in_np' (4/4): ... OK!
Routing net 'mem_addr_score_3_port' (2/2): . OK!
Routing net 'mem_addr_np_5_port' (2/2): . OK!
Routing net 'pos_x_6_port' (6/6): ..... OK!
Routing net 'mem_addr_np_0_port' (2/2): x FAILED
Routing net 'mem_addr_score_5_port' (2/2): . OK!
Routing net 'pos_x_2_port' (6/6): ..... OK!
Routing net 'mem_addr_np_1_port' (2/2): . OK!
Routing net 'mem_addr_np_6_port' (2/2): . OK!
Routing net 'h_sync_buf' (2/2): . OK!
Routing net 'mem_addr_np_7_port' (2/2): . OK!
Routing net 'pos_y_3_port' (3/3): .. OK!
Routing net 'new_frame' (3/3): .. OK!
Routing net 'pos_y_7_port' (6/6): ..... OK!
Routing net 'end_np_line' (2/2): . OK!
Routing net 'new_line' (3/3): .. OK!
Routing net 'mem_addr_np_2_port' (2/2): . OK!
Routing net 'pos_y_6_port' (6/6): ..... OK!
Routing net 'pos_x_1_port' (5/5): .... OK!
Routing net 'in_score' (3/3): .. OK!
Routing net 'pos_y_1_port' (3/3): .. OK!
Routing net 'pos_x_4_port' (6/6): ..... OK!
Routing net 'pos_y_9_port' (6/6): ..... OK!
Routing net 'pos_x_3_port' (6/6): ..... OK!
Routing net 'v_sync_buf' (2/2): . OK!
Routing net 'pos_x_5_port' (6/6): ..... OK!
Routing net 'pos_y_5_port' (6/6): ..... OK!
Routing net 'pos_x_0_port' (5/5): .... OK!
Routing net 'pos_x_7_port' (6/6): ..... OK!
Routing net 'rst' (13/13): ............b OK!
Routing net 'end_frame' (4/4): ... OK!
Routing net 'vss' : ... (Power special)
Routing net 'vdd' : . (Power special)
----- Don't worry, I'm trying again -----
Routing net 'n1' (2/2): . OK!
Routing net 'mem_addr_score_0_port' (2/2): . OK!
Routing net 'mem_addr_7_0_0' (2/2): .b OK!
Routing net 'mem_addr_7_0_1' (2/2): .b OK!
Routing net 'mem_addr_7_0_2' (2/2): .b OK!
Routing net 'mem_addr_7_0_3' (2/2): .b OK!
Routing net 'mem_addr_7_0_4' (2/2): .b OK!
Routing net 'mem_addr_7_0_5' (2/2): .b OK!
Routing net 'mem_addr_7_0_6' (2/2): .b OK!
Routing net 'mem_addr_7_0_7' (2/2): .b OK!
Routing net 'blue' (2/2): .b OK!
Routing net 'green' (2/2): .b OK!
Routing net 'red' (2/2): .b OK!
Routing net 'v_sync' (2/2): .b OK!
Routing net 'h_sync' (2/2): .b OK!
Routing net 'data' (2/2): .b OK!
Routing net 'mem_addr_field_2_port' (2/2): . OK!
Routing net 'mem_addr_np_0_port' (2/2): . OK!
Routing net 'clk' (13/13): ............b OK!
Routing net 'end_score_line' (2/2): . OK!
Routing net 'n2' (2/2): . OK!
Routing net 'mem_addr_field_5_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_1_port' (2/2): . OK!
Routing net 'mem_addr_field_6_port' (2/2): . OK!
Routing net 'mem_addr_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_1_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_0_port' (2/2): . OK!
Routing net 'mem_addr_field_4_port' (2/2): . OK!
Routing net 'mem_addr_score_2_port' (2/2): . OK!
Routing net 'mem_addr_field_3_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_2_port' (2/2): . OK!
Routing net 'mem_addr_np_3_port' (2/2): . OK!
Routing net 'pos_y_0_port' (2/2): . OK!
Routing net 'end_field_line' (2/2): . OK!
Routing net 'mem_addr_score_4_port' (2/2): . OK!
Routing net 'mem_addr_field_1_port' (2/2): . OK!
Routing net 'mem_addr_score_1_port' (2/2): . OK!
Routing net 'mem_addr_field_7_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_3_port' (2/2): . OK!
Routing net 'mem_addr_score_6_port' (2/2): . OK!
Routing net 'in_field' (3/3): .. OK!
Routing net 'mem_addr_np_4_port' (2/2): . OK!
Routing net 'pos_y_8_port' (6/6): ..... OK!
Routing net 'mem_addr_score_7_port' (2/2): . OK!
Routing net 'pos_y_2_port' (3/3): .. OK!
Routing net 'pos_y_4_port' (6/6): ..... OK!
Routing net 'mem_addr_score_3_port' (2/2): x FAILED
Routing net 'in_np' (4/4): ... OK!
Routing net 'mem_addr_np_5_port' (2/2): . OK!
Routing net 'pos_x_6_port' (6/6): ..... OK!
Routing net 'mem_addr_score_5_port' (2/2): . OK!
Routing net 'pos_x_2_port' (6/6): ..... OK!
Routing net 'mem_addr_np_1_port' (2/2): . OK!
Routing net 'mem_addr_np_6_port' (2/2): . OK!
Routing net 'mem_addr_np_7_port' (2/2): . OK!
Routing net 'h_sync_buf' (2/2): . OK!
Routing net 'pos_y_3_port' (3/3): .. OK!
Routing net 'new_frame' (3/3): .. OK!
Routing net 'pos_y_7_port' (6/6): ..... OK!
Routing net 'end_np_line' (2/2): . OK!
Routing net 'mem_addr_np_2_port' (2/2): . OK!
Routing net 'new_line' (3/3): .. OK!
Routing net 'pos_y_6_port' (6/6): ..... OK!
Routing net 'pos_x_1_port' (5/5): .... OK!
Routing net 'in_score' (3/3): .. OK!
Routing net 'pos_y_1_port' (3/3): .. OK!
Routing net 'pos_x_4_port' (6/6): ..... OK!
Routing net 'pos_y_9_port' (6/6): ..x.. FAILED
Routing net 'pos_x_3_port' (6/6): ..... OK!
Routing net 'v_sync_buf' (2/2): . OK!
Routing net 'pos_x_5_port' (6/6): ..... OK!
Routing net 'pos_y_5_port' (6/6): ..... OK!
Routing net 'pos_x_0_port' (5/5): xxxxR> FAILED
Routing net 'pos_x_7_port' (6/6): ..... OK!
Routing net 'rst' (13/13): ............b OK!
Routing net 'end_frame' (4/4): ... OK!
Routing net 'vss' : ... (Power special)
Routing net 'vdd' : . (Power special)
----- Don't worry, I'm trying again -----
Routing net 'n1' (2/2): . OK!
Routing net 'mem_addr_score_0_port' (2/2): . OK!
Routing net 'data' (2/2): .b OK!
Routing net 'h_sync' (2/2): .b OK!
Routing net 'v_sync' (2/2): .b OK!
Routing net 'red' (2/2): .b OK!
Routing net 'green' (2/2): .b OK!
Routing net 'blue' (2/2): .b OK!
Routing net 'mem_addr_7_0_7' (2/2): .b OK!
Routing net 'mem_addr_7_0_6' (2/2): .b OK!
Routing net 'mem_addr_7_0_5' (2/2): .b OK!
Routing net 'mem_addr_7_0_4' (2/2): .b OK!
Routing net 'mem_addr_7_0_3' (2/2): .b OK!
Routing net 'mem_addr_7_0_2' (2/2): .b OK!
Routing net 'mem_addr_7_0_1' (2/2): .b OK!
Routing net 'mem_addr_7_0_0' (2/2): .b OK!
Routing net 'mem_addr_field_2_port' (2/2): . OK!
Routing net 'mem_addr_score_3_port' (2/2): . OK!
Routing net 'mem_addr_np_0_port' (2/2): x FAILED
Routing net 'pos_y_9_port' (6/6): ..... OK!
Routing net 'pos_x_0_port' (5/5): .... OK!
Routing net 'clk' (13/13): ............b OK!
Routing net 'n2' (2/2): . OK!
Routing net 'end_score_line' (2/2): . OK!
Routing net 'mem_addr_field_5_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_1_port' (2/2): . OK!
Routing net 'mem_addr_field_6_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_1_port' (2/2): . OK!
Routing net 'mem_addr_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_0_port' (2/2): . OK!
Routing net 'mem_addr_field_4_port' (2/2): . OK!
Routing net 'mem_addr_score_2_port' (2/2): . OK!
Routing net 'mem_addr_field_3_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_2_port' (2/2): . OK!
Routing net 'pos_y_0_port' (2/2): . OK!
Routing net 'mem_addr_np_3_port' (2/2): . OK!
Routing net 'end_field_line' (2/2): . OK!
Routing net 'mem_addr_score_4_port' (2/2): . OK!
Routing net 'mem_addr_field_1_port' (2/2): . OK!
Routing net 'mem_addr_score_1_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_3_port' (2/2): . OK!
Routing net 'mem_addr_field_7_port' (2/2): . OK!
Routing net 'mem_addr_score_6_port' (2/2): . OK!
Routing net 'in_field' (3/3): .. OK!
Routing net 'mem_addr_np_4_port' (2/2): . OK!
Routing net 'pos_y_8_port' (6/6): ..... OK!
Routing net 'mem_addr_score_7_port' (2/2): . OK!
Routing net 'pos_y_2_port' (3/3): .. OK!
Routing net 'pos_y_4_port' (6/6): ..... OK!
Routing net 'in_np' (4/4): ... OK!
Routing net 'mem_addr_np_5_port' (2/2): . OK!
Routing net 'pos_x_6_port' (6/6): ..... OK!
Routing net 'mem_addr_score_5_port' (2/2): . OK!
Routing net 'pos_x_2_port' (6/6): ..... OK!
Routing net 'mem_addr_np_1_port' (2/2): x FAILED
Routing net 'mem_addr_np_6_port' (2/2): . OK!
Routing net 'h_sync_buf' (2/2): . OK!
Routing net 'mem_addr_np_7_port' (2/2): . OK!
Routing net 'pos_y_3_port' (3/3): .. OK!
Routing net 'new_frame' (3/3): .. OK!
Routing net 'pos_y_7_port' (6/6): ..... OK!
Routing net 'end_np_line' (2/2): . OK!
Routing net 'new_line' (3/3): .. OK!
Routing net 'mem_addr_np_2_port' (2/2): . OK!
Routing net 'pos_y_6_port' (6/6): ..... OK!
Routing net 'pos_x_1_port' (5/5): .... OK!
Routing net 'in_score' (3/3): .. OK!
Routing net 'pos_y_1_port' (3/3): .. OK!
Routing net 'pos_x_4_port' (6/6): ..... OK!
Routing net 'pos_x_3_port' (6/6): ..... OK!
Routing net 'v_sync_buf' (2/2): . OK!
Routing net 'pos_x_5_port' (6/6): ..... OK!
Routing net 'pos_y_5_port' (6/6): ..... OK!
Routing net 'pos_x_7_port' (6/6): ..... OK!
Routing net 'rst' (13/13): ............b OK!
Routing net 'end_frame' (4/4): ... OK!
Routing net 'vss' : ... (Power special)
Routing net 'vdd' : . (Power special)
----- Don't worry, I'm trying again -----
Routing net 'n1' (2/2): . OK!
Routing net 'mem_addr_np_0_port' (2/2): . OK!
Routing net 'mem_addr_score_0_port' (2/2): . OK!
Routing net 'mem_addr_7_0_0' (2/2): .b OK!
Routing net 'mem_addr_7_0_1' (2/2): .b OK!
Routing net 'mem_addr_7_0_2' (2/2): .b OK!
Routing net 'mem_addr_7_0_3' (2/2): .b OK!
Routing net 'mem_addr_7_0_4' (2/2): .b OK!
Routing net 'mem_addr_7_0_5' (2/2): .b OK!
Routing net 'mem_addr_7_0_6' (2/2): .b OK!
Routing net 'mem_addr_7_0_7' (2/2): .b OK!
Routing net 'blue' (2/2): .b OK!
Routing net 'green' (2/2): .b OK!
Routing net 'red' (2/2): .b OK!
Routing net 'v_sync' (2/2): .b OK!
Routing net 'h_sync' (2/2): .b OK!
Routing net 'data' (2/2): .b OK!
Routing net 'mem_addr_field_2_port' (2/2): . OK!
Routing net 'mem_addr_score_3_port' (2/2): . OK!
Routing net 'mem_addr_np_1_port' (2/2): . OK!
Routing net 'pos_y_9_port' (6/6): ..... OK!
Routing net 'pos_x_0_port' (5/5): .... OK!
Routing net 'clk' (13/13): ............b OK!
Routing net 'end_score_line' (2/2): . OK!
Routing net 'n2' (2/2): . OK!
Routing net 'mem_addr_field_5_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_1_port' (2/2): . OK!
Routing net 'mem_addr_field_6_port' (2/2): . OK!
Routing net 'mem_addr_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_1_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_0_port' (2/2): . OK!
Routing net 'mem_addr_field_4_port' (2/2): . OK!
Routing net 'mem_addr_score_2_port' (2/2): . OK!
Routing net 'mem_addr_field_3_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_2_port' (2/2): . OK!
Routing net 'mem_addr_np_3_port' (2/2): x FAILED
Routing net 'pos_y_0_port' (2/2): . OK!
Routing net 'end_field_line' (2/2): . OK!
Routing net 'mem_addr_score_4_port' (2/2): . OK!
Routing net 'mem_addr_field_1_port' (2/2): . OK!
Routing net 'mem_addr_score_1_port' (2/2): . OK!
Routing net 'mem_addr_field_7_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_3_port' (2/2): . OK!
Routing net 'mem_addr_score_6_port' (2/2): . OK!
Routing net 'in_field' (3/3): .. OK!
Routing net 'mem_addr_np_4_port' (2/2): . OK!
Routing net 'pos_y_8_port' (6/6): ..... OK!
Routing net 'mem_addr_score_7_port' (2/2): . OK!
Routing net 'pos_y_2_port' (3/3): .. OK!
Routing net 'pos_y_4_port' (6/6): ..... OK!
Routing net 'in_np' (4/4): ... OK!
Routing net 'mem_addr_np_5_port' (2/2): . OK!
Routing net 'pos_x_6_port' (6/6): ..... OK!
Routing net 'mem_addr_score_5_port' (2/2): . OK!
Routing net 'pos_x_2_port' (6/6): ..... OK!
Routing net 'mem_addr_np_6_port' (2/2): . OK!
Routing net 'mem_addr_np_7_port' (2/2): . OK!
Routing net 'h_sync_buf' (2/2): . OK!
Routing net 'pos_y_3_port' (3/3): .. OK!
Routing net 'new_frame' (3/3): .. OK!
Routing net 'pos_y_7_port' (6/6): ..... OK!
Routing net 'end_np_line' (2/2): . OK!
Routing net 'mem_addr_np_2_port' (2/2): . OK!
Routing net 'new_line' (3/3): .. OK!
Routing net 'pos_y_6_port' (6/6): ..... OK!
Routing net 'pos_x_1_port' (5/5): .... OK!
Routing net 'in_score' (3/3): .. OK!
Routing net 'pos_y_1_port' (3/3): .. OK!
Routing net 'pos_x_4_port' (6/6): ..... OK!
Routing net 'pos_x_3_port' (6/6): ..... OK!
Routing net 'v_sync_buf' (2/2): . OK!
Routing net 'pos_x_5_port' (6/6): ..... OK!
Routing net 'pos_y_5_port' (6/6): ..... OK!
Routing net 'pos_x_7_port' (6/6): ..... OK!
Routing net 'rst' (13/13): ............b OK!
Routing net 'end_frame' (4/4): ... OK!
Routing net 'vss' : ... (Power special)
Routing net 'vdd' : . (Power special)
----- Don't worry, I'm trying again -----
Routing net 'n1' (2/2): . OK!
Routing net 'mem_addr_np_0_port' (2/2): . OK!
Routing net 'mem_addr_np_3_port' (2/2): . OK!
Routing net 'mem_addr_score_0_port' (2/2): . OK!
Routing net 'data' (2/2): .b OK!
Routing net 'h_sync' (2/2): .b OK!
Routing net 'v_sync' (2/2): .b OK!
Routing net 'red' (2/2): .b OK!
Routing net 'green' (2/2): .b OK!
Routing net 'blue' (2/2): .b OK!
Routing net 'mem_addr_7_0_7' (2/2): .b OK!
Routing net 'mem_addr_7_0_6' (2/2): .b OK!
Routing net 'mem_addr_7_0_5' (2/2): .b OK!
Routing net 'mem_addr_7_0_4' (2/2): .b OK!
Routing net 'mem_addr_7_0_3' (2/2): .b OK!
Routing net 'mem_addr_7_0_2' (2/2): .b OK!
Routing net 'mem_addr_7_0_1' (2/2): .b OK!
Routing net 'mem_addr_7_0_0' (2/2): .b OK!
Routing net 'mem_addr_field_2_port' (2/2): . OK!
Routing net 'mem_addr_score_3_port' (2/2): . OK!
Routing net 'mem_addr_np_1_port' (2/2): . OK!
Routing net 'pos_y_9_port' (6/6): ..... OK!
Routing net 'pos_x_0_port' (5/5): .... OK!
Routing net 'clk' (13/13): ............b OK!
Routing net 'n2' (2/2): . OK!
Routing net 'end_score_line' (2/2): . OK!
Routing net 'mem_addr_field_5_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_1_port' (2/2): . OK!
Routing net 'mem_addr_field_6_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_1_port' (2/2): . OK!
Routing net 'mem_addr_field_0_port' (2/2): . OK!
Routing net 'mem_addr_reset_np_0_port' (2/2): . OK!
Routing net 'mem_addr_field_4_port' (2/2): . OK!
Routing net 'mem_addr_score_2_port' (2/2): . OK!
Routing net 'mem_addr_field_3_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_2_port' (2/2): . OK!
Routing net 'pos_y_0_port' (2/2): . OK!
Routing net 'end_field_line' (2/2): . OK!
Routing net 'mem_addr_score_4_port' (2/2): . OK!
Routing net 'mem_addr_field_1_port' (2/2): . OK!
Routing net 'mem_addr_score_1_port' (2/2): . OK!
Routing net 'mem_addr_reset_field_3_port' (2/2): . OK!
Routing net 'mem_addr_field_7_port' (2/2): . OK!
Routing net 'mem_addr_score_6_port' (2/2): . OK!
Routing net 'in_field' (3/3): .. OK!
Routing net 'mem_addr_np_4_port' (2/2): . OK!
Routing net 'pos_y_8_port' (6/6): ..... OK!
Routing net 'mem_addr_score_7_port' (2/2): . OK!
Routing net 'pos_y_2_port' (3/3): .. OK!
Routing net 'pos_y_4_port' (6/6): ..... OK!
Routing net 'in_np' (4/4): ... OK!
Routing net 'mem_addr_np_5_port' (2/2): . OK!
Routing net 'pos_x_6_port' (6/6): ..... OK!
Routing net 'mem_addr_score_5_port' (2/2): . OK!
Routing net 'pos_x_2_port' (6/6): ..... OK!
Routing net 'mem_addr_np_6_port' (2/2): . OK!
Routing net 'h_sync_buf' (2/2): . OK!
Routing net 'mem_addr_np_7_port' (2/2): . OK!
Routing net 'pos_y_3_port' (3/3): .. OK!
Routing net 'new_frame' (3/3): .. OK!
Routing net 'pos_y_7_port' (6/6): ..... OK!
Routing net 'end_np_line' (2/2): . OK!
Routing net 'new_line' (3/3): .. OK!
Routing net 'mem_addr_np_2_port' (2/2): . OK!
Routing net 'pos_y_6_port' (6/6): ..... OK!
Routing net 'pos_x_1_port' (5/5): .... OK!
Routing net 'in_score' (3/3): .. OK!
Routing net 'pos_y_1_port' (3/3): .. OK!
Routing net 'pos_x_4_port' (6/6): ..... OK!
Routing net 'pos_x_3_port' (6/6): ..... OK!
Routing net 'v_sync_buf' (2/2): . OK!
Routing net 'pos_x_5_port' (6/6): ..... OK!
Routing net 'pos_y_5_port' (6/6): ..... OK!
Routing net 'pos_x_7_port' (6/6): ..... OK!
Routing net 'rst' (13/13): ............b OK!
Routing net 'end_frame' (4/4): ... OK!
Routing net 'vss' : ... (Power special)
Routing net 'vdd' : . (Power special)
READY
----- Some interesting statistics ------
Total number of nets:                 79 (100% completion)
Total length of routed wires:         16220 grids = 142.736 mm
No. of transistors (total / used):    11648/6812 = 58.48 %
No. of poly feeds used by router:     1
CPU-time consumption:                 1.97 sec.
Elapsed time during routing:          2.32 sec. (100.00 % of cpu)
------ Verifying Connectivity ------
WARNING: 2 short-circuit(s) were detected among the 79 nets.
------ Writing 'Tmp_Cell_(vga(vga(test)))' ------
------ Trout: task completed on Thu Dec 12 15:17:49 2013
 