cd D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/math/series/msim

do D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/math/series/msim/macros/design.do
do D:/GitHub/code/Advanced/MPSoC-FinTech/sim/vhdl/validation/baremetal/math/series/msim/macros/verification.do