<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1182" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1182{left:681px;bottom:68px;letter-spacing:0.11px;}
#t2_1182{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1182{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1182{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1182{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_1182{left:359px;bottom:886px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1182{left:69px;bottom:800px;letter-spacing:0.13px;}
#t8_1182{left:69px;bottom:778px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#t9_1182{left:69px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#ta_1182{left:537px;bottom:767px;}
#tb_1182{left:552px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tc_1182{left:69px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_1182{left:69px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_1182{left:69px;bottom:703px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tf_1182{left:69px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_1182{left:69px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#th_1182{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1182{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1182{left:69px;bottom:594px;}
#tk_1182{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_1182{left:69px;bottom:571px;}
#tm_1182{left:95px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_1182{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1182{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tp_1182{left:69px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tq_1182{left:69px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_1182{left:69px;bottom:449px;letter-spacing:0.13px;}
#ts_1182{left:69px;bottom:426px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_1182{left:69px;bottom:389px;letter-spacing:0.13px;}
#tu_1182{left:91px;bottom:389px;letter-spacing:0.2px;}
#tv_1182{left:112px;bottom:389px;letter-spacing:0.12px;word-spacing:0.02px;}
#tw_1182{left:69px;bottom:367px;letter-spacing:-0.12px;}
#tx_1182{left:69px;bottom:330px;letter-spacing:0.13px;word-spacing:0.03px;}
#ty_1182{left:69px;bottom:307px;letter-spacing:-0.16px;}
#tz_1182{left:69px;bottom:270px;letter-spacing:0.13px;word-spacing:0.02px;}
#t10_1182{left:69px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_1182{left:69px;bottom:228px;letter-spacing:-0.19px;}
#t12_1182{left:210px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_1182{left:69px;bottom:206px;letter-spacing:-0.22px;}
#t14_1182{left:210px;bottom:206px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t15_1182{left:294px;bottom:206px;}
#t16_1182{left:310px;bottom:206px;letter-spacing:-0.19px;}
#t17_1182{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t18_1182{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1182{left:395px;bottom:1065px;letter-spacing:-0.09px;}
#t1a_1182{left:395px;bottom:1050px;letter-spacing:-0.18px;}
#t1b_1182{left:433px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_1182{left:433px;bottom:1050px;letter-spacing:-0.18px;}
#t1d_1182{left:506px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_1182{left:506px;bottom:1050px;letter-spacing:-0.12px;}
#t1f_1182{left:506px;bottom:1034px;letter-spacing:-0.12px;}
#t1g_1182{left:578px;bottom:1065px;letter-spacing:-0.13px;}
#t1h_1182{left:74px;bottom:1011px;letter-spacing:-0.13px;}
#t1i_1182{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_1182{left:395px;bottom:1011px;}
#t1k_1182{left:433px;bottom:1011px;letter-spacing:-0.16px;}
#t1l_1182{left:506px;bottom:1011px;letter-spacing:-0.15px;}
#t1m_1182{left:578px;bottom:1011px;letter-spacing:-0.13px;}
#t1n_1182{left:74px;bottom:967px;letter-spacing:-0.12px;}
#t1o_1182{left:74px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1p_1182{left:395px;bottom:967px;}
#t1q_1182{left:433px;bottom:967px;letter-spacing:-0.17px;}
#t1r_1182{left:506px;bottom:967px;letter-spacing:-0.15px;}
#t1s_1182{left:578px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1182{left:87px;bottom:865px;letter-spacing:-0.14px;}
#t1u_1182{left:195px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1v_1182{left:370px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1w_1182{left:547px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1x_1182{left:727px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1y_1182{left:100px;bottom:840px;}
#t1z_1182{left:186px;bottom:840px;letter-spacing:-0.12px;}
#t20_1182{left:391px;bottom:840px;letter-spacing:-0.13px;}
#t21_1182{left:568px;bottom:840px;letter-spacing:-0.17px;}
#t22_1182{left:748px;bottom:840px;letter-spacing:-0.17px;}

.s1_1182{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1182{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1182{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1182{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1182{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1182{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1182{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_1182{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1182{font-size:15px;font-family:Symbol_b5z;color:#0860A8;}
.sa_1182{font-size:14px;font-family:Verdana_b66;color:#000;}
.sb_1182{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1182" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

@font-face {
	font-family: Verdana_b66;
	src: url("fonts/Verdana_b66.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1182Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1182" style="-webkit-user-select: none;"><object width="935" height="1210" data="1182/1182.svg" type="image/svg+xml" id="pdf1182" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1182" class="t s1_1182">LDMXCSR—Load MXCSR Register </span>
<span id="t2_1182" class="t s2_1182">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1182" class="t s1_1182">3-586 </span><span id="t4_1182" class="t s1_1182">Vol. 2A </span>
<span id="t5_1182" class="t s3_1182">LDMXCSR—Load MXCSR Register </span>
<span id="t6_1182" class="t s4_1182">Instruction Operand Encoding </span>
<span id="t7_1182" class="t s4_1182">Description </span>
<span id="t8_1182" class="t s5_1182">Loads the source operand into the MXCSR control/status register. The source operand is a 32-bit memory location. </span>
<span id="t9_1182" class="t s5_1182">See “MXCSR Control and Status Register” in Chapter 10, of the Intel </span>
<span id="ta_1182" class="t s6_1182">® </span>
<span id="tb_1182" class="t s5_1182">64 and IA-32 Architectures Software Devel- </span>
<span id="tc_1182" class="t s5_1182">oper’s Manual, Volume 1, for a description of the MXCSR register and its contents. </span>
<span id="td_1182" class="t s5_1182">The LDMXCSR instruction is typically used in conjunction with the (V)STMXCSR instruction, which stores the </span>
<span id="te_1182" class="t s5_1182">contents of the MXCSR register in memory. </span>
<span id="tf_1182" class="t s5_1182">The default MXCSR value at reset is 1F80H. </span>
<span id="tg_1182" class="t s5_1182">If a (V)LDMXCSR instruction clears a SIMD floating-point exception mask bit and sets the corresponding exception </span>
<span id="th_1182" class="t s5_1182">flag bit, a SIMD floating-point exception will not be immediately generated. The exception will be generated only </span>
<span id="ti_1182" class="t s5_1182">upon the execution of the next instruction that meets both conditions below: </span>
<span id="tj_1182" class="t s7_1182">• </span><span id="tk_1182" class="t s5_1182">the instruction must operate on an XMM or YMM register operand, </span>
<span id="tl_1182" class="t s7_1182">• </span><span id="tm_1182" class="t s5_1182">the instruction causes that particular SIMD floating-point exception to be reported. </span>
<span id="tn_1182" class="t s5_1182">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="to_1182" class="t s5_1182">If VLDMXCSR is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an </span>
<span id="tp_1182" class="t s5_1182">#UD exception. </span>
<span id="tq_1182" class="t s5_1182">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tr_1182" class="t s4_1182">Operation </span>
<span id="ts_1182" class="t s8_1182">MXCSR := m32; </span>
<span id="tt_1182" class="t s4_1182">C/C</span><span id="tu_1182" class="t s9_1182">++ </span><span id="tv_1182" class="t s4_1182">Compiler Intrinsic Equivalent </span>
<span id="tw_1182" class="t s8_1182">_mm_setcsr(unsigned int i) </span>
<span id="tx_1182" class="t s4_1182">Numeric Exceptions </span>
<span id="ty_1182" class="t s5_1182">None. </span>
<span id="tz_1182" class="t s4_1182">Other Exceptions </span>
<span id="t10_1182" class="t s5_1182">See Table 2-22, “Type 5 Class Exception Conditions,” additionally: </span>
<span id="t11_1182" class="t s5_1182">#GP </span><span id="t12_1182" class="t s5_1182">For an attempt to set reserved bits in MXCSR. </span>
<span id="t13_1182" class="t s5_1182">#UD </span><span id="t14_1182" class="t s5_1182">If VEX.vvvv </span><span id="t15_1182" class="t sa_1182">≠ </span><span id="t16_1182" class="t s5_1182">1111B. </span>
<span id="t17_1182" class="t sb_1182">Opcode/ </span>
<span id="t18_1182" class="t sb_1182">Instruction </span>
<span id="t19_1182" class="t sb_1182">Op/ </span>
<span id="t1a_1182" class="t sb_1182">En </span>
<span id="t1b_1182" class="t sb_1182">64/32-bit </span>
<span id="t1c_1182" class="t sb_1182">Mode </span>
<span id="t1d_1182" class="t sb_1182">CPUID </span>
<span id="t1e_1182" class="t sb_1182">Feature </span>
<span id="t1f_1182" class="t sb_1182">Flag </span>
<span id="t1g_1182" class="t sb_1182">Description </span>
<span id="t1h_1182" class="t s8_1182">NP 0F AE /2 </span>
<span id="t1i_1182" class="t s8_1182">LDMXCSR m32 </span>
<span id="t1j_1182" class="t s8_1182">M </span><span id="t1k_1182" class="t s8_1182">V/V </span><span id="t1l_1182" class="t s8_1182">SSE </span><span id="t1m_1182" class="t s8_1182">Load MXCSR register from m32. </span>
<span id="t1n_1182" class="t s8_1182">VEX.LZ.0F.WIG AE /2 </span>
<span id="t1o_1182" class="t s8_1182">VLDMXCSR m32 </span>
<span id="t1p_1182" class="t s8_1182">M </span><span id="t1q_1182" class="t s8_1182">V/V </span><span id="t1r_1182" class="t s8_1182">AVX </span><span id="t1s_1182" class="t s8_1182">Load MXCSR register from m32. </span>
<span id="t1t_1182" class="t sb_1182">Op/En </span><span id="t1u_1182" class="t sb_1182">Operand 1 </span><span id="t1v_1182" class="t sb_1182">Operand 2 </span><span id="t1w_1182" class="t sb_1182">Operand 3 </span><span id="t1x_1182" class="t sb_1182">Operand 4 </span>
<span id="t1y_1182" class="t s8_1182">M </span><span id="t1z_1182" class="t s8_1182">ModRM:r/m (r) </span><span id="t20_1182" class="t s8_1182">N/A </span><span id="t21_1182" class="t s8_1182">N/A </span><span id="t22_1182" class="t s8_1182">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
