#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1752ed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1761a30 .scope module, "tb" "tb" 3 106;
 .timescale -12 -12;
L_0x1750e50 .functor NOT 1, L_0x17ac9e0, C4<0>, C4<0>, C4<0>;
L_0x17512f0 .functor XOR 1, L_0x17ac650, L_0x17ac780, C4<0>, C4<0>;
L_0x1751a30 .functor XOR 1, L_0x17512f0, L_0x17ac870, C4<0>, C4<0>;
v0x179b100_0 .net *"_ivl_10", 0 0, L_0x17ac870;  1 drivers
v0x179b200_0 .net *"_ivl_12", 0 0, L_0x1751a30;  1 drivers
v0x179b2e0_0 .net *"_ivl_2", 0 0, L_0x17ac5b0;  1 drivers
v0x179b3a0_0 .net *"_ivl_4", 0 0, L_0x17ac650;  1 drivers
v0x179b480_0 .net *"_ivl_6", 0 0, L_0x17ac780;  1 drivers
v0x179b5b0_0 .net *"_ivl_8", 0 0, L_0x17512f0;  1 drivers
v0x179b690_0 .net "areset", 0 0, L_0x1751090;  1 drivers
v0x179b730_0 .var "clk", 0 0;
v0x179b7d0_0 .net "j", 0 0, v0x1799c30_0;  1 drivers
v0x179b900_0 .net "k", 0 0, v0x1799d00_0;  1 drivers
v0x179b9a0_0 .net "out_dut", 0 0, L_0x17ac3d0;  1 drivers
v0x179ba40_0 .net "out_ref", 0 0, L_0x17ac0a0;  1 drivers
v0x179bae0_0 .var/2u "stats1", 159 0;
v0x179bb80_0 .var/2u "strobe", 0 0;
v0x179bc40_0 .net "tb_match", 0 0, L_0x17ac9e0;  1 drivers
v0x179bce0_0 .net "tb_mismatch", 0 0, L_0x1750e50;  1 drivers
v0x179bd80_0 .net "wavedrom_enable", 0 0, v0x1799f30_0;  1 drivers
v0x179be20_0 .net "wavedrom_title", 511 0, v0x1799fd0_0;  1 drivers
L_0x17ac5b0 .concat [ 1 0 0 0], L_0x17ac0a0;
L_0x17ac650 .concat [ 1 0 0 0], L_0x17ac0a0;
L_0x17ac780 .concat [ 1 0 0 0], L_0x17ac3d0;
L_0x17ac870 .concat [ 1 0 0 0], L_0x17ac0a0;
L_0x17ac9e0 .cmp/eeq 1, L_0x17ac5b0, L_0x1751a30;
S_0x1761bc0 .scope module, "good1" "reference_module" 3 149, 3 4 0, S_0x1761a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
P_0x17754a0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x17754e0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
v0x1754920_0 .net *"_ivl_0", 31 0, L_0x179bf10;  1 drivers
L_0x7feda987e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1754d90_0 .net *"_ivl_3", 30 0, L_0x7feda987e018;  1 drivers
L_0x7feda987e060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1750ec0_0 .net/2u *"_ivl_4", 31 0, L_0x7feda987e060;  1 drivers
v0x1751100_0 .net "areset", 0 0, L_0x1751090;  alias, 1 drivers
v0x17513c0_0 .net "clk", 0 0, v0x179b730_0;  1 drivers
v0x1751b80_0 .net "j", 0 0, v0x1799c30_0;  alias, 1 drivers
v0x1752040_0 .net "k", 0 0, v0x1799d00_0;  alias, 1 drivers
v0x17986d0_0 .var "next", 0 0;
v0x1798790_0 .net "out", 0 0, L_0x17ac0a0;  alias, 1 drivers
v0x1798850_0 .var "state", 0 0;
E_0x175fdd0 .event posedge, v0x1751100_0, v0x17513c0_0;
E_0x175f6c0 .event anyedge, v0x1798850_0, v0x1751b80_0, v0x1752040_0;
L_0x179bf10 .concat [ 1 31 0 0], v0x1798850_0, L_0x7feda987e018;
L_0x17ac0a0 .cmp/eq 32, L_0x179bf10, L_0x7feda987e060;
S_0x17989b0 .scope module, "stim1" "stimulus_gen" 3 143, 3 33 0, S_0x1761a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "areset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x1751090 .functor BUFZ 1, v0x1799df0_0, C4<0>, C4<0>, C4<0>;
v0x1799970_0 .net "areset", 0 0, L_0x1751090;  alias, 1 drivers
v0x1799a60_0 .net "clk", 0 0, v0x179b730_0;  alias, 1 drivers
v0x1799b30_0 .var "d", 23 0;
v0x1799c30_0 .var "j", 0 0;
v0x1799d00_0 .var "k", 0 0;
v0x1799df0_0 .var "reset", 0 0;
v0x1799e90_0 .net "tb_match", 0 0, L_0x17ac9e0;  alias, 1 drivers
v0x1799f30_0 .var "wavedrom_enable", 0 0;
v0x1799fd0_0 .var "wavedrom_title", 511 0;
E_0x17489f0/0 .event negedge, v0x17513c0_0;
E_0x17489f0/1 .event posedge, v0x17513c0_0;
E_0x17489f0 .event/or E_0x17489f0/0, E_0x17489f0/1;
S_0x1798c70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 93, 3 93 0, S_0x17989b0;
 .timescale -12 -12;
v0x1798eb0_0 .var/2s "i", 31 0;
E_0x177a720 .event posedge, v0x17513c0_0;
S_0x1798fb0 .scope task, "reset_test" "reset_test" 3 44, 3 44 0, S_0x17989b0;
 .timescale -12 -12;
v0x17991d0_0 .var/2u "arfail", 0 0;
v0x17992b0_0 .var "async", 0 0;
v0x1799370_0 .var/2u "datafail", 0 0;
v0x1799410_0 .var/2u "srfail", 0 0;
E_0x177aa40 .event negedge, v0x17513c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x177a720;
    %wait E_0x177a720;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1799df0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x177a720;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x177aa40;
    %load/vec4 v0x1799e90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1799370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1799df0_0, 0;
    %wait E_0x177a720;
    %load/vec4 v0x1799e90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17991d0_0, 0, 1;
    %wait E_0x177a720;
    %load/vec4 v0x1799e90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1799410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1799df0_0, 0;
    %load/vec4 v0x1799410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 58 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x17991d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x17992b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1799370_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x17992b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 60 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x17994d0 .scope task, "wavedrom_start" "wavedrom_start" 3 71, 3 71 0, S_0x17989b0;
 .timescale -12 -12;
v0x17996b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1799790 .scope task, "wavedrom_stop" "wavedrom_stop" 3 74, 3 74 0, S_0x17989b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x179a240 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0x1761a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "areset";
    .port_info 4 /OUTPUT 1 "out";
L_0x7feda987e0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x179a4e0_0 .net/2u *"_ivl_0", 1 0, L_0x7feda987e0a8;  1 drivers
v0x179a5c0_0 .net *"_ivl_2", 0 0, L_0x17ac230;  1 drivers
L_0x7feda987e0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x179a680_0 .net/2u *"_ivl_4", 0 0, L_0x7feda987e0f0;  1 drivers
L_0x7feda987e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x179a770_0 .net/2u *"_ivl_6", 0 0, L_0x7feda987e138;  1 drivers
v0x179a850_0 .net "areset", 0 0, L_0x1751090;  alias, 1 drivers
v0x179a990_0 .net "clk", 0 0, v0x179b730_0;  alias, 1 drivers
v0x179aa80_0 .net "j", 0 0, v0x1799c30_0;  alias, 1 drivers
v0x179ab70_0 .net "k", 0 0, v0x1799d00_0;  alias, 1 drivers
v0x179ac60_0 .net "out", 0 0, L_0x17ac3d0;  alias, 1 drivers
v0x179adb0_0 .var "state", 1 0;
L_0x17ac230 .cmp/eq 2, v0x179adb0_0, L_0x7feda987e0a8;
L_0x17ac3d0 .functor MUXZ 1, L_0x7feda987e138, L_0x7feda987e0f0, L_0x17ac230, C4<>;
S_0x179af30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 165, 3 165 0, S_0x1761a30;
 .timescale -12 -12;
E_0x175fbe0 .event anyedge, v0x179bb80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x179bb80_0;
    %nor/r;
    %assign/vec4 v0x179bb80_0, 0;
    %wait E_0x175fbe0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17989b0;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v0x1799b30_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_0x17989b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1799df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1799c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1799d00_0, 0;
    %wait E_0x177a720;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1799df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1799c30_0, 0;
    %wait E_0x177a720;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1799c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17992b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1798fb0;
    %join;
    %fork t_1, S_0x1798c70;
    %jmp t_0;
    .scope S_0x1798c70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1798eb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1798eb0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x177a720;
    %load/vec4 v0x1799b30_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v0x1798eb0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1799c30_0, 0;
    %assign/vec4 v0x1799d00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1798eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1798eb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17989b0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1799790;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17489f0;
    %vpi_func 3 97 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1799d00_0, 0;
    %assign/vec4 v0x1799c30_0, 0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1799df0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1761bc0;
T_6 ;
Ewait_0 .event/or E_0x175f6c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1798850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x1751b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v0x17986d0_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x1752040_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v0x17986d0_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1761bc0;
T_7 ;
    %wait E_0x175fdd0;
    %load/vec4 v0x1751100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x17986d0_0;
    %assign/vec4 v0x1798850_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x179a240;
T_8 ;
    %wait E_0x175fdd0;
    %load/vec4 v0x179a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x179adb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x179adb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x179adb0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x179aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x179adb0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x179adb0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x179ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x179adb0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x179adb0_0, 0;
T_8.9 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1761a30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179bb80_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1761a30;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x179b730_0;
    %inv;
    %store/vec4 v0x179b730_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1761a30;
T_11 ;
    %vpi_call/w 3 135 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1799a60_0, v0x179bce0_0, v0x179b730_0, v0x179b7d0_0, v0x179b900_0, v0x179b690_0, v0x179ba40_0, v0x179b9a0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1761a30;
T_12 ;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 178 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 179 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1761a30;
T_13 ;
    %wait E_0x17489f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179bae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bae0_0, 4, 32;
    %load/vec4 v0x179bc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bae0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179bae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bae0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x179ba40_0;
    %load/vec4 v0x179ba40_0;
    %load/vec4 v0x179b9a0_0;
    %xor;
    %load/vec4 v0x179ba40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 194 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bae0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x179bae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bae0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm2/fsm2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/fsm2/iter0/response1/top_module.sv";
