{"vcs1":{"timestamp_begin":1735928318.505398978, "rt":0.69, "ut":0.42, "st":0.25}}
{"vcselab":{"timestamp_begin":1735928319.355959323, "rt":0.41, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1735928319.892295491, "rt":0.24, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735928317.479643888}
{"VCS_COMP_START_TIME": 1735928317.479643888}
{"VCS_COMP_END_TIME": 1735928321.815163471}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog1 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355096}}
{"stitch_vcselab": {"peak_mem": 247284}}
