Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  3 10:05:15 2018
| Host         : AmruthChief running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rcc_control_sets_placed.rpt
| Design       : rcc
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            7 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------+------------------+----------------+
|   Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+---------------+------------------+------------------+----------------+
| ~a2/q[0]        |               | reset_IBUF       |                1 |              1 |
| ~a3/q[0]        |               | reset_IBUF       |                1 |              1 |
| ~a1/q[0]        |               | reset_IBUF       |                1 |              1 |
|  clkdiv_reg[24] |               | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG  |               |                  |                7 |             25 |
+-----------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 16+    |                     1 |
+--------+-----------------------+


