cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb" 
# Start time: 00:07:10 on Jan 18,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.axi_to_obi(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.redmule_tile(fast__16)
# Loading work.redmule_tile(fast__17)
# Loading work.redmule_tile(fast__18)
# Loading work.redmule_tile(fast__19)
# Loading work.redmule_tile(fast__20)
# Loading work.redmule_tile(fast__21)
# Loading work.redmule_tile(fast__22)
# Loading work.redmule_tile(fast__23)
# Loading work.redmule_tile(fast__24)
# Loading work.redmule_tile(fast__25)
# Loading work.redmule_tile(fast__26)
# Loading work.redmule_tile(fast__27)
# Loading work.redmule_tile(fast__28)
# Loading work.redmule_tile(fast__29)
# Loading work.redmule_tile(fast__30)
# Loading work.redmule_tile(fast__31)
# Loading work.redmule_tile(fast__32)
# Loading work.redmule_tile(fast__33)
# Loading work.redmule_tile(fast__34)
# Loading work.redmule_tile(fast__35)
# Loading work.redmule_tile(fast__36)
# Loading work.redmule_tile(fast__37)
# Loading work.redmule_tile(fast__38)
# Loading work.redmule_tile(fast__39)
# Loading work.redmule_tile(fast__40)
# Loading work.redmule_tile(fast__41)
# Loading work.redmule_tile(fast__42)
# Loading work.redmule_tile(fast__43)
# Loading work.redmule_tile(fast__44)
# Loading work.redmule_tile(fast__45)
# Loading work.redmule_tile(fast__46)
# Loading work.redmule_tile(fast__47)
# Loading work.redmule_tile(fast__48)
# Loading work.redmule_tile(fast__49)
# Loading work.redmule_tile(fast__50)
# Loading work.redmule_tile(fast__51)
# Loading work.redmule_tile(fast__52)
# Loading work.redmule_tile(fast__53)
# Loading work.redmule_tile(fast__54)
# Loading work.redmule_tile(fast__55)
# Loading work.redmule_tile(fast__56)
# Loading work.redmule_tile(fast__57)
# Loading work.redmule_tile(fast__58)
# Loading work.redmule_tile(fast__59)
# Loading work.redmule_tile(fast__60)
# Loading work.redmule_tile(fast__61)
# Loading work.redmule_tile(fast__62)
# Loading work.redmule_tile(fast__63)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_sync(fast__4)
# Loading work.fractal_sync(fast__5)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 18] Starting NoC Synch test...
# [mhartid 19] Starting NoC Synch test...
# [mhartid 20] Starting NoC Synch test...
# [mhartid 21] Starting NoC Synch test...
# [mhartid 22] Starting NoC Synch test...
# [mhartid 23] Starting NoC Synch test...
# [mhartid 16] Starting NoC Synch test...
# [mhartid 17] Starting NoC Synch test...
# [mhartid 2] Running XY algorithm...
# [mhartid 3] Running XY algorithm...
# [mhartid 4] Running XY algorithm...
# [mhartid 5] Running XY algorithm...
# [mhartid 6] Running XY algorithm...
# [mhartid 7] Running XY algorithm...
# [mhartid 0] Running XY algorithm...
# [mhartid 1] Running XY algorithm...
# [mhartid 24] Starting NoC Synch test...
# [mhartid 25] Starting NoC Synch test...
# [mhartid 26] Starting NoC Synch test...
# [mhartid 27] Starting NoC Synch test...
# [mhartid 28] Starting NoC Synch test...
# [mhartid 29] Starting NoC Synch test...
# [mhartid 30] Starting NoC Synch test...
# [mhartid 31] Starting NoC Synch test...
# [mhartid 34] Starting NoC Synch test...
# [mhartid 35] Starting NoC Synch test...
# [mhartid 36] Starting NoC Synch test...
# [mhartid 37] Starting NoC Synch test...
# [mhartid 38] Starting NoC Synch test...
# [mhartid 39] Starting NoC Synch test...
# [mhartid 32] Starting NoC Synch test...
# [mhartid 33] Starting NoC Synch test...
# [mhartid 8] Running XY algorithm...
# [mhartid 9] Running XY algorithm...
# [mhartid 10] Running XY algorithm...
# [mhartid 11] Running XY algorithm...
# [mhartid 12] Running XY algorithm...
# [mhartid 13] Running XY algorithm...
# [mhartid 14] Running XY algorithm...
# [mhartid 15] Running XY algorithm...
# [mhartid 42] Starting NoC Synch test...
# [mhartid 43] Starting NoC Synch test...
# [mhartid 44] Starting NoC Synch test...
# [mhartid 45] Starting NoC Synch test...
# [mhartid 46] Starting NoC Synch test...
# [mhartid 47] Starting NoC Synch test...
# [mhartid 40] Starting NoC Synch test...
# [mhartid 41] Starting NoC Synch test...
# [mhartid 48] Starting NoC Synch test...
# [mhartid 49] Starting NoC Synch test...
# [mhartid 50] Starting NoC Synch test...
# [mhartid 51] Starting NoC Synch test...
# [mhartid 52] Starting NoC Synch test...
# [mhartid 53] Starting NoC Synch test...
# [mhartid 54] Starting NoC Synch test...
# [mhartid 55] Starting NoC Synch test...
# [mhartid 18] Running XY algorithm...
# [mhartid 19] Running XY algorithm...
# [mhartid 20] Running XY algorithm...
# [mhartid 21] Running XY algorithm...
# [mhartid 22] Running XY algorithm...
# [mhartid 23] Running XY algorithm...
# [mhartid 16] Running XY algorithm...
# [mhartid 17] Running XY algorithm...
# [mhartid 58] Starting NoC Synch test...
# [mhartid 59] Starting NoC Synch test...
# [mhartid 60] Starting NoC Synch test...
# [mhartid 61] Starting NoC Synch test...
# [mhartid 62] Starting NoC Synch test...
# [mhartid 63] Starting NoC Synch test...
# [mhartid 56] Starting NoC Synch test...
# [mhartid 57] Starting NoC Synch test...
# [mhartid 26] Running XY algorithm...
# [mhartid 27] Running XY algorithm...
# [mhartid 28] Running XY algorithm...
# [mhartid 29] Running XY algorithm...
# [mhartid 30] Running XY algorithm...
# [mhartid 31] Running XY algorithm...
# [mhartid 24] Running XY algorithm...
# [mhartid 25] Running XY algorithm...
# [mhartid 34] Running XY algorithm...
# [mhartid 35] Running XY algorithm...
# [mhartid 36] Running XY algorithm...
# [mhartid 37] Running XY algorithm...
# [mhartid 38] Running XY algorithm...
# [mhartid 39] Running XY algorithm...
# [mhartid 32] Running XY algorithm...
# [mhartid 33] Running XY algorithm...
# [mhartid 40] Running XY algorithm...
# [mhartid 41] Running XY algorithm...
# [mhartid 42] Running XY algorithm...
# [mhartid 43] Running XY algorithm...
# [mhartid 44] Running XY algorithm...
# [mhartid 45] Running XY algorithm...
# [mhartid 46] Running XY algorithm...
# [mhartid 47] Running XY algorithm...
# [mhartid 50] Running XY algorithm...
# [mhartid 51] Running XY algorithm...
# [mhartid 52] Running XY algorithm...
# [mhartid 53] Running XY algorithm...
# [mhartid 54] Running XY algorithm...
# [mhartid 55] Running XY algorithm...
# [mhartid 48] Running XY algorithm...
# [mhartid 49] Running XY algorithm...
# [mhartid 58] Running XY algorithm...
# [mhartid 59] Running XY algorithm...
# [mhartid 60] Running XY algorithm...
# [mhartid 61] Running XY algorithm...
# [mhartid 62] Running XY algorithm...
# [mhartid 63] Running XY algorithm...
# [mhartid 56] Running XY algorithm...
# [mhartid 57] Running XY algorithm...
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 225170ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 225170ns
# [TB][mhartid 10 - Tile (2, 1)] detected AMO (sync) instruction at time 225260ns
# [TB][mhartid 11 - Tile (3, 1)] detected AMO (sync) instruction at time 225260ns
# [TB][mhartid 12 - Tile (4, 1)] detected AMO (sync) instruction at time 225260ns
# [TB][mhartid 13 - Tile (5, 1)] detected AMO (sync) instruction at time 225260ns
# [TB][mhartid 14 - Tile (6, 1)] detected AMO (sync) instruction at time 225260ns
# [TB][mhartid 15 - Tile (7, 1)] detected AMO (sync) instruction at time 225260ns
# [TB][mhartid 16 - Tile (0, 2)] detected AMO (sync) instruction at time 225295ns
# [TB][mhartid 17 - Tile (1, 2)] detected AMO (sync) instruction at time 225295ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 225305ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 225305ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 225305ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 225305ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 225305ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 225305ns
# [TB][mhartid 8 - Tile (0, 1)] detected AMO (sync) instruction at time 225325ns
# [TB][mhartid 9 - Tile (1, 1)] detected AMO (sync) instruction at time 225325ns
# [TB][mhartid 18 - Tile (2, 2)] detected AMO (sync) instruction at time 225440ns
# [TB][mhartid 19 - Tile (3, 2)] detected AMO (sync) instruction at time 225440ns
# [TB][mhartid 20 - Tile (4, 2)] detected AMO (sync) instruction at time 225440ns
# [TB][mhartid 21 - Tile (5, 2)] detected AMO (sync) instruction at time 225440ns
# [TB][mhartid 22 - Tile (6, 2)] detected AMO (sync) instruction at time 225440ns
# [TB][mhartid 23 - Tile (7, 2)] detected AMO (sync) instruction at time 225440ns
# [TB][mhartid 34 - Tile (2, 4)] detected AMO (sync) instruction at time 249515ns
# [TB][mhartid 35 - Tile (3, 4)] detected AMO (sync) instruction at time 249515ns
# [TB][mhartid 36 - Tile (4, 4)] detected AMO (sync) instruction at time 249515ns
# [TB][mhartid 37 - Tile (5, 4)] detected AMO (sync) instruction at time 249515ns
# [TB][mhartid 38 - Tile (6, 4)] detected AMO (sync) instruction at time 249515ns
# [TB][mhartid 39 - Tile (7, 4)] detected AMO (sync) instruction at time 249515ns
# [TB][mhartid 32 - Tile (0, 4)] detected AMO (sync) instruction at time 249730ns
# [TB][mhartid 33 - Tile (1, 4)] detected AMO (sync) instruction at time 249730ns
# [TB][mhartid 42 - Tile (2, 5)] detected AMO (sync) instruction at time 271895ns
# [TB][mhartid 43 - Tile (3, 5)] detected AMO (sync) instruction at time 271895ns
# [TB][mhartid 44 - Tile (4, 5)] detected AMO (sync) instruction at time 271895ns
# [TB][mhartid 45 - Tile (5, 5)] detected AMO (sync) instruction at time 271895ns
# [TB][mhartid 46 - Tile (6, 5)] detected AMO (sync) instruction at time 271895ns
# [TB][mhartid 47 - Tile (7, 5)] detected AMO (sync) instruction at time 271895ns
# [TB][mhartid 40 - Tile (0, 5)] detected AMO (sync) instruction at time 272635ns
# [TB][mhartid 41 - Tile (1, 5)] detected AMO (sync) instruction at time 272635ns
# [TB][mhartid 50 - Tile (2, 6)] detected AMO (sync) instruction at time 284730ns
# [TB][mhartid 51 - Tile (3, 6)] detected AMO (sync) instruction at time 284730ns
# [TB][mhartid 52 - Tile (4, 6)] detected AMO (sync) instruction at time 284730ns
# [TB][mhartid 53 - Tile (5, 6)] detected AMO (sync) instruction at time 284730ns
# [TB][mhartid 54 - Tile (6, 6)] detected AMO (sync) instruction at time 284730ns
# [TB][mhartid 55 - Tile (7, 6)] detected AMO (sync) instruction at time 284730ns
# [TB][mhartid 48 - Tile (0, 6)] detected AMO (sync) instruction at time 284750ns
# [TB][mhartid 49 - Tile (1, 6)] detected AMO (sync) instruction at time 284750ns
# [TB][mhartid 56 - Tile (0, 7)] detected AMO (sync) instruction at time 310355ns
# [TB][mhartid 57 - Tile (1, 7)] detected AMO (sync) instruction at time 310355ns
# [TB][mhartid 58 - Tile (2, 7)] detected AMO (sync) instruction at time 310715ns
# [TB][mhartid 59 - Tile (3, 7)] detected AMO (sync) instruction at time 310715ns
# [TB][mhartid 60 - Tile (4, 7)] detected AMO (sync) instruction at time 310715ns
# [TB][mhartid 61 - Tile (5, 7)] detected AMO (sync) instruction at time 310715ns
# [TB][mhartid 62 - Tile (6, 7)] detected AMO (sync) instruction at time 310715ns
# [TB][mhartid 63 - Tile (7, 7)] detected AMO (sync) instruction at time 310715ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 311325ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 311345ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 311805ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 311815ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 311855ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 311895ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 311935ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 312290ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 312470ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 312630ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 312690ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 312760ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 312800ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 312845ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 312900ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 312930ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 312940ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 312945ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 313060ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 313080ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 313090ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 313140ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 313150ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 313155ns
# [TB][mhartid 8 - Tile (0, 1)] detected sentinel instruction in EX stage at time 313180ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 313225ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 313245ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 313250ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 313250ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 313290ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 313320ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 313345ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 313365ns
# [TB][mhartid 9 - Tile (1, 1)] detected sentinel instruction in EX stage at time 313380ns
# [TB][mhartid 16 - Tile (0, 2)] detected sentinel instruction in EX stage at time 313390ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 313405ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 313420ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 313430ns
# [TB][mhartid 10 - Tile (2, 1)] detected sentinel instruction in EX stage at time 313460ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 313475ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 313480ns
# [TB][mhartid 17 - Tile (1, 2)] detected sentinel instruction in EX stage at time 313490ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 313500ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 313505ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 313520ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 313545ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 313575ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 313580ns
# [TB][mhartid 18 - Tile (2, 2)] detected sentinel instruction in EX stage at time 313610ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 313635ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 313640ns
# [TB][mhartid 32 - Tile (0, 4)] detected sentinel instruction in EX stage at time 313640ns
# [TB][mhartid 12 - Tile (4, 1)] detected sentinel instruction in EX stage at time 313660ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 313660ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 313680ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 313705ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 313720ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 313740ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 313745ns
# [TB][mhartid 13 - Tile (5, 1)] detected sentinel instruction in EX stage at time 313760ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 313775ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 313790ns
# [TB][mhartid 20 - Tile (4, 2)] detected sentinel instruction in EX stage at time 313810ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 313815ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 313820ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 313825ns
# [TB][mhartid 40 - Tile (0, 5)] detected sentinel instruction in EX stage at time 313830ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 313840ns
# [TB][mhartid 33 - Tile (1, 4)] detected sentinel instruction in EX stage at time 313850ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 313860ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 313910ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 313920ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 313940ns
# [TB][mhartid 34 - Tile (2, 4)] detected sentinel instruction in EX stage at time 313945ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 313955ns
# [TB][mhartid 14 - Tile (6, 1)] detected sentinel instruction in EX stage at time 313960ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 313970ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 313985ns
# [TB][mhartid 21 - Tile (5, 2)] detected sentinel instruction in EX stage at time 314005ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 314015ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 314025ns
# [TB][mhartid 24 - Tile (0, 3)] detected sentinel instruction in EX stage at time 314035ns
# [TB][mhartid 48 - Tile (0, 6)] detected sentinel instruction in EX stage at time 314045ns
# [TB][mhartid 41 - Tile (1, 5)] detected sentinel instruction in EX stage at time 314050ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 314055ns
# [TB][mhartid 15 - Tile (7, 1)] detected sentinel instruction in EX stage at time 314060ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 314070ns
# [TB][mhartid 42 - Tile (2, 5)] detected sentinel instruction in EX stage at time 314085ns
# [TB][mhartid 22 - Tile (6, 2)] detected sentinel instruction in EX stage at time 314110ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 314120ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 314120ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 314140ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 314145ns
# [TB][mhartid 36 - Tile (4, 4)] detected sentinel instruction in EX stage at time 314155ns
# [TB][mhartid 25 - Tile (1, 3)] detected sentinel instruction in EX stage at time 314180ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 314210ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 314215ns
# [TB][mhartid 49 - Tile (1, 6)] detected sentinel instruction in EX stage at time 314240ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 314250ns
# [TB][mhartid 37 - Tile (5, 4)] detected sentinel instruction in EX stage at time 314250ns
# [TB][mhartid 11 - Tile (3, 1)] detected sentinel instruction in EX stage at time 314260ns
# [TB][mhartid 26 - Tile (2, 3)] detected sentinel instruction in EX stage at time 314295ns
# [TB][mhartid 44 - Tile (4, 5)] detected sentinel instruction in EX stage at time 314300ns
# [TB][mhartid 23 - Tile (7, 2)] detected sentinel instruction in EX stage at time 314305ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 314305ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 314320ns
# [TB][mhartid 50 - Tile (2, 6)] detected sentinel instruction in EX stage at time 314330ns
# [TB][mhartid 38 - Tile (6, 4)] detected sentinel instruction in EX stage at time 314350ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 314370ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 314375ns
# [TB][mhartid 56 - Tile (0, 7)] detected sentinel instruction in EX stage at time 314380ns
# [TB][mhartid 45 - Tile (5, 5)] detected sentinel instruction in EX stage at time 314390ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 314395ns
# [TB][mhartid 19 - Tile (3, 2)] detected sentinel instruction in EX stage at time 314410ns
# [TB][mhartid 57 - Tile (1, 7)] detected sentinel instruction in EX stage at time 314435ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 314450ns
# [TB][mhartid 28 - Tile (4, 3)] detected sentinel instruction in EX stage at time 314495ns
# [TB][mhartid 52 - Tile (4, 6)] detected sentinel instruction in EX stage at time 314500ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 314540ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 314550ns
# [TB][mhartid 39 - Tile (7, 4)] detected sentinel instruction in EX stage at time 314550ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 314595ns
# [TB][mhartid 46 - Tile (6, 5)] detected sentinel instruction in EX stage at time 314600ns
# [TB][mhartid 58 - Tile (2, 7)] detected sentinel instruction in EX stage at time 314615ns
# [TB][mhartid 29 - Tile (5, 3)] detected sentinel instruction in EX stage at time 314620ns
# [TB][mhartid 53 - Tile (5, 6)] detected sentinel instruction in EX stage at time 314630ns
# [TB][mhartid 47 - Tile (7, 5)] detected sentinel instruction in EX stage at time 314690ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 314720ns
# [TB][mhartid 35 - Tile (3, 4)] detected sentinel instruction in EX stage at time 314745ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 314750ns
# [TB][mhartid 30 - Tile (6, 3)] detected sentinel instruction in EX stage at time 314760ns
# [TB][mhartid 54 - Tile (6, 6)] detected sentinel instruction in EX stage at time 314810ns
# [TB][mhartid 60 - Tile (4, 7)] detected sentinel instruction in EX stage at time 314835ns
# [TB][mhartid 43 - Tile (3, 5)] detected sentinel instruction in EX stage at time 314885ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 314920ns
# [TB][mhartid 31 - Tile (7, 3)] detected sentinel instruction in EX stage at time 314920ns
# [TB][mhartid 55 - Tile (7, 6)] detected sentinel instruction in EX stage at time 314930ns
# [TB][mhartid 61 - Tile (5, 7)] detected sentinel instruction in EX stage at time 314950ns
# [TB][mhartid 62 - Tile (6, 7)] detected sentinel instruction in EX stage at time 315020ns
# [TB][mhartid 27 - Tile (3, 3)] detected sentinel instruction in EX stage at time 315095ns
# [TB][mhartid 51 - Tile (3, 6)] detected sentinel instruction in EX stage at time 315130ns
# [TB][mhartid 63 - Tile (7, 7)] detected sentinel instruction in EX stage at time 315250ns
# [TB][mhartid 59 - Tile (3, 7)] detected sentinel instruction in EX stage at time 315415ns
# [mhartid 0] sync_count: 1
# [mhartid 1] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 24] sync_count: 9
# [mhartid 25] sync_count: 9
# [mhartid 26] sync_count: 9
# [TB][mhartid 16 - Tile (0, 2)] detected AMO (sync) instruction at time 323960ns
# [TB][mhartid 8 - Tile (0, 1)] detected AMO (sync) instruction at time 323980ns
# [mhartid 28] sync_count: 9
# [mhartid 29] sync_count: 9
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 324150ns
# [TB][mhartid 9 - Tile (1, 1)] detected AMO (sync) instruction at time 324160ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 324190ns
# [TB][mhartid 17 - Tile (1, 2)] detected AMO (sync) instruction at time 324190ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 324235ns
# [mhartid 30] sync_count: 9
# [TB][mhartid 18 - Tile (2, 2)] detected AMO (sync) instruction at time 324265ns
# [TB][mhartid 10 - Tile (2, 1)] detected AMO (sync) instruction at time 324285ns
# [mhartid 33] sync_count: 1
# [mhartid 31] sync_count: 9
# [mhartid 34] sync_count: 1
# [TB][mhartid 13 - Tile (5, 1)] detected AMO (sync) instruction at time 324630ns
# [TB][mhartid 20 - Tile (4, 2)] detected AMO (sync) instruction at time 324660ns
# [TB][mhartid 12 - Tile (4, 1)] detected AMO (sync) instruction at time 324735ns
# [mhartid 36] sync_count: 1
# [mhartid 37] sync_count: 1
# [TB][mhartid 21 - Tile (5, 2)] detected AMO (sync) instruction at time 324795ns
# [TB][mhartid 14 - Tile (6, 1)] detected AMO (sync) instruction at time 324820ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 324825ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 324830ns
# [TB][mhartid 22 - Tile (6, 2)] detected AMO (sync) instruction at time 324830ns
# [TB][mhartid 32 - Tile (0, 4)] detected AMO (sync) instruction at time 324830ns
# [mhartid 38] sync_count: 1
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 324920ns
# [TB][mhartid 15 - Tile (7, 1)] detected AMO (sync) instruction at time 324930ns
# [TB][mhartid 33 - Tile (1, 4)] detected AMO (sync) instruction at time 325040ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 23 - Tile (7, 2)] detected AMO (sync) instruction at time 325095ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 325130ns
# [TB][mhartid 34 - Tile (2, 4)] detected AMO (sync) instruction at time 325150ns
# [mhartid 27] sync_count: 16
# [mhartid 35] sync_count: 1
# [TB][mhartid 36 - Tile (4, 4)] detected AMO (sync) instruction at time 325435ns
# [TB][mhartid 37 - Tile (5, 4)] detected AMO (sync) instruction at time 325440ns
# [TB][mhartid 38 - Tile (6, 4)] detected AMO (sync) instruction at time 325495ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 11 - Tile (3, 1)] detected AMO (sync) instruction at time 325725ns
# [TB][mhartid 39 - Tile (7, 4)] detected AMO (sync) instruction at time 325740ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 325745ns
# [mhartid 41] sync_count: 1
# [mhartid 42] sync_count: 1
# [TB][mhartid 19 - Tile (3, 2)] detected AMO (sync) instruction at time 325835ns
# [TB][mhartid 35 - Tile (3, 4)] detected AMO (sync) instruction at time 325950ns
# [mhartid 44] sync_count: 1
# [mhartid 45] sync_count: 1
# [TB][mhartid 40 - Tile (0, 5)] detected AMO (sync) instruction at time 326340ns
# [mhartid 46] sync_count: 1
# [mhartid 47] sync_count: 1
# [TB][mhartid 41 - Tile (1, 5)] detected AMO (sync) instruction at time 326460ns
# [TB][mhartid 42 - Tile (2, 5)] detected AMO (sync) instruction at time 326465ns
# [mhartid 43] sync_count: 1
# [TB][mhartid 44 - Tile (4, 5)] detected AMO (sync) instruction at time 326745ns
# [TB][mhartid 45 - Tile (5, 5)] detected AMO (sync) instruction at time 326825ns
# [mhartid 48] sync_count: 1
# [mhartid 49] sync_count: 1
# [TB][mhartid 46 - Tile (6, 5)] detected AMO (sync) instruction at time 327065ns
# [TB][mhartid 47 - Tile (7, 5)] detected AMO (sync) instruction at time 327125ns
# [mhartid 50] sync_count: 1
# [TB][mhartid 43 - Tile (3, 5)] detected AMO (sync) instruction at time 327265ns
# [mhartid 52] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 54] sync_count: 1
# [TB][mhartid 48 - Tile (0, 6)] detected AMO (sync) instruction at time 327700ns
# [mhartid 55] sync_count: 1
# [TB][mhartid 49 - Tile (1, 6)] detected AMO (sync) instruction at time 327815ns
# [TB][mhartid 50 - Tile (2, 6)] detected AMO (sync) instruction at time 327970ns
# [mhartid 51] sync_count: 1
# [TB][mhartid 52 - Tile (4, 6)] detected AMO (sync) instruction at time 328170ns
# [TB][mhartid 53 - Tile (5, 6)] detected AMO (sync) instruction at time 328200ns
# [TB][mhartid 54 - Tile (6, 6)] detected AMO (sync) instruction at time 328375ns
# [mhartid 56] sync_count: 1
# [mhartid 57] sync_count: 1
# [TB][mhartid 55 - Tile (7, 6)] detected AMO (sync) instruction at time 328500ns
# [mhartid 58] sync_count: 1
# [TB][mhartid 51 - Tile (3, 6)] detected AMO (sync) instruction at time 328760ns
# [mhartid 60] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 62] sync_count: 1
# [TB][mhartid 56 - Tile (0, 7)] detected AMO (sync) instruction at time 329235ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 57 - Tile (1, 7)] detected AMO (sync) instruction at time 329305ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 58 - Tile (2, 7)] detected AMO (sync) instruction at time 329455ns
# [TB][mhartid 60 - Tile (4, 7)] detected AMO (sync) instruction at time 329640ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 329720ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 329740ns
# [TB][mhartid 61 - Tile (5, 7)] detected AMO (sync) instruction at time 329775ns
# [TB][mhartid 62 - Tile (6, 7)] detected AMO (sync) instruction at time 329810ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 329850ns
# [TB][mhartid 63 - Tile (7, 7)] detected AMO (sync) instruction at time 330075ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 330215ns
# [TB][mhartid 59 - Tile (3, 7)] detected AMO (sync) instruction at time 330240ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 330265ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 330325ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 330605ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 330885ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331070ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 331170ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331220ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 331290ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331350ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 331380ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331390ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 331420ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 331450ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 331500ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 331505ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331530ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 331570ns
# [TB][mhartid 8 - Tile (0, 1)] detected sentinel instruction in EX stage at time 331625ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 331635ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 331655ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331680ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 331685ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 331695ns
# [TB][mhartid 9 - Tile (1, 1)] detected sentinel instruction in EX stage at time 331715ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 331725ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 331735ns
# [TB][mhartid 16 - Tile (0, 2)] detected sentinel instruction in EX stage at time 331780ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 331805ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 331835ns
# [TB][mhartid 17 - Tile (1, 2)] detected sentinel instruction in EX stage at time 331845ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 331845ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 331845ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 331860ns
# [TB][mhartid 10 - Tile (2, 1)] detected sentinel instruction in EX stage at time 331865ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 331885ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 331890ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 331915ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 331930ns
# [TB][mhartid 32 - Tile (0, 4)] detected sentinel instruction in EX stage at time 331955ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 331965ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 331965ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 331995ns
# [TB][mhartid 18 - Tile (2, 2)] detected sentinel instruction in EX stage at time 332010ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 332025ns
# [TB][mhartid 33 - Tile (1, 4)] detected sentinel instruction in EX stage at time 332060ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 332065ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 332075ns
# [TB][mhartid 12 - Tile (4, 1)] detected sentinel instruction in EX stage at time 332080ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 332085ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 332115ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 332120ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 332150ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 332170ns
# [TB][mhartid 13 - Tile (5, 1)] detected sentinel instruction in EX stage at time 332175ns
# [TB][mhartid 20 - Tile (4, 2)] detected sentinel instruction in EX stage at time 332180ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 332185ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 332185ns
# [TB][mhartid 40 - Tile (0, 5)] detected sentinel instruction in EX stage at time 332185ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 332230ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 332255ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 332255ns
# [TB][mhartid 34 - Tile (2, 4)] detected sentinel instruction in EX stage at time 332275ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 332280ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 332290ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 332295ns
# [TB][mhartid 41 - Tile (1, 5)] detected sentinel instruction in EX stage at time 332310ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 332315ns
# [TB][mhartid 21 - Tile (5, 2)] detected sentinel instruction in EX stage at time 332320ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 332320ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 332350ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 332355ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 332360ns
# [TB][mhartid 48 - Tile (0, 6)] detected sentinel instruction in EX stage at time 332360ns
# [TB][mhartid 14 - Tile (6, 1)] detected sentinel instruction in EX stage at time 332365ns
# [TB][mhartid 42 - Tile (2, 5)] detected sentinel instruction in EX stage at time 332405ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 332410ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 332415ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 332455ns
# [TB][mhartid 36 - Tile (4, 4)] detected sentinel instruction in EX stage at time 332460ns
# [TB][mhartid 15 - Tile (7, 1)] detected sentinel instruction in EX stage at time 332475ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 332475ns
# [TB][mhartid 49 - Tile (1, 6)] detected sentinel instruction in EX stage at time 332475ns
# [TB][mhartid 22 - Tile (6, 2)] detected sentinel instruction in EX stage at time 332500ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 332510ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 332515ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 332520ns
# [TB][mhartid 24 - Tile (0, 3)] detected sentinel instruction in EX stage at time 332525ns
# [TB][mhartid 11 - Tile (3, 1)] detected sentinel instruction in EX stage at time 332565ns
# [TB][mhartid 37 - Tile (5, 4)] detected sentinel instruction in EX stage at time 332565ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 332585ns
# [TB][mhartid 44 - Tile (4, 5)] detected sentinel instruction in EX stage at time 332590ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 332595ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 332610ns
# [TB][mhartid 56 - Tile (0, 7)] detected sentinel instruction in EX stage at time 332615ns
# [TB][mhartid 23 - Tile (7, 2)] detected sentinel instruction in EX stage at time 332620ns
# [TB][mhartid 25 - Tile (1, 3)] detected sentinel instruction in EX stage at time 332620ns
# [TB][mhartid 50 - Tile (2, 6)] detected sentinel instruction in EX stage at time 332630ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 332635ns
# [TB][mhartid 19 - Tile (3, 2)] detected sentinel instruction in EX stage at time 332655ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 332670ns
# [TB][mhartid 45 - Tile (5, 5)] detected sentinel instruction in EX stage at time 332675ns
# [TB][mhartid 57 - Tile (1, 7)] detected sentinel instruction in EX stage at time 332685ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 332700ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 332705ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 332740ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 332750ns
# [TB][mhartid 26 - Tile (2, 3)] detected sentinel instruction in EX stage at time 332775ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 332795ns
# [TB][mhartid 38 - Tile (6, 4)] detected sentinel instruction in EX stage at time 332815ns
# [TB][mhartid 52 - Tile (4, 6)] detected sentinel instruction in EX stage at time 332840ns
# [TB][mhartid 58 - Tile (2, 7)] detected sentinel instruction in EX stage at time 332840ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 332865ns
# [TB][mhartid 39 - Tile (7, 4)] detected sentinel instruction in EX stage at time 332865ns
# [TB][mhartid 53 - Tile (5, 6)] detected sentinel instruction in EX stage at time 332865ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 332900ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 332910ns
# [TB][mhartid 46 - Tile (6, 5)] detected sentinel instruction in EX stage at time 332915ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 332930ns
# [TB][mhartid 28 - Tile (4, 3)] detected sentinel instruction in EX stage at time 332960ns
# [TB][mhartid 35 - Tile (3, 4)] detected sentinel instruction in EX stage at time 332975ns
# [TB][mhartid 60 - Tile (4, 7)] detected sentinel instruction in EX stage at time 333025ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 333045ns
# [TB][mhartid 29 - Tile (5, 3)] detected sentinel instruction in EX stage at time 333065ns
# [TB][mhartid 47 - Tile (7, 5)] detected sentinel instruction in EX stage at time 333075ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 333100ns
# [TB][mhartid 43 - Tile (3, 5)] detected sentinel instruction in EX stage at time 333110ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 333135ns
# [TB][mhartid 54 - Tile (6, 6)] detected sentinel instruction in EX stage at time 333135ns
# [TB][mhartid 61 - Tile (5, 7)] detected sentinel instruction in EX stage at time 333155ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 333245ns
# [TB][mhartid 55 - Tile (7, 6)] detected sentinel instruction in EX stage at time 333265ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 333300ns
# [TB][mhartid 30 - Tile (6, 3)] detected sentinel instruction in EX stage at time 333300ns
# [TB][mhartid 51 - Tile (3, 6)] detected sentinel instruction in EX stage at time 333325ns
# [TB][mhartid 62 - Tile (6, 7)] detected sentinel instruction in EX stage at time 333390ns
# [TB][mhartid 31 - Tile (7, 3)] detected sentinel instruction in EX stage at time 333410ns
# [TB][mhartid 63 - Tile (7, 7)] detected sentinel instruction in EX stage at time 333455ns
# [TB][mhartid 27 - Tile (3, 3)] detected sentinel instruction in EX stage at time 333475ns
# [TB][mhartid 59 - Tile (3, 7)] detected sentinel instruction in EX stage at time 333520ns
# [mhartid 0] sync_count: 1
# [mhartid 1] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 24] sync_count: 9
# [mhartid 25] sync_count: 9
# [mhartid 32] sync_count: 1
# [mhartid 26] sync_count: 9
# [mhartid 33] sync_count: 1
# [mhartid 28] sync_count: 9
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 339940ns
# [TB][mhartid 8 - Tile (0, 1)] detected AMO (sync) instruction at time 339940ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 9 - Tile (1, 1)] detected AMO (sync) instruction at time 340030ns
# [TB][mhartid 16 - Tile (0, 2)] detected AMO (sync) instruction at time 340040ns
# [mhartid 29] sync_count: 9
# [TB][mhartid 17 - Tile (1, 2)] detected AMO (sync) instruction at time 340130ns
# [TB][mhartid 18 - Tile (2, 2)] detected AMO (sync) instruction at time 340155ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 340165ns
# [TB][mhartid 32 - Tile (0, 4)] detected AMO (sync) instruction at time 340190ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 340205ns
# [mhartid 36] sync_count: 1
# [mhartid 30] sync_count: 9
# [TB][mhartid 12 - Tile (4, 1)] detected AMO (sync) instruction at time 340325ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 33 - Tile (1, 4)] detected AMO (sync) instruction at time 340335ns
# [TB][mhartid 10 - Tile (2, 1)] detected AMO (sync) instruction at time 340340ns
# [mhartid 31] sync_count: 9
# [TB][mhartid 20 - Tile (4, 2)] detected AMO (sync) instruction at time 340425ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 340435ns
# [TB][mhartid 34 - Tile (2, 4)] detected AMO (sync) instruction at time 340515ns
# [TB][mhartid 21 - Tile (5, 2)] detected AMO (sync) instruction at time 340575ns
# [mhartid 38] sync_count: 1
# [TB][mhartid 13 - Tile (5, 1)] detected AMO (sync) instruction at time 340615ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 340645ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 340665ns
# [TB][mhartid 36 - Tile (4, 4)] detected AMO (sync) instruction at time 340725ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 14 - Tile (6, 1)] detected AMO (sync) instruction at time 340815ns
# [TB][mhartid 22 - Tile (6, 2)] detected AMO (sync) instruction at time 340815ns
# [TB][mhartid 37 - Tile (5, 4)] detected AMO (sync) instruction at time 340830ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 340850ns
# [mhartid 41] sync_count: 1
# [TB][mhartid 23 - Tile (7, 2)] detected AMO (sync) instruction at time 340925ns
# [TB][mhartid 15 - Tile (7, 1)] detected AMO (sync) instruction at time 340955ns
# [TB][mhartid 38 - Tile (6, 4)] detected AMO (sync) instruction at time 341065ns
# [mhartid 42] sync_count: 1
# [TB][mhartid 39 - Tile (7, 4)] detected AMO (sync) instruction at time 341120ns
# [mhartid 27] sync_count: 16
# [mhartid 44] sync_count: 1
# [mhartid 45] sync_count: 1
# [TB][mhartid 40 - Tile (0, 5)] detected AMO (sync) instruction at time 341360ns
# [TB][mhartid 41 - Tile (1, 5)] detected AMO (sync) instruction at time 341450ns
# [mhartid 46] sync_count: 1
# [TB][mhartid 42 - Tile (2, 5)] detected AMO (sync) instruction at time 341585ns
# [TB][mhartid 11 - Tile (3, 1)] detected AMO (sync) instruction at time 341615ns
# [TB][mhartid 35 - Tile (3, 4)] detected AMO (sync) instruction at time 341630ns
# [TB][mhartid 19 - Tile (3, 2)] detected AMO (sync) instruction at time 341670ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 341715ns
# [TB][mhartid 44 - Tile (4, 5)] detected AMO (sync) instruction at time 341715ns
# [mhartid 43] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 48] sync_count: 1
# [TB][mhartid 45 - Tile (5, 5)] detected AMO (sync) instruction at time 341800ns
# [mhartid 49] sync_count: 1
# [TB][mhartid 46 - Tile (6, 5)] detected AMO (sync) instruction at time 342035ns
# [mhartid 50] sync_count: 1
# [TB][mhartid 43 - Tile (3, 5)] detected AMO (sync) instruction at time 342245ns
# [TB][mhartid 47 - Tile (7, 5)] detected AMO (sync) instruction at time 342245ns
# [mhartid 52] sync_count: 1
# [mhartid 53] sync_count: 1
# [TB][mhartid 48 - Tile (0, 6)] detected AMO (sync) instruction at time 342355ns
# [TB][mhartid 49 - Tile (1, 6)] detected AMO (sync) instruction at time 342430ns
# [mhartid 54] sync_count: 1
# [TB][mhartid 50 - Tile (2, 6)] detected AMO (sync) instruction at time 342610ns
# [mhartid 55] sync_count: 1
# [mhartid 51] sync_count: 1
# [TB][mhartid 52 - Tile (4, 6)] detected AMO (sync) instruction at time 342815ns
# [TB][mhartid 53 - Tile (5, 6)] detected AMO (sync) instruction at time 342870ns
# [mhartid 56] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 58] sync_count: 1
# [TB][mhartid 54 - Tile (6, 6)] detected AMO (sync) instruction at time 343110ns
# [TB][mhartid 55 - Tile (7, 6)] detected AMO (sync) instruction at time 343240ns
# [mhartid 60] sync_count: 1
# [TB][mhartid 51 - Tile (3, 6)] detected AMO (sync) instruction at time 343305ns
# [mhartid 61] sync_count: 1
# [TB][mhartid 56 - Tile (0, 7)] detected AMO (sync) instruction at time 343530ns
# [TB][mhartid 57 - Tile (1, 7)] detected AMO (sync) instruction at time 343545ns
# [mhartid 62] sync_count: 1
# [TB][mhartid 58 - Tile (2, 7)] detected AMO (sync) instruction at time 343695ns
# [mhartid 63] sync_count: 1
# [mhartid 59] sync_count: 1
# [TB][mhartid 60 - Tile (4, 7)] detected AMO (sync) instruction at time 343880ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 343960ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 343995ns
# [TB][mhartid 61 - Tile (5, 7)] detected AMO (sync) instruction at time 344045ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 344165ns
# [TB][mhartid 62 - Tile (6, 7)] detected AMO (sync) instruction at time 344255ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 344280ns
# [TB][mhartid 63 - Tile (7, 7)] detected AMO (sync) instruction at time 344340ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 344445ns
# [TB][mhartid 59 - Tile (3, 7)] detected AMO (sync) instruction at time 344655ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 344695ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 344855ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345100ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345275ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 345315ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345435ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 345525ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 345530ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 345530ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345565ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345605ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 345670ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 345715ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 345735ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345735ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 345755ns
# [TB][mhartid 8 - Tile (0, 1)] detected sentinel instruction in EX stage at time 345770ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 345785ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 345880ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 345885ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 345885ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 345915ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 345920ns
# [TB][mhartid 16 - Tile (0, 2)] detected sentinel instruction in EX stage at time 345950ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 345955ns
# [TB][mhartid 9 - Tile (1, 1)] detected sentinel instruction in EX stage at time 345970ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 345975ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 345990ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 345995ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 346060ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 346065ns
# [TB][mhartid 10 - Tile (2, 1)] detected sentinel instruction in EX stage at time 346070ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 346075ns
# [TB][mhartid 32 - Tile (0, 4)] detected sentinel instruction in EX stage at time 346110ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 346115ns
# [TB][mhartid 17 - Tile (1, 2)] detected sentinel instruction in EX stage at time 346140ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 346145ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 346150ns
# [TB][mhartid 12 - Tile (4, 1)] detected sentinel instruction in EX stage at time 346155ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 346175ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 346180ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 346195ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 346220ns
# [TB][mhartid 18 - Tile (2, 2)] detected sentinel instruction in EX stage at time 346265ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 346290ns
# [TB][mhartid 40 - Tile (0, 5)] detected sentinel instruction in EX stage at time 346290ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 346295ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 346305ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 346315ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 346320ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 346325ns
# [TB][mhartid 20 - Tile (4, 2)] detected sentinel instruction in EX stage at time 346335ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 346335ns
# [TB][mhartid 13 - Tile (5, 1)] detected sentinel instruction in EX stage at time 346345ns
# [TB][mhartid 33 - Tile (1, 4)] detected sentinel instruction in EX stage at time 346345ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 346355ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 346360ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 346405ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 346460ns
# [TB][mhartid 41 - Tile (1, 5)] detected sentinel instruction in EX stage at time 346480ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 346485ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 346505ns
# [TB][mhartid 48 - Tile (0, 6)] detected sentinel instruction in EX stage at time 346505ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 346510ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 346520ns
# [TB][mhartid 34 - Tile (2, 4)] detected sentinel instruction in EX stage at time 346525ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 346530ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 346535ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 346540ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 346570ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 346575ns
# [TB][mhartid 14 - Tile (6, 1)] detected sentinel instruction in EX stage at time 346575ns
# [TB][mhartid 21 - Tile (5, 2)] detected sentinel instruction in EX stage at time 346585ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 346590ns
# [TB][mhartid 42 - Tile (2, 5)] detected sentinel instruction in EX stage at time 346615ns
# [TB][mhartid 36 - Tile (4, 4)] detected sentinel instruction in EX stage at time 346635ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 346640ns
# [TB][mhartid 24 - Tile (0, 3)] detected sentinel instruction in EX stage at time 346670ns
# [TB][mhartid 15 - Tile (7, 1)] detected sentinel instruction in EX stage at time 346685ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 346690ns
# [TB][mhartid 49 - Tile (1, 6)] detected sentinel instruction in EX stage at time 346690ns
# [TB][mhartid 56 - Tile (0, 7)] detected sentinel instruction in EX stage at time 346700ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 346705ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 346710ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 346715ns
# [TB][mhartid 22 - Tile (6, 2)] detected sentinel instruction in EX stage at time 346725ns
# [TB][mhartid 37 - Tile (5, 4)] detected sentinel instruction in EX stage at time 346740ns
# [TB][mhartid 11 - Tile (3, 1)] detected sentinel instruction in EX stage at time 346745ns
# [TB][mhartid 44 - Tile (4, 5)] detected sentinel instruction in EX stage at time 346745ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 346750ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 346750ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 346775ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 346840ns
# [TB][mhartid 25 - Tile (1, 3)] detected sentinel instruction in EX stage at time 346855ns
# [TB][mhartid 50 - Tile (2, 6)] detected sentinel instruction in EX stage at time 346865ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 346870ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 346875ns
# [TB][mhartid 19 - Tile (3, 2)] detected sentinel instruction in EX stage at time 346920ns
# [TB][mhartid 57 - Tile (1, 7)] detected sentinel instruction in EX stage at time 346920ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 346930ns
# [TB][mhartid 45 - Tile (5, 5)] detected sentinel instruction in EX stage at time 346930ns
# [TB][mhartid 23 - Tile (7, 2)] detected sentinel instruction in EX stage at time 346935ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 346935ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 346940ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 346945ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 346950ns
# [TB][mhartid 52 - Tile (4, 6)] detected sentinel instruction in EX stage at time 346970ns
# [TB][mhartid 38 - Tile (6, 4)] detected sentinel instruction in EX stage at time 346975ns
# [TB][mhartid 26 - Tile (2, 3)] detected sentinel instruction in EX stage at time 347005ns
# [TB][mhartid 58 - Tile (2, 7)] detected sentinel instruction in EX stage at time 347075ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 347110ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 347110ns
# [TB][mhartid 28 - Tile (4, 3)] detected sentinel instruction in EX stage at time 347115ns
# [TB][mhartid 53 - Tile (5, 6)] detected sentinel instruction in EX stage at time 347120ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 347125ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 347130ns
# [TB][mhartid 39 - Tile (7, 4)] detected sentinel instruction in EX stage at time 347130ns
# [TB][mhartid 60 - Tile (4, 7)] detected sentinel instruction in EX stage at time 347150ns
# [TB][mhartid 35 - Tile (3, 4)] detected sentinel instruction in EX stage at time 347175ns
# [TB][mhartid 46 - Tile (6, 5)] detected sentinel instruction in EX stage at time 347180ns
# [TB][mhartid 43 - Tile (3, 5)] detected sentinel instruction in EX stage at time 347275ns
# [TB][mhartid 47 - Tile (7, 5)] detected sentinel instruction in EX stage at time 347275ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 347290ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 347290ns
# [TB][mhartid 29 - Tile (5, 3)] detected sentinel instruction in EX stage at time 347295ns
# [TB][mhartid 61 - Tile (5, 7)] detected sentinel instruction in EX stage at time 347315ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 347325ns
# [TB][mhartid 54 - Tile (6, 6)] detected sentinel instruction in EX stage at time 347370ns
# [TB][mhartid 51 - Tile (3, 6)] detected sentinel instruction in EX stage at time 347455ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 347490ns
# [TB][mhartid 30 - Tile (6, 3)] detected sentinel instruction in EX stage at time 347490ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 347490ns
# [TB][mhartid 55 - Tile (7, 6)] detected sentinel instruction in EX stage at time 347490ns
# [TB][mhartid 62 - Tile (6, 7)] detected sentinel instruction in EX stage at time 347525ns
# [TB][mhartid 27 - Tile (3, 3)] detected sentinel instruction in EX stage at time 347655ns
# [TB][mhartid 31 - Tile (7, 3)] detected sentinel instruction in EX stage at time 347655ns
# [TB][mhartid 63 - Tile (7, 7)] detected sentinel instruction in EX stage at time 347720ns
# [TB][mhartid 59 - Tile (3, 7)] detected sentinel instruction in EX stage at time 347725ns
# [mhartid 0] sync_count: 1
# [mhartid 1] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 24] sync_count: 9
# [mhartid 25] sync_count: 9
# [mhartid 32] sync_count: 1
# [mhartid 26] sync_count: 9
# [mhartid 33] sync_count: 1
# [mhartid 28] sync_count: 9
# [mhartid 34] sync_count: 1
# [mhartid 29] sync_count: 9
# [mhartid 36] sync_count: 1
# [mhartid 30] sync_count: 9
# [mhartid 0] NoC Synch test finished...
# [mhartid 37] sync_count: 1
# [mhartid 31] sync_count: 9
# [mhartid 1] NoC Synch test finished...
# [mhartid 38] sync_count: 1
# [mhartid 2] NoC Synch test finished...
# [mhartid 39] sync_count: 1
# [mhartid 4] NoC Synch test finished...
# [mhartid 40] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 5] NoC Synch test finished...
# [mhartid 6] NoC Synch test finished...
# [mhartid 42] sync_count: 1
# [mhartid 27] sync_count: 16
# [mhartid 44] sync_count: 1
# [mhartid 7] NoC Synch test finished...
# [mhartid 3] NoC Synch test finished...
# [mhartid 45] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 8] NoC Synch test finished...
# [mhartid 55] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 9] NoC Synch test finished...
# [mhartid 57] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 63] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 10] NoC Synch test finished...
# [mhartid 12] NoC Synch test finished...
# [mhartid 13] NoC Synch test finished...
# [mhartid 14] NoC Synch test finished...
# [mhartid 11] NoC Synch test finished...
# [mhartid 15] NoC Synch test finished...
# [mhartid 16] NoC Synch test finished...
# [mhartid 17] NoC Synch test finished...
# [mhartid 18] NoC Synch test finished...
# [mhartid 20] NoC Synch test finished...
# [mhartid 21] NoC Synch test finished...
# [mhartid 22] NoC Synch test finished...
# [mhartid 19] NoC Synch test finished...
# [mhartid 23] NoC Synch test finished...
# [mhartid 24] NoC Synch test finished...
# [mhartid 25] NoC Synch test finished...
# [mhartid 26] NoC Synch test finished...
# [mhartid 28] NoC Synch test finished...
# [mhartid 29] NoC Synch test finished...
# [mhartid 30] NoC Synch test finished...
# [mhartid 31] NoC Synch test finished...
# [mhartid 32] NoC Synch test finished...
# [mhartid 27] NoC Synch test finished...
# [mhartid 33] NoC Synch test finished...
# [mhartid 34] NoC Synch test finished...
# [mhartid 36] NoC Synch test finished...
# [mhartid 37] NoC Synch test finished...
# [mhartid 38] NoC Synch test finished...
# [mhartid 39] NoC Synch test finished...
# [mhartid 35] NoC Synch test finished...
# [mhartid 40] NoC Synch test finished...
# [mhartid 41] NoC Synch test finished...
# [mhartid 42] NoC Synch test finished...
# [mhartid 44] NoC Synch test finished...
# [mhartid 45] NoC Synch test finished...
# [mhartid 46] NoC Synch test finished...
# [mhartid 47] NoC Synch test finished...
# [mhartid 43] NoC Synch test finished...
# [mhartid 48] NoC Synch test finished...
# [mhartid 49] NoC Synch test finished...
# [mhartid 50] NoC Synch test finished...
# [mhartid 52] NoC Synch test finished...
# [mhartid 53] NoC Synch test finished...
# [mhartid 54] NoC Synch test finished...
# [mhartid 51] NoC Synch test finished...
# [mhartid 55] NoC Synch test finished...
# [mhartid 56] NoC Synch test finished...
# [mhartid 57] NoC Synch test finished...
# [mhartid 58] NoC Synch test finished...
# [mhartid 60] NoC Synch test finished...
# [mhartid 61] NoC Synch test finished...
# [mhartid 62] NoC Synch test finished...
# [mhartid 63] NoC Synch test finished...
# [mhartid 59] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: dcdededddddededededededfdfdedee0e0dedee1e1dedee2e2dedee3e3dedee4e4dedee5e5dedee6e6dedee7e7dedee8e8dedee9e9dedeeaeadedeebebdedeececdedeededdedeeeeededeefefdedef0f0dedef1f1dedef2f2dedef3f3dedef4f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 382030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 00:16:59 on Jan 18,2025, Elapsed time: 0:09:49
# Errors: 0, Warnings: 64
