INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lc4_processor
ERROR: [VRFC 10-394] cannot access memory d_r1sel directly [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:69]
ERROR: [VRFC 10-91] is_load is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:96]
ERROR: [VRFC 10-91] is_control_insn is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:97]
ERROR: [VRFC 10-91] r1sel is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:100]
ERROR: [VRFC 10-91] pc is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:103]
ERROR: [VRFC 10-91] is_store is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:156]
ERROR: [VRFC 10-91] is_load is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:158]
ERROR: [VRFC 10-91] is_store is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:159]
ERROR: [VRFC 10-91] next_pc is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:171]
ERROR: [VRFC 10-91] pc is not declared [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:172]
ERROR: [VRFC 10-1040] module lc4_processor ignored due to previous errors [/home/cis371/cis371/lab3/lab_3/lab_3.srcs/sources_1/new/lc4_pipeline.v:6]
