
Generated by Fabric Compiler ( version 2019.1-patch2 <build 42169> ) at Tue May  7 16:42:15 2019

Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
sys_clk                       20.000                   {0 10}           Declared                 420
pll_50_400|clkout3_inferred_clock
                            1000.000                  {0 500}           Declared                 339
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 110
ipsl_phy_io_Z8|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|ioclk_01_inferred_clock
                            1000.000                  {0 500}           Declared                  19
ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|ioclk_02_inferred_clock
                            1000.000                  {0 500}           Declared                   2
ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z8|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z8|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
video_pll|clkout0_inferred_clock
                            1000.000                  {0 500}           Declared                 214
video_pll|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                  49
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                        pll_50_400|clkout3_inferred_clock
Inferred_clkgroup_1            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_2            asynchronous                  ipsl_phy_io_Z8|IOCLK_DIV_inferred_clock
Inferred_clkgroup_3            asynchronous ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_4            asynchronous                   ipsl_phy_io_Z8|ioclk_01_inferred_clock
Inferred_clkgroup_5            asynchronous ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_6            asynchronous ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_7            asynchronous ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_8            asynchronous                   ipsl_phy_io_Z8|ioclk_02_inferred_clock
Inferred_clkgroup_9            asynchronous ipsl_phy_io_Z8|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_10           asynchronous                 ipsl_phy_io_Z8|dqs0_clk_r_inferred_clock
Inferred_clkgroup_11           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_12           asynchronous              ipsl_phy_io_Z8|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_13           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_14           asynchronous                   ipsl_phy_io_Z8|dqs_90_0_inferred_clock
Inferred_clkgroup_15           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_16           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_17           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_18           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_19           asynchronous          ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_20           asynchronous                 ipsl_phy_io_Z8|dqs_clkw_0_inferred_clock
Inferred_clkgroup_21           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_22           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_23           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_24           asynchronous            ipsl_phy_io_Z8|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_25           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_26           asynchronous             ipsl_phy_io_Z8|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_27           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_28           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_29           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_30           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_31           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_32           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_33           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_34           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_35           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_36           asynchronous                   ipsl_phy_io_Z8|dqs_90_1_inferred_clock
Inferred_clkgroup_37           asynchronous                 ipsl_phy_io_Z8|dqs1_clk_r_inferred_clock
Inferred_clkgroup_38           asynchronous              ipsl_phy_io_Z8|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_39           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_40           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_41           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_42           asynchronous                 ipsl_phy_io_Z8|dqs_clkw_1_inferred_clock
Inferred_clkgroup_43           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_44           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_45           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_46           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_47           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_48           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_49           asynchronous            ipsl_phy_io_Z8|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_50           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_51           asynchronous             ipsl_phy_io_Z8|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_52           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_53           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_54           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_55           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_56           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_57           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_58           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_59           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_60           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_61           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_62           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_63           asynchronous            ipsl_phy_io_Z8|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_64           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_65           asynchronous             ipsl_phy_io_Z8|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_66           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_67           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_68           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_69           asynchronous         ipsl_phy_io_Z8|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_70           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Inferred_clkgroup_71           asynchronous                         video_pll|clkout0_inferred_clock
Inferred_clkgroup_72           asynchronous                         video_pll|clkout1_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
sys_clk                      50.000 MHz     141.583 MHz         20.000          7.063         12.937
pll_50_400|clkout3_inferred_clock
                              1.000 MHz     157.654 MHz       1000.000          6.343        993.657
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     130.651 MHz       1000.000          7.654        992.346
ipsl_phy_io_Z8|ioclk_01_inferred_clock
                              1.000 MHz    1782.531 MHz       1000.000          0.561        999.439
video_pll|clkout0_inferred_clock
                              1.000 MHz     148.434 MHz       1000.000          6.737        993.263
video_pll|clkout1_inferred_clock
                              1.000 MHz     336.361 MHz       1000.000          2.973        997.027
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sd_card_bmp_m0/bmp_read_m0/bmp_data[7]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_113/CLK                                         0.000       4.339 r      sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_113/Q0                   tco                    0.247       4.586 r      sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.582       5.168        sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt [0]
                                                         0.417       5.585 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_0_cin/gateop_A2/Cout
                                                         0.000       5.585        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_1/n6
CLMA_102_116/COUT                 td                     0.065       5.650 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.650        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_3/n6
                                                         0.065       5.715 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_3/gateop_A2/Cout
                                                         0.000       5.715        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_5/n6
CLMA_102_120/COUT                 td                     0.065       5.780 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.780        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_7/n6
                                                         0.065       5.845 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_7/gateop_A2/Cout
                                                         0.000       5.845        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_9/n6
CLMA_102_124/COUT                 td                     0.065       5.910 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.910        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_11/n6
                                                         0.065       5.975 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_11/gateop_A2/Cout
                                                         0.000       5.975        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_13/n6
CLMA_102_128/COUT                 td                     0.065       6.040 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.040        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_15/n6
                                                         0.065       6.105 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_15/gateop_A2/Cout
                                                         0.000       6.105        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_17/n6
CLMA_102_132/COUT                 td                     0.065       6.170 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.170        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_19/n6
                                                         0.065       6.235 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_19/gateop_A2/Cout
                                                         0.000       6.235        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_21/n6
CLMA_102_136/COUT                 td                     0.065       6.300 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.300        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_23/n6
                                                         0.065       6.365 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_23/gateop_A2/Cout
                                                         0.000       6.365        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_25/n6
CLMA_102_140/COUT                 td                     0.065       6.430 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.430        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_27/n6
                                                         0.065       6.495 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_27/gateop_A2/Cout
                                                         0.000       6.495        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_29/n6
CLMA_102_144/COUT                 td                     0.065       6.560 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.560        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_31/n6
CLMA_102_148/Y0                   td                     0.208       6.768 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_31/gateop_perm/Y
                                  net (fanout=3)         0.685       7.453        n10               
CLMA_82_148/Y1                    td                     0.158       7.611 r      sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2_0/gateop_perm/Z
                                  net (fanout=1)         0.856       8.467        sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2/n0
CLMA_98_125/Y2                    td                     0.218       8.685 r      sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2/gateop_perm/Z
                                  net (fanout=5)         0.936       9.621        sd_card_bmp_m0/bmp_read_m0/bmp_datace[8]/n0
CLMA_58_121/Y3                    td                     0.427      10.048 r      sd_card_bmp_m0/bmp_read_m0/bmp_datace[0]/gateop_perm/Z
                                  net (fanout=8)         1.044      11.092        sd_card_bmp_m0/bmp_read_m0/bmp_data[7]/n2
CLMA_58_73/CE                                                              r      sd_card_bmp_m0/bmp_read_m0/bmp_data[7]/opit_0_inv/CE

Data arrival time                                                   11.092        Logic Levels: 13  
                                                                                  Logic: 2.650ns(39.242%), Route: 4.103ns(60.758%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_58_73/CLK                                                      24.339 r      sd_card_bmp_m0/bmp_read_m0/bmp_data[7]/opit_0_inv/CLK
Setup time                                              -0.310      24.029                          

Data required time                                                  24.029                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.029                          
Data arrival time                                                  -11.092                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         12.937                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sd_card_bmp_m0/bmp_read_m0/bmp_data[6]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_113/CLK                                         0.000       4.339 r      sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_113/Q0                   tco                    0.247       4.586 r      sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.582       5.168        sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt [0]
                                                         0.417       5.585 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_0_cin/gateop_A2/Cout
                                                         0.000       5.585        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_1/n6
CLMA_102_116/COUT                 td                     0.065       5.650 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.650        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_3/n6
                                                         0.065       5.715 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_3/gateop_A2/Cout
                                                         0.000       5.715        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_5/n6
CLMA_102_120/COUT                 td                     0.065       5.780 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.780        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_7/n6
                                                         0.065       5.845 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_7/gateop_A2/Cout
                                                         0.000       5.845        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_9/n6
CLMA_102_124/COUT                 td                     0.065       5.910 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.910        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_11/n6
                                                         0.065       5.975 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_11/gateop_A2/Cout
                                                         0.000       5.975        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_13/n6
CLMA_102_128/COUT                 td                     0.065       6.040 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.040        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_15/n6
                                                         0.065       6.105 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_15/gateop_A2/Cout
                                                         0.000       6.105        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_17/n6
CLMA_102_132/COUT                 td                     0.065       6.170 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.170        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_19/n6
                                                         0.065       6.235 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_19/gateop_A2/Cout
                                                         0.000       6.235        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_21/n6
CLMA_102_136/COUT                 td                     0.065       6.300 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.300        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_23/n6
                                                         0.065       6.365 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_23/gateop_A2/Cout
                                                         0.000       6.365        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_25/n6
CLMA_102_140/COUT                 td                     0.065       6.430 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.430        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_27/n6
                                                         0.065       6.495 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_27/gateop_A2/Cout
                                                         0.000       6.495        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_29/n6
CLMA_102_144/COUT                 td                     0.065       6.560 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.560        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_31/n6
CLMA_102_148/Y0                   td                     0.208       6.768 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_31/gateop_perm/Y
                                  net (fanout=3)         0.685       7.453        n10               
CLMA_82_148/Y1                    td                     0.158       7.611 r      sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2_0/gateop_perm/Z
                                  net (fanout=1)         0.856       8.467        sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2/n0
CLMA_98_125/Y2                    td                     0.218       8.685 r      sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2/gateop_perm/Z
                                  net (fanout=5)         0.936       9.621        sd_card_bmp_m0/bmp_read_m0/bmp_datace[8]/n0
CLMA_58_121/Y3                    td                     0.427      10.048 r      sd_card_bmp_m0/bmp_read_m0/bmp_datace[0]/gateop_perm/Z
                                  net (fanout=8)         1.044      11.092        sd_card_bmp_m0/bmp_read_m0/bmp_data[7]/n2
CLMA_58_73/CE                                                              r      sd_card_bmp_m0/bmp_read_m0/bmp_data[6]/opit_0_inv/CE

Data arrival time                                                   11.092        Logic Levels: 13  
                                                                                  Logic: 2.650ns(39.242%), Route: 4.103ns(60.758%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_58_73/CLK                                                      24.339 r      sd_card_bmp_m0/bmp_read_m0/bmp_data[6]/opit_0_inv/CLK
Setup time                                              -0.310      24.029                          

Data required time                                                  24.029                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.029                          
Data arrival time                                                  -11.092                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         12.937                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sd_card_bmp_m0/bmp_read_m0/bmp_data[5]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_106_113/CLK                                         0.000       4.339 r      sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMA_106_113/Q0                   tco                    0.247       4.586 r      sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.582       5.168        sd_card_bmp_m0/bmp_read_m0/bmp_len_cnt [0]
                                                         0.417       5.585 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_0_cin/gateop_A2/Cout
                                                         0.000       5.585        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_1/n6
CLMA_102_116/COUT                 td                     0.065       5.650 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.650        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_3/n6
                                                         0.065       5.715 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_3/gateop_A2/Cout
                                                         0.000       5.715        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_5/n6
CLMA_102_120/COUT                 td                     0.065       5.780 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_5/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.780        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_7/n6
                                                         0.065       5.845 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_7/gateop_A2/Cout
                                                         0.000       5.845        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_9/n6
CLMA_102_124/COUT                 td                     0.065       5.910 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_9/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.910        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_11/n6
                                                         0.065       5.975 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_11/gateop_A2/Cout
                                                         0.000       5.975        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_13/n6
CLMA_102_128/COUT                 td                     0.065       6.040 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.040        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_15/n6
                                                         0.065       6.105 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_15/gateop_A2/Cout
                                                         0.000       6.105        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_17/n6
CLMA_102_132/COUT                 td                     0.065       6.170 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.170        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_19/n6
                                                         0.065       6.235 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_19/gateop_A2/Cout
                                                         0.000       6.235        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_21/n6
CLMA_102_136/COUT                 td                     0.065       6.300 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.300        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_23/n6
                                                         0.065       6.365 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_23/gateop_A2/Cout
                                                         0.000       6.365        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_25/n6
CLMA_102_140/COUT                 td                     0.065       6.430 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_25/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.430        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_27/n6
                                                         0.065       6.495 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_27/gateop_A2/Cout
                                                         0.000       6.495        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_29/n6
CLMA_102_144/COUT                 td                     0.065       6.560 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_29/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.560        sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_31/n6
CLMA_102_148/Y0                   td                     0.208       6.768 r      sd_card_bmp_m0/bmp_read_m0/un5_bmp_data_valid_cry_31/gateop_perm/Y
                                  net (fanout=3)         0.685       7.453        n10               
CLMA_82_148/Y1                    td                     0.158       7.611 r      sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2_0/gateop_perm/Z
                                  net (fanout=1)         0.856       8.467        sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2/n0
CLMA_98_125/Y2                    td                     0.218       8.685 r      sd_card_bmp_m0/bmp_read_m0/bmp_data_valid_i_0_o2/gateop_perm/Z
                                  net (fanout=5)         0.936       9.621        sd_card_bmp_m0/bmp_read_m0/bmp_datace[8]/n0
CLMA_58_121/Y3                    td                     0.427      10.048 r      sd_card_bmp_m0/bmp_read_m0/bmp_datace[0]/gateop_perm/Z
                                  net (fanout=8)         1.044      11.092        sd_card_bmp_m0/bmp_read_m0/bmp_data[7]/n2
CLMA_58_73/CE                                                              r      sd_card_bmp_m0/bmp_read_m0/bmp_data[5]/opit_0_inv/CE

Data arrival time                                                   11.092        Logic Levels: 13  
                                                                                  Logic: 2.650ns(39.242%), Route: 4.103ns(60.758%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.339      24.339                          

CLMA_58_73/CLK                                                      24.339 r      sd_card_bmp_m0/bmp_read_m0/bmp_data[5]/opit_0_inv/CLK
Setup time                                              -0.310      24.029                          

Data required time                                                  24.029                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.029                          
Data arrival time                                                  -11.092                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         12.937                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[7]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_50_101/CLK                                          0.000       4.339 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
CLMA_50_101/Q1                    tco                    0.248       4.587 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/Q
                                  net (fanout=1)         0.272       4.859        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/wrptr1 [7]
CLMS_54_101/M0                                                             f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[7]/opit_0/D

Data arrival time                                                    4.859        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.692%), Route: 0.272ns(52.308%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_54_101/CLK                                                      4.339 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[7]/opit_0/CLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.859                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.119                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[30]/opit_0_inv_A2Q21/CLK
Endpoint    : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[29]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_90_188/CLK                                          0.000       4.339 r      sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[30]/opit_0_inv_A2Q21/CLK
CLMA_90_188/Q2                    tco                    0.248       4.587 f      sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[30]/opit_0_inv_A2Q21/Q0
                                  net (fanout=2)         0.272       4.859        sd_card_bmp_m0/dsp_join_kb_16 [29]
CLMS_86_189/M2                                                             f      sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[29]/opit_0_inv/D

Data arrival time                                                    4.859        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.692%), Route: 0.272ns(52.308%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_86_189/CLK                                                      4.339 r      sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[29]/opit_0_inv/CLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.859                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.119                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[30]/opit_0_inv_A2Q21/CLK
Endpoint    : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[30]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_90_188/CLK                                          0.000       4.339 r      sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[30]/opit_0_inv_A2Q21/CLK
CLMA_90_188/Q3                    tco                    0.245       4.584 f      sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr[30]/opit_0_inv_A2Q21/Q1
                                  net (fanout=2)         0.285       4.869        sd_card_bmp_m0/dsp_join_kb_16 [30]
CLMS_86_189/AD                                                             f      sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[30]/opit_0_inv/D

Data arrival time                                                    4.869        Logic Levels: 1   
                                                                                  Logic: 0.245ns(46.226%), Route: 0.285ns(53.774%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_86_189/CLK                                                      4.339 r      sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[30]/opit_0_inv/CLK
Hold time                                                0.401       4.740                          

Data required time                                                   4.740                          
----------------------------------------------------------------------------------------------------
Data required time                                                   4.740                          
Data arrival time                                                   -4.869                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/L1
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL39_RX_DATA[0]   tco                    1.338       3.590 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/RLAST_1
                                  net (fanout=3)         1.442       5.032        s00_axi_rlast     
CLMS_66_85/Y0                     td                     0.420       5.452 r      u_aq_axi_master/rd_state_ns_a3_1[5]/gateop_perm/Z
                                  net (fanout=3)         1.109       6.561        u_aq_axi_master/rd_state_ns[1]/n1
                                                         0.417       6.978 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_11_cin/gateop_A2/Cout
                                                         0.000       6.978        u_aq_axi_master/reg_rd_adrs_8_0_cry_11_Z
CLMS_26_69/COUT                   td                     0.065       7.043 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_12/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.043        u_aq_axi_master/reg_rd_adrs_8_0_cry_13_Z
                                                         0.065       7.108 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_14/gateop_A2/Cout
                                                         0.000       7.108        u_aq_axi_master/reg_rd_adrs_8_0_cry_15_Z
CLMS_26_73/COUT                   td                     0.065       7.173 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_16/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.173        u_aq_axi_master/reg_rd_adrs_8_0_cry_17_Z
                                                         0.065       7.238 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_18/gateop_A2/Cout
                                                         0.000       7.238        u_aq_axi_master/reg_rd_adrs_8_0_cry_19_Z
CLMS_26_77/COUT                   td                     0.065       7.303 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_20/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.303        u_aq_axi_master/reg_rd_adrs_8_0_cry_21_Z
                                                         0.065       7.368 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_22/gateop_A2/Cout
                                                         0.000       7.368        u_aq_axi_master/reg_rd_adrs_8_0_cry_23_Z
CLMS_26_81/COUT                   td                     0.065       7.433 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_24/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.433        u_aq_axi_master/reg_rd_adrs_8_0_cry_25_Z
CLMS_26_85/Y1                     td                     0.304       7.737 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_26/gateop_A2/Y1
                                  net (fanout=1)         0.581       8.318        u_aq_axi_master/reg_rd_adrs_8[27]/n2
CLMA_30_80/C1                                                              r      u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/L1

Data arrival time                                                    8.318        Logic Levels: 7   
                                                                                  Logic: 2.934ns(48.368%), Route: 3.132ns(51.632%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_30_80/CLK                                                    1002.252 r      u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.277    1001.975                          

Data required time                                                1001.975                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.975                          
Data arrival time                                                   -8.318                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/L1
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL39_RX_DATA[0]   tco                    1.338       3.590 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/RLAST_1
                                  net (fanout=3)         1.442       5.032        s00_axi_rlast     
CLMS_66_85/Y0                     td                     0.420       5.452 r      u_aq_axi_master/rd_state_ns_a3_1[5]/gateop_perm/Z
                                  net (fanout=3)         1.109       6.561        u_aq_axi_master/rd_state_ns[1]/n1
                                                         0.417       6.978 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_11_cin/gateop_A2/Cout
                                                         0.000       6.978        u_aq_axi_master/reg_rd_adrs_8_0_cry_11_Z
CLMS_26_69/COUT                   td                     0.065       7.043 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_12/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.043        u_aq_axi_master/reg_rd_adrs_8_0_cry_13_Z
                                                         0.065       7.108 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_14/gateop_A2/Cout
                                                         0.000       7.108        u_aq_axi_master/reg_rd_adrs_8_0_cry_15_Z
CLMS_26_73/COUT                   td                     0.065       7.173 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_16/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.173        u_aq_axi_master/reg_rd_adrs_8_0_cry_17_Z
                                                         0.065       7.238 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_18/gateop_A2/Cout
                                                         0.000       7.238        u_aq_axi_master/reg_rd_adrs_8_0_cry_19_Z
CLMS_26_77/COUT                   td                     0.065       7.303 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_20/gateop_A2/Cout
                                  net (fanout=1)         0.000       7.303        u_aq_axi_master/reg_rd_adrs_8_0_cry_21_Z
                                                         0.065       7.368 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_22/gateop_A2/Cout
                                                         0.000       7.368        u_aq_axi_master/reg_rd_adrs_8_0_cry_23_Z
CLMS_26_81/Y2                     td                     0.197       7.565 r      u_aq_axi_master/reg_rd_adrs_8_0_cry_24/gateop_A2/Y0
                                  net (fanout=1)         0.743       8.308        u_aq_axi_master/reg_rd_adrs_8[24]/n2
CLMA_30_80/B1                                                              r      u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/L1

Data arrival time                                                    8.308        Logic Levels: 6   
                                                                                  Logic: 2.762ns(45.608%), Route: 3.294ns(54.392%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_30_80/CLK                                                    1002.252 r      u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.281    1001.971                          

Data required time                                                1001.971                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.971                          
Data arrival time                                                   -8.308                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWVALID_1
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_50_84/CLK                                           0.000       2.252 r      u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
CLMA_50_84/Q1                     tco                    0.247       2.499 r      u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         1.480       3.979        s00_axi_awvalid   
HMEMC_16_1/SRB_IOL42_LRS                                                   r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWVALID_1

Data arrival time                                                    3.979        Logic Levels: 1   
                                                                                  Logic: 0.247ns(14.302%), Route: 1.480ns(85.698%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                      1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -4.557     997.695                          

Data required time                                                 997.695                          
----------------------------------------------------------------------------------------------------
Data required time                                                 997.695                          
Data arrival time                                                   -3.979                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.716                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_57/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1]/opit_0_inv_L5Q_perm/CLK
CLMS_38_57/Q0                     tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.201       2.701        dsp_join_kb_10[10]
CLMS_38_65/M2                                                              f      u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv/D

Data arrival time                                                    2.701        Logic Levels: 1   
                                                                                  Logic: 0.248ns(55.234%), Route: 0.201ns(44.766%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_65/CLK                                                       2.252 r      u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.701                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.048                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_56/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0]/opit_0_inv_L5Q_perm/CLK
CLMA_38_56/Q2                     tco                    0.248       2.500 f      frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.291       2.791        dsp_join_kb_10[9] 
CLMS_38_65/M0                                                              f      u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv/D

Data arrival time                                                    2.791        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.011%), Route: 0.291ns(53.989%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_65/CLK                                                       2.252 r      u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.791                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.138                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_85/CLK                                           0.000       2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
CLMS_54_85/Q0                     tco                    0.248       2.500 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/Q
                                  net (fanout=1)         0.397       2.897        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/rwptr1 [1]
CLMS_54_89/M3                                                              f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/D

Data arrival time                                                    2.897        Logic Levels: 1   
                                                                                  Logic: 0.248ns(38.450%), Route: 0.397ns(61.550%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_89/CLK                                                       2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.897                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_128/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMA_30_128/Q3                    tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=110)       0.650       3.147        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]
CLMA_38_136/Y0                    td                     0.306       3.453 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.261       3.714        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMA_38_136/Y2                    td                     0.218       3.932 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.216       5.148        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_26_96/Y2                     td                     0.218       5.366 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.322       6.688        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    6.688        Logic Levels: 4   
                                                                                  Logic: 0.987ns(22.250%), Route: 3.449ns(77.750%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.218     999.034                          

Data required time                                                 999.034                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.034                          
Data arrival time                                                   -6.688                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[3]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_136/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q/CLK
CLMA_30_136/Q3                    tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q/Q
                                  net (fanout=104)       1.246       3.743        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [5]
CLMA_58_120/Y6AB                  td                     0.309       4.052 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_25_33/LUT6_inst_perm/Z
                                  net (fanout=1)         0.589       4.641        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_25_33_Z
CLMA_38_120/Y0                    td                     0.216       4.857 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_233mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         0.641       5.498        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [36]
CLMA_26_116/Y1                    td                     0.203       5.701 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[3]/gateop_perm/Z
                                  net (fanout=1)         2.068       7.769        u_ipsl_hmemc_top/ddrc_paddr [3]
HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[3]

Data arrival time                                                    7.769        Logic Levels: 4   
                                                                                  Logic: 0.973ns(17.636%), Route: 4.544ns(82.364%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.736    1000.516                          

Data required time                                                1000.516                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.516                          
Data arrival time                                                   -7.769                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_136/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q/CLK
CLMA_30_136/Q3                    tco                    0.245       2.497 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q/Q
                                  net (fanout=104)       1.423       3.920        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [5]
CLMA_50_108/Y6AB                  td                     0.325       4.245 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_29_37/LUT6_inst_perm/Z
                                  net (fanout=1)         0.574       4.819        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_29_37_Z
CLMA_50_108/Y2                    td                     0.165       4.984 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_237mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         0.422       5.406        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [40]
CLMS_46_109/Y1                    td                     0.158       5.564 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[7]/gateop_perm/Z
                                  net (fanout=1)         1.733       7.297        u_ipsl_hmemc_top/ddrc_paddr [7]
HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]

Data arrival time                                                    7.297        Logic Levels: 4   
                                                                                  Logic: 0.893ns(17.701%), Route: 4.152ns(82.299%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -2.033    1000.219                          

Data required time                                                1000.219                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.219                          
Data arrival time                                                   -7.297                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_26_132/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
CLMA_26_132/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/Q
                                  net (fanout=5)         0.288       2.788        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/n0
CLMS_26_129/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/D

Data arrival time                                                    2.788        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.269%), Route: 0.288ns(53.731%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_26_129/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.788                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_26_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
CLMA_26_148/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.403       2.903        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/dll_update_ack_rst_ctrl
CLMS_26_149/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

Data arrival time                                                    2.903        Logic Levels: 1   
                                                                                  Logic: 0.248ns(38.095%), Route: 0.403ns(61.905%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_26_149/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.903                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_26_177/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
CLMS_26_177/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/Q
                                  net (fanout=3)         0.412       2.912        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [6]
CLMS_26_177/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/D

Data arrival time                                                    2.912        Logic Levels: 1   
                                                                                  Logic: 0.248ns(37.576%), Route: 0.412ns(62.424%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_26_177/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.912                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z8|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z8|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z8|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.464       0.529 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.529        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.529        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.088    1000.088                          

IOL_7_10/CLK_IO                                                   1000.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120     999.968                          

Data required time                                                 999.968                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.968                          
Data arrival time                                                   -0.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z8|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z8|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z8|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.065       0.065                          

DQSL_6_24/CLK_IO                                         0.000       0.065 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.476       0.541 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.541        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.541        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z8|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.088       0.088                          

IOL_7_10/CLK_IO                                                      0.088 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.014                          

Data required time                                                   0.014                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.014                          
Data arrival time                                                   -0.541                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_126_168/CLK                                         0.000       2.650 r      dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/CLK
CLMA_126_168/Q1                   tco                    0.247       2.897 r      dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.437       3.334        dvi_encoder_m0/encg/n0q_m[2]/n2
CLMS_126_177/Y0                   td                     0.163       3.497 r      dvi_encoder_m0/encg/un4_decision2_3/gateop_perm/Z
                                  net (fanout=1)         0.261       3.758        dvi_encoder_m0/encg/un4_decision2_3_Z
CLMS_126_177/Y2                   td                     0.218       3.976 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         0.594       4.570        dvi_encoder_m0/encg/decision2/n4
CLMA_130_192/Y0                   td                     0.216       4.786 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=7)         0.693       5.479        dvi_encoder_m0/encg/decision2_Z
CLMA_118_181/Y0                   td                     0.306       5.785 r      dvi_encoder_m0/encg/cnt_1_sqmuxa/gateop_perm/Z
                                  net (fanout=6)         0.830       6.615        dvi_encoder_m0/encg/cnt_1_sqmuxa_Z
CLMA_126_196/Y0                   td                     0.163       6.778 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         0.260       7.038        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_126_196/Y1                   td                     0.203       7.241 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.566       7.807        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMA_130_193/Y3                   td                     0.636       8.443 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.420       8.863        dvi_encoder_m0/encg/un10_4_Z [2]
CLMA_134_196/COUT                 td                     0.346       9.209 r      dvi_encoder_m0/encg/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       9.209        dvi_encoder_m0/encg/un10_cry_3/n6
CLMA_134_200/CIN                                                           r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    9.209        Logic Levels: 9   
                                                                                  Logic: 2.498ns(38.085%), Route: 4.061ns(61.915%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.650    1002.650                          

CLMA_134_200/CLK                                                  1002.650 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.472                          

Data required time                                                1002.472                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.472                          
Data arrival time                                                   -9.209                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.263                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_102_208/CLK                                         0.000       2.650 r      dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
CLMA_102_208/Q0                   tco                    0.247       2.897 r      dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                  net (fanout=5)         0.601       3.498        dvi_encoder_m0/encr/n1q_m [1]
CLMA_98_208/Y1                    td                     0.158       3.656 r      dvi_encoder_m0/encr/un4_decision3_ac0_3_0/gateop_perm/Z
                                  net (fanout=1)         0.622       4.278        dvi_encoder_m0/encr/un4_decision3_c4/n4
CLMA_98_208/Y0                    td                     0.216       4.494 r      dvi_encoder_m0/encr/un4_decision3_c4/gateop_perm/Z
                                  net (fanout=1)         0.419       4.913        dvi_encoder_m0/encr/un4_decision3_c4_0
CLMA_98_212/Y0                    td                     0.216       5.129 r      dvi_encoder_m0/encr/un1_decision3[0]/gateop_perm/Z
                                  net (fanout=4)         0.439       5.568        dvi_encoder_m0/encr/N_451
CLMA_106_217/Y3                   td                     0.310       5.878 r      dvi_encoder_m0/encr/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.582       6.460        dvi_encoder_m0/encr/n1q_m_m[0]/n1
CLMS_94_217/Y2                    td                     0.218       6.678 r      dvi_encoder_m0/encr/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         0.260       6.938        dvi_encoder_m0/encr/un1_n1q_m_iv_0 [1]
CLMS_94_217/Y0                    td                     0.216       7.154 r      dvi_encoder_m0/encr/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.738       7.892        dvi_encoder_m0/encr/un10_4_cry_1/n2
CLMA_98_220/Y3                    td                     0.636       8.528 r      dvi_encoder_m0/encr/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.263       8.791        dvi_encoder_m0/encr/un10_4_Z [2]
CLMA_98_221/COUT                  td                     0.346       9.137 r      dvi_encoder_m0/encr/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       9.137        dvi_encoder_m0/encr/un10_cry_2_Z
CLMA_98_225/CIN                                                            r      dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    9.137        Logic Levels: 9   
                                                                                  Logic: 2.563ns(39.510%), Route: 3.924ns(60.490%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.650    1002.650                          

CLMA_98_225/CLK                                                   1002.650 r      dvi_encoder_m0/encr/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.178    1002.472                          

Data required time                                                1002.472                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.472                          
Data arrival time                                                   -9.137                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.335                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I11
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_126_168/CLK                                         0.000       2.650 r      dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/CLK
CLMA_126_168/Q1                   tco                    0.247       2.897 r      dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.437       3.334        dvi_encoder_m0/encg/n0q_m[2]/n2
CLMS_126_177/Y0                   td                     0.163       3.497 r      dvi_encoder_m0/encg/un4_decision2_3/gateop_perm/Z
                                  net (fanout=1)         0.261       3.758        dvi_encoder_m0/encg/un4_decision2_3_Z
CLMS_126_177/Y2                   td                     0.218       3.976 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         0.594       4.570        dvi_encoder_m0/encg/decision2/n4
CLMA_130_192/Y0                   td                     0.216       4.786 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=7)         0.693       5.479        dvi_encoder_m0/encg/decision2_Z
CLMA_118_181/Y0                   td                     0.306       5.785 r      dvi_encoder_m0/encg/cnt_1_sqmuxa/gateop_perm/Z
                                  net (fanout=6)         0.830       6.615        dvi_encoder_m0/encg/cnt_1_sqmuxa_Z
CLMA_126_196/Y0                   td                     0.163       6.778 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         0.260       7.038        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_126_196/Y1                   td                     0.203       7.241 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.566       7.807        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMA_130_193/COUT                 td                     0.462       8.269 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.269        dvi_encoder_m0/encg/un10_4_cry_2_Z
CLMA_130_197/Y1                   td                     0.304       8.573 r      dvi_encoder_m0/encg/un10_4_cry_3/gateop_A2/Y1
                                  net (fanout=2)         0.423       8.996        dvi_encoder_m0/encg/un10_s_4/n4
CLMA_134_200/B1                                                            r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I11

Data arrival time                                                    8.996        Logic Levels: 9   
                                                                                  Logic: 2.282ns(35.960%), Route: 4.064ns(64.040%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.650    1002.650                          

CLMA_134_200/CLK                                                  1002.650 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.281    1002.369                          

Data required time                                                1002.369                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.369                          
Data arrival time                                                   -8.996                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        993.373                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_85/CLK                                           0.000       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
CLMS_66_85/Q2                     tco                    0.248       2.898 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                  net (fanout=1)         0.287       3.185        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/rwptr1 [4]
CLMS_66_93/M0                                                              f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/D

Data arrival time                                                    3.185        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.355%), Route: 0.287ns(53.645%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_93/CLK                                                       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.185                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.134                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[8]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_70_100/CLK                                          0.000       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
CLMA_70_100/Q0                    tco                    0.248       2.898 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                  net (fanout=1)         0.287       3.185        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/rwptr1 [8]
CLMS_66_105/M2                                                             f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[8]/opit_0/D

Data arrival time                                                    3.185        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.355%), Route: 0.287ns(53.645%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_105/CLK                                                      2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[8]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.185                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.134                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_70_108/CLK                                          0.000       2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
CLMA_70_108/Q2                    tco                    0.248       2.898 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                  net (fanout=1)         0.323       3.221        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/rwptr1 [5]
CLMS_66_105/M1                                                             f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/D

Data arrival time                                                    3.221        Logic Levels: 1   
                                                                                  Logic: 0.248ns(43.433%), Route: 0.323ns(56.567%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_66_105/CLK                                                      2.650 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[5]/opit_0/CLK
Hold time                                                0.401       3.051                          

Data required time                                                   3.051                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.051                          
Data arrival time                                                   -3.221                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.170                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_118_213/CLK                                         0.000       2.650 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
CLMA_118_213/Q0                   tco                    0.247       2.897 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.863       4.760        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
CLMA_146_313/Y0                   td                     0.251       5.011 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h_i[0]/opit_0/Z
                                  net (fanout=1)         0.508       5.519        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/ntDI [0]
IOL_151_337/TX_DATA[0]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

Data arrival time                                                    5.519        Logic Levels: 2   
                                                                                  Logic: 0.498ns(17.358%), Route: 2.371ns(82.642%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_337/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.519                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.027                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_126_204/CLK                                         0.000       2.650 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
CLMA_126_204/Q2                   tco                    0.247       2.897 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.794       4.691        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
CLMA_146_313/Y1                   td                     0.235       4.926 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l_i[0]/opit_0/Z
                                  net (fanout=1)         0.499       5.425        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/ntDI [1]
IOL_151_337/TX_DATA[1]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

Data arrival time                                                    5.425        Logic Levels: 2   
                                                                                  Logic: 0.482ns(17.369%), Route: 2.293ns(82.631%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_337/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.425                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.121                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMA_118_209/CLK                                         0.000       2.650 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
CLMA_118_209/Q1                   tco                    0.247       2.897 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.829       4.726        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
CLMS_142_301/Y0                   td                     0.251       4.977 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l_i[0]/opit_0/Z
                                  net (fanout=1)         0.394       5.371        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/ntDI [1]
IOL_151_321/TX_DATA[1]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

Data arrival time                                                    5.371        Logic Levels: 2   
                                                                                  Logic: 0.498ns(18.302%), Route: 2.223ns(81.698%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.669    1002.669                          

IOL_151_321/CLK_SYS                                               1002.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
Setup time                                              -0.123    1002.546                          

Data required time                                                1002.546                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.546                          
Data arrival time                                                   -5.371                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.175                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_146_296/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
CLMA_146_296/Q2                   tco                    0.248       2.917 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                  net (fanout=1)         0.151       3.068        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2]
CLMA_146_296/M0                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

Data arrival time                                                    3.068        Logic Levels: 1   
                                                                                  Logic: 0.248ns(62.155%), Route: 0.151ns(37.845%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_146_296/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
Hold time                                               -0.024       2.645                          

Data required time                                                   2.645                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.645                          
Data arrival time                                                   -3.068                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.423                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_146_297/CLK                                         0.000       2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
CLMA_146_297/Q0                   tco                    0.248       2.917 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         0.151       3.068        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
CLMA_146_296/M1                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

Data arrival time                                                    3.068        Logic Levels: 1   
                                                                                  Logic: 0.248ns(62.155%), Route: 0.151ns(37.845%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.669       2.669                          

CLMA_146_296/CLK                                                     2.669 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Hold time                                               -0.025       2.644                          

Data required time                                                   2.644                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.644                          
Data arrival time                                                   -3.068                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.424                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_126_169/CLK                                         0.000       2.650 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
CLMS_126_169/Q2                   tco                    0.248       2.898 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/Q
                                  net (fanout=1)         0.164       3.062        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [2]
CLMS_126_169/D4                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4

Data arrival time                                                    3.062        Logic Levels: 1   
                                                                                  Logic: 0.248ns(60.194%), Route: 0.164ns(39.806%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.650       2.650                          

CLMS_126_169/CLK                                                     2.650 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/CLK
Hold time                                               -0.080       2.570                          

Data required time                                                   2.570                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.570                          
Data arrival time                                                   -3.062                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.492                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_54_68/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_54_68/Q3                     tco                    0.245       2.497 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.587       3.084        frame_read_write_m0/write_fifo_aclr
CLMA_58_85/RSCO                   td                     0.140       3.224 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[0]/opit_0/RSOUT
                                  net (fanout=4)         0.000       3.224        n51               
CLMA_58_89/RSCO                   td                     0.105       3.329 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/RSOUT
                                  net (fanout=1)         0.000       3.329        n50               
CLMA_58_93/RSCO                   td                     0.105       3.434 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.434        n49               
CLMA_58_97/RSCO                   td                     0.105       3.539 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=3)         0.000       3.539        n48               
CLMA_58_101/RSCO                  td                     0.105       3.644 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q/RSOUT
                                  net (fanout=4)         0.000       3.644        n47               
CLMA_58_105/RSCO                  td                     0.105       3.749 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       3.749        n46               
CLMA_58_109/RSCI                                                           r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

Data arrival time                                                    3.749        Logic Levels: 7   
                                                                                  Logic: 0.910ns(60.788%), Route: 0.587ns(39.212%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_109/CLK                                                   1002.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -3.749                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.855                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_54_68/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_54_68/Q3                     tco                    0.245       2.497 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.587       3.084        frame_read_write_m0/write_fifo_aclr
CLMA_58_85/RSCO                   td                     0.140       3.224 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[0]/opit_0/RSOUT
                                  net (fanout=4)         0.000       3.224        n51               
CLMA_58_89/RSCO                   td                     0.105       3.329 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/RSOUT
                                  net (fanout=1)         0.000       3.329        n50               
CLMA_58_93/RSCO                   td                     0.105       3.434 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       3.434        n49               
CLMA_58_97/RSCO                   td                     0.105       3.539 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_A2Q21/RSOUT
                                  net (fanout=3)         0.000       3.539        n48               
CLMA_58_101/RSCO                  td                     0.105       3.644 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q/RSOUT
                                  net (fanout=4)         0.000       3.644        n47               
CLMA_58_105/RSCO                  td                     0.105       3.749 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       3.749        n46               
CLMA_58_109/RSCI                                                           r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

Data arrival time                                                    3.749        Logic Levels: 7   
                                                                                  Logic: 0.910ns(60.788%), Route: 0.587ns(39.212%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_109/CLK                                                   1002.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -3.749                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.855                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_54_68/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_54_68/Q3                     tco                    0.245       2.497 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.713       3.210        frame_read_write_m0/write_fifo_aclr
CLMA_58_88/RSCO                   td                     0.140       3.350 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/RSOUT
                                  net (fanout=2)         0.000       3.350        n59               
CLMA_58_92/RSCO                   td                     0.105       3.455 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=3)         0.000       3.455        n58               
CLMA_58_96/RSCO                   td                     0.105       3.560 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[9]/opit_0/RSOUT
                                  net (fanout=5)         0.000       3.560        n57               
CLMA_58_100/RSCO                  td                     0.105       3.665 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[6]/opit_0/RSOUT
                                  net (fanout=6)         0.000       3.665        n56               
CLMA_58_104/RSCI                                                           r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

Data arrival time                                                    3.665        Logic Levels: 5   
                                                                                  Logic: 0.700ns(49.540%), Route: 0.713ns(50.460%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_104/CLK                                                   1002.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Recovery time                                           -0.648    1001.604                          

Data required time                                                1001.604                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.604                          
Data arrival time                                                   -3.665                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.939                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_54_68/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_54_68/Q3                     tco                    0.245       2.497 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.365       2.862        frame_read_write_m0/write_fifo_aclr
CLMS_54_85/RSCO                   td                     0.153       3.015 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[2]/opit_0/RSOUT
                                  net (fanout=4)         0.000       3.015        n45               
CLMS_54_89/RSCI                                                            f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/RS

Data arrival time                                                    3.015        Logic Levels: 2   
                                                                                  Logic: 0.398ns(52.163%), Route: 0.365ns(47.837%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_89/CLK                                                       2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.015                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.038                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_54_68/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_54_68/Q3                     tco                    0.245       2.497 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.365       2.862        frame_read_write_m0/write_fifo_aclr
CLMS_54_85/RSCO                   td                     0.153       3.015 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[2]/opit_0/RSOUT
                                  net (fanout=4)         0.000       3.015        n45               
CLMS_54_89/RSCI                                                            f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

Data arrival time                                                    3.015        Logic Levels: 2   
                                                                                  Logic: 0.398ns(52.163%), Route: 0.365ns(47.837%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_89/CLK                                                       2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.015                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.038                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_54_68/CLK                                           0.000       2.252 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_54_68/Q3                     tco                    0.245       2.497 f      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.365       2.862        frame_read_write_m0/write_fifo_aclr
CLMS_54_85/RSCO                   td                     0.153       3.015 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[2]/opit_0/RSOUT
                                  net (fanout=4)         0.000       3.015        n45               
CLMS_54_89/RSCI                                                            f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/RS

Data arrival time                                                    3.015        Logic Levels: 2   
                                                                                  Logic: 0.398ns(52.163%), Route: 0.365ns(47.837%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_54_89/CLK                                                       2.252 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[1]/opit_0/CLK
Removal time                                             0.725       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.015                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_INVQ_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=26)        1.096       3.595        u_ipsl_hmemc_top/global_reset
CLMA_26_124/RSCO                  td                     0.153       3.748 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/RSOUT
                                  net (fanout=2)         0.000       3.748        n154              
CLMA_26_128/RSCO                  td                     0.103       3.851 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=1)         0.000       3.851        n153              
CLMA_26_132/RSCO                  td                     0.103       3.954 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RSOUT
                                  net (fanout=3)         0.000       3.954        n152              
CLMA_26_136/RSCO                  td                     0.103       4.057 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       4.057        n151              
CLMA_26_140/RSCO                  td                     0.103       4.160 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.160        n150              
CLMA_26_144/RSCO                  td                     0.103       4.263 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.263        n149              
CLMA_26_148/RSCO                  td                     0.103       4.366 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       4.366        n148              
CLMA_26_152/RSCO                  td                     0.103       4.469 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.469        n147              
CLMA_26_156/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_INVQ_perm/RS

Data arrival time                                                    4.469        Logic Levels: 9   
                                                                                  Logic: 1.121ns(50.564%), Route: 1.096ns(49.436%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_26_156/CLK                                                   1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_INVQ_perm/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.469                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_INVQ_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=26)        1.096       3.595        u_ipsl_hmemc_top/global_reset
CLMA_26_124/RSCO                  td                     0.153       3.748 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/RSOUT
                                  net (fanout=2)         0.000       3.748        n154              
CLMA_26_128/RSCO                  td                     0.103       3.851 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=1)         0.000       3.851        n153              
CLMA_26_132/RSCO                  td                     0.103       3.954 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RSOUT
                                  net (fanout=3)         0.000       3.954        n152              
CLMA_26_136/RSCO                  td                     0.103       4.057 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       4.057        n151              
CLMA_26_140/RSCO                  td                     0.103       4.160 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.160        n150              
CLMA_26_144/RSCO                  td                     0.103       4.263 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.263        n149              
CLMA_26_148/RSCO                  td                     0.103       4.366 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       4.366        n148              
CLMA_26_152/RSCO                  td                     0.103       4.469 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.469        n147              
CLMA_26_156/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_INVQ_perm/RS

Data arrival time                                                    4.469        Logic Levels: 9   
                                                                                  Logic: 1.121ns(50.564%), Route: 1.096ns(49.436%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_26_156/CLK                                                   1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_INVQ_perm/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.469                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q0                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=26)        1.096       3.595        u_ipsl_hmemc_top/global_reset
CLMA_26_124/RSCO                  td                     0.153       3.748 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/RSOUT
                                  net (fanout=2)         0.000       3.748        n154              
CLMA_26_128/RSCO                  td                     0.103       3.851 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=1)         0.000       3.851        n153              
CLMA_26_132/RSCO                  td                     0.103       3.954 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RSOUT
                                  net (fanout=3)         0.000       3.954        n152              
CLMA_26_136/RSCO                  td                     0.103       4.057 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       4.057        n151              
CLMA_26_140/RSCO                  td                     0.103       4.160 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.160        n150              
CLMA_26_144/RSCO                  td                     0.103       4.263 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.263        n149              
CLMA_26_148/RSCO                  td                     0.103       4.366 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=4)         0.000       4.366        n148              
CLMA_26_152/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    4.366        Logic Levels: 8   
                                                                                  Logic: 1.018ns(48.155%), Route: 1.096ns(51.845%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_26_152/CLK                                                   1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/state[1]/opit_0_inv_L5Q_perm/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.366                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=26)        0.484       2.984        u_ipsl_hmemc_top/global_reset
CLMA_38_164/RSCO                  td                     0.140       3.124 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       3.124        n158              
CLMA_38_168/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/opit_0_inv/RS

Data arrival time                                                    3.124        Logic Levels: 2   
                                                                                  Logic: 0.388ns(44.495%), Route: 0.484ns(55.505%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_168/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.124                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=26)        0.484       2.984        u_ipsl_hmemc_top/global_reset
CLMA_38_164/RSCO                  td                     0.140       3.124 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       3.124        n158              
CLMA_38_168/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/RS

Data arrival time                                                    3.124        Logic Levels: 2   
                                                                                  Logic: 0.388ns(44.495%), Route: 0.484ns(55.505%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_168/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.124                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=26)        0.484       2.984        u_ipsl_hmemc_top/global_reset
CLMA_38_164/RSCO                  td                     0.140       3.124 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       3.124        n158              
CLMA_38_168/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/RS

Data arrival time                                                    3.124        Logic Levels: 2   
                                                                                  Logic: 0.388ns(44.495%), Route: 0.484ns(55.505%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_168/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.124                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.224                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CS_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : sd_ncs (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMS_78_165/CLK                                          0.000       4.339 r      sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CS_reg/opit_0_inv_L5Q_perm/CLK
CLMS_78_165/Q0                    tco                    0.248       4.587 f      sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CS_reg/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         2.557       7.144        sd_ncs_c          
IOL_151_37/DO                     td                     0.122       7.266 f      sd_ncs_obuf/opit_1/O
                                  net (fanout=1)         0.000       7.266        sd_ncs_obuf/ntO   
IOBS_152_37/PAD                   td                     2.720       9.986 f      sd_ncs_obuf/opit_0/O
                                  net (fanout=1)         0.073      10.059        nt_sd_ncs         
V14                                                                        f      sd_ncs (port)     

Data arrival time                                                   10.059        Logic Levels: 3   
                                                                                  Logic: 3.090ns(54.021%), Route: 2.630ns(45.979%)
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sd_mosi (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_98_168/CLK                                          0.000       4.339 r      sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift[7]/opit_0_inv_L5Q_perm/CLK
CLMA_98_168/Q3                    tco                    0.245       4.584 f      sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift[7]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         2.071       6.655        sd_mosi_c         
IOL_151_38/DO                     td                     0.122       6.777 f      sd_mosi_obuf/opit_1/O
                                  net (fanout=1)         0.000       6.777        sd_mosi_obuf/ntO  
IOBD_152_38/PAD                   td                     2.720       9.497 f      sd_mosi_obuf/opit_0/O
                                  net (fanout=1)         0.074       9.571        nt_sd_mosi        
U14                                                                        f      sd_mosi (port)    

Data arrival time                                                    9.571        Logic Levels: 3   
                                                                                  Logic: 3.087ns(59.002%), Route: 2.145ns(40.998%)
====================================================================================================

====================================================================================================

Startpoint  : sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/DCLK_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : sd_dclk (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.339       4.339                          

CLMA_54_152/CLK                                          0.000       4.339 r      sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/DCLK_reg/opit_0_inv_L5Q_perm/CLK
CLMA_54_152/Q0                    tco                    0.248       4.587 f      sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/DCLK_reg/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         1.839       6.426        sd_dclk_c         
IOL_151_109/DO                    td                     0.122       6.548 f      sd_dclk_obuf/opit_1/O
                                  net (fanout=1)         0.000       6.548        sd_dclk_obuf/ntO  
IOBS_152_109/PAD                  td                     2.720       9.268 f      sd_dclk_obuf/opit_0/O
                                  net (fanout=1)         0.142       9.410        nt_sd_dclk        
V13                                                                        f      sd_dclk (port)    

Data arrival time                                                    9.410        Logic Levels: 3   
                                                                                  Logic: 3.090ns(60.935%), Route: 1.981ns(39.065%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.580       0.614 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.614        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.614        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.463%), Route: 0.034ns(5.537%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.580       0.615 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.615        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.615        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.309%), Route: 0.035ns(5.691%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.580       0.616 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.616        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.616        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.156%), Route: 0.036ns(5.844%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
9.021       9.919           0.898           Low Pulse Width   DRM_62_124/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
9.021       9.919           0.898           Low Pulse Width   DRM_62_64/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
9.183       10.081          0.898           High Pulse Width  DRM_62_64/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_50_400|clkout3_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
496.734     499.984         3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
496.766     500.016         3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
499.086     499.984         0.898           High Pulse Width  DRM_62_124/CLKB[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_32i_64o_256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{pll_50_400|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
495.734     499.984         4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
495.766     500.016         4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
499.564     499.984         0.420           High Pulse Width  CLMS_26_125/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/CLK
====================================================================================================

{ipsl_phy_io_Z8|IOCLK_DIV_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.320     500.000         1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
498.320     500.000         1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{ipsl_phy_io_Z8|ioclk_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     499.999         0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
499.146     499.999         0.853           High Pulse Width  DQSL_6_96/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/IOCLK
499.146     499.999         0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z8|ioclk_02_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     499.999         0.853           High Pulse Width  DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
499.146     499.999         0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/IOCLK
499.148     500.001         0.853           Low Pulse Width   DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs0_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw290_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_90_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_ca_clk_r_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw_ca_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_90_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z8|dqs1_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw290_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_ca_clk_r_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw_ca_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_ca_clk_r_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z8|dqs_clkw_ca_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.450     499.870         0.420           High Pulse Width  CLMA_38_164/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/CLK
499.450     499.870         0.420           High Pulse Width  CLMA_38_164/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
499.472     499.892         0.420           High Pulse Width  CLMA_30_173/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step_0[0]/opit_0_inv/CLK
====================================================================================================

{video_pll|clkout0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.083     499.981         0.898           High Pulse Width  DRM_62_104/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
499.083     499.981         0.898           High Pulse Width  DRM_62_84/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
499.121     500.019         0.898           Low Pulse Width   DRM_62_84/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_32o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{video_pll|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.455     499.972         1.517           High Pulse Width  IOL_151_297/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
498.455     499.972         1.517           High Pulse Width  IOL_151_321/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
498.455     499.972         1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
Flow Command: report_timing 
Peak memory: 350,740,480 bytes
Total CPU  time to report_timing completion : 6.318 sec
Total real time to report_timing completion : 8.000 sec
