//uart_mapper
module uart_reg_mapper #(
    parameter _NUM_CHANNELS = 4,        // ï¿??å¤§PWMé€šé“æ•°é‡
    parameter _DAC_WIDTH    = 8,        // æ¯ä¸ªé€šé“çš„å¯„å­˜å™¨æ•°é‡
    parameter _PAT_WIDTH    = 32        // åŒ¹é…PATå¯„å­˜å™¨å®½ï¿??
)(
    input wire          clk_50M,
    input wire          rst_n,
    // UARTæ¥å£ä¿¡å·
    input [7:0]     func_reg  ,
    input [7:0]     rev_data1  ,
    input [7:0]     rev_data2  ,
    input [7:0]     rev_data3  ,
    input [7:0]     rev_data4  ,
    input [7:0]     rev_data5  ,
    input [7:0]     rev_data6  ,
    input [7:0]     rev_data7  ,
    input [7:0]     rev_data8  ,
    input [7:0]     rev_data9  ,
    input [7:0]     rev_data10 ,
    input [7:0]     rev_data11 ,
    input           pack_done,     // æ•°æ®åŒ…æ¥æ”¶å®Œæˆæ ‡ï¿??
    
    // PWMé€šé“æ¥å£
    // output [7:0]   hs_ctrl_sta       [_NUM_CHANNELS-1:0], 
    // output [7:0]   duty_num          [_NUM_CHANNELS-1:0], 
    // output [15:0]  pulse_dessert     [_NUM_CHANNELS-1:0], 
    // output [7:0]   pulse_num         [_NUM_CHANNELS-1:0], 
    // output [31:0]  PAT               [_NUM_CHANNELS-1:0], 
    // output [7:0]   ls_ctrl_sta       [_NUM_CHANNELS-1:0], 
    // output [7:0]   hs_pwm_ch                           , 
    // output [7:0]   ls_pwm_ch                            
    output wire [_DAC_WIDTH - 1:0 ] dac_data, // æ§åˆ¶çŠ¶ï¿½?ï¿½å¯„å­˜å™¨
    output wire [_NUM_CHANNELS-1:0] pwm_out,    // PWMè¾“å‡ºæ€»çº¿
    output wire [_NUM_CHANNELS-1:0] pwm_busy,   // å¿™çŠ¶æ€ï¿½?ï¿½çº¿
    output wire [_NUM_CHANNELS-1:0] pwm_valid   // æœ‰æ•ˆæ ‡å¿—æ€»çº¿
);

// å¯„å­˜å™¨ç»„å®šä¹‰
reg [7:0]   hs_ctrl_sta       [_NUM_CHANNELS-1:0];  // æ§åˆ¶çŠ¶ï¿½?ï¿½å¯„å­˜å™¨
reg [7:0]   duty_num          [_NUM_CHANNELS-1:0];  // å ç©ºæ¯”å‘¨æœŸæ•°
reg [15:0]  pulse_dessert     [_NUM_CHANNELS-1:0];  // è„‰å†²é—´éš”
reg [7:0]   pulse_num         [_NUM_CHANNELS-1:0];  // è„‰å†²æ¬¡æ•°
reg [31:0]  PAT               [_NUM_CHANNELS-1:0];  // æ¨¡å¼å¯„å­˜ï¿??
reg [7:0]   ls_ctrl_sta       [_NUM_CHANNELS-1:0]; // å½“å‰é€šé“æ§åˆ¶çŠ¶ï¿½??
reg [7:0]   hs_pwm_ch                           ; // å½“å‰é€šé“ï¿??
reg [7:0]   ls_pwm_ch                           ; // å½“å‰é€šé“ï¿??


// å¯„å­˜å™¨å†™å…¥æ§ï¿??
always @(posedge clk_50M or negedge rst_n) begin
    if (!rst_n) begin
        // å¯„å­˜å™¨åˆå§‹åŒ–
        hs_pwm_ch       <= 8'h00; // å½“å‰é€šé“ï¿??
        ls_pwm_ch       <= 8'h00; // å½“å‰é€šé“ï¿??
        // é€šé“0åˆå§‹ï¿??
        hs_ctrl_sta[0]      <= 8'h00;
        duty_num[0]         <= 8'h00;
        pulse_dessert[0]    <= 16'h00;
        pulse_num[0]        <= 8'h00;
        PAT[0]              <= 32'h00;
        ls_ctrl_sta[0]      <= 8'h00;
        // é€šé“1åˆå§‹ï¿?? 
        hs_ctrl_sta[1]      <= 8'h00;
        duty_num[1]         <= 8'h00;
        pulse_dessert[1]    <= 16'h00;
        pulse_num[1]        <= 8'h00;
        PAT[1]              <= 32'h00;
        ls_ctrl_sta[1]      <= 8'h00;
        // é€šé“2åˆå§‹ï¿??
        hs_ctrl_sta[2]      <= 8'h00;
        duty_num[2]         <= 8'h00;
        pulse_dessert[2]    <= 16'h00;
        pulse_num[2]        <= 8'h00;
        PAT[2]              <= 32'h00;
        ls_ctrl_sta[2]      <= 8'h00;
        // é€šé“3åˆå§‹ï¿??
        hs_ctrl_sta[3]      <= 8'h00;
        duty_num[3]         <= 8'h00;
        pulse_dessert[3]    <= 16'h00;
        pulse_num[3]        <= 8'h00;
        PAT[3]              <= 32'h00;
        ls_ctrl_sta[3]      <= 8'h00;
    //  generate
    //     genvar i;
    //     for (i = 0; i < _NUM_CHANNELS; i = i + 1) begin : init_reg
    //         hs_ctrl_sta[i]      <= 8'h00;
    //         duty_num[i]         <= 8'h00;
    //         pulse_dessert[i]    <= 16'h00;
    //         pulse_num[i]        <= 8'h00;
    //         PAT[i]              <= 32'h00;
    //         ls_ctrl_sta[i]      <= 8'h00;
    //     end
    //  endgenerate   
    end 
    else if (pack_done) begin
        if(func_reg == 8'h01) begin
            // é€šé“å·æ›´ï¿??
            hs_pwm_ch       <= rev_data1;
        end 
        else if (func_reg == 8'h02) begin
            // é€šé“å·æ›´ï¿??
            ls_pwm_ch       <= rev_data1;
        end
        // é€šé“å·æœ‰æ•ˆï¿½?ï¿½æ£€ï¿??
        if (rev_data1 < _NUM_CHANNELS) begin
            // å¯„å­˜å™¨æ›´æ–°ï¼ˆæŒ‰éœ€æ·»åŠ æ›´å¤šå¯„å­˜å™¨ï¼‰
            case (func_reg[7:0])
                8'h01: begin
                    // æ§åˆ¶å¯„å­˜å™¨æ›´ï¿??
                    hs_ctrl_sta[rev_data1]   <= rev_data2 ;
                    duty_num[rev_data1]      <= rev_data3 ;
                    pulse_dessert[rev_data1] <= {rev_data4, rev_data5} ;
                    pulse_num[rev_data1]     <=     rev_data6 ;
                    PAT[rev_data1]           <= {rev_data7, rev_data8, rev_data9, rev_data10} ;
                end
                8'h02: begin
                    // å ç©ºæ¯”å‘¨æœŸæ•°æ›´æ–°
                    ls_ctrl_sta[rev_data1] <= rev_data2;
                end
                // 8'h03: begin
                //     // è„‰å†²é—´éš”æ›´æ–°
                //     pulse_dessert[hs_pwm_ch] <= {rev_data2, rev_data1};
                // end
                // 8'h04: begin
                //     // è„‰å†²æ¬¡æ•°æ›´æ–°
                //     pulse_num[hs_pwm_ch] <= rev_data1;
                // end
                // 8'h05: begin
                //     // æ¨¡å¼å¯„å­˜å™¨æ›´ï¿??
                //     PAT[hs_pwm_ch] <= {rev_data4, rev_data3, rev_data2, rev_data1};
                // end
                default: begin
                    // æ— æ•ˆæ“ä½œï¼Œä¿æŒåŸå€¼ä¸ï¿??
                end
            endcase
            // hs_ctrl_sta[hs_pwm_ch]   <= hs_ctrl_sta;
            // duty_num[hs_pwm_ch]      <= duty_num;
            // pulse_dessert[hs_pwm_ch] <= pulse_dessert;
            // pulse_num[hs_pwm_ch]     <= pulse_num;
            // PAT[hs_pwm_ch]           <= PAT;
        end
    end
end

 //PWMé€šé“å®ä¾‹ï¿??
 generate
     genvar i;
     for (i = 0; i < _NUM_CHANNELS-1; i = i + 1) begin : pwm_gen
         pattern_pwm #(
             ._PAT_WIDTH(_PAT_WIDTH)
         ) pwm_inst (
             .clk          (clk_50M),
             .rst_n        (rst_n),
             .pwm_en       (hs_ctrl_sta[i][0]),     // ä½¿ç”¨æ§åˆ¶å¯„å­˜å™¨çš„bit0ä½œä¸ºä½¿èƒ½
             .duty_num     (duty_num[i]),
             .pulse_dessert(pulse_dessert[i]),
             .pulse_num    (pulse_num[i]),
             .PAT          (PAT[i]),
             .pwm_out      (pwm_out[i]),
             .busy         (pwm_busy[i]),
             .valid        (pwm_valid[i])
         );
     end
 endgenerate

pattern_ad9748 #(
    ._PAT_WIDTH(_PAT_WIDTH),    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿????
    ._DAC_WIDTH(_DAC_WIDTH)     // DACæ•°æ®å®½åº¦
) pwm_dac (
    .clk(clk_50M),
    .rst_n(rst_n),                     
    .pwm_en       ( hs_ctrl_sta  [_NUM_CHANNELS-1] [0] ),
    .duty_num     ( duty_num     [_NUM_CHANNELS-1] ),
    .pulse_dessert( pulse_dessert[_NUM_CHANNELS-1] ),
    .pulse_num    ( pulse_num    [_NUM_CHANNELS-1] ),
    .PAT          ( PAT          [_NUM_CHANNELS-1] ),
    .pwm_out      ( pwm_out      [_NUM_CHANNELS-1] ),
    .busy         ( pwm_busy     [_NUM_CHANNELS-1] ),
    .valid        ( pwm_valid    [_NUM_CHANNELS-1] ),
    .dac_data     ( dac_data         )       // DACæ•°æ®è¾“å‡º   
);
  ila_0 u_ila_1(
   .clk	(clk_50M),
   .probe0	(duty_num[1]),
   .probe1	(pulse_dessert[1][7 :0]),
   .probe2	(pulse_dessert[1][15:8]),
   .probe3	({hs_ctrl_sta[1][0],pwm_out[1],pwm_busy[1],pack_done}),
   .probe4	(PAT[1][7 :0]),
   .probe5	(func_reg),
   .probe6	(rev_data0),
   .probe7	(rev_data2)
   );
endmodule