### simply riscv cpu(Vivado Xilin, SystemVerilog)
### src - Interrupt.srcs/sources_1/new/
### support LSU and interrupt system
### tcl check scripts https://github.com/klolefir/linux-conf/tree/main/scripts/other/code_riscv
