

================================================================
== Vitis HLS Report for 'matrix_mult_Pipeline_VITIS_LOOP_94_2'
================================================================
* Date:           Fri Jun 17 13:15:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.834 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      142|  5.680 us|  5.680 us|  142|  142|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_2  |      140|      140|        21|          8|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 8, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_idx = alloca i32 1"   --->   Operation 24 'alloca' 'data_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %MULQ_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %noise_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %data_idx"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_idx_1 = load i5 %data_idx" [src/MIMO.cpp:94]   --->   Operation 29 'load' 'data_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_47 = getelementptr i16 %Q_TEMP_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'Q_TEMP_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_53 = getelementptr i16 %Q_TEMP_V, i64 0, i64 17"   --->   Operation 31 'getelementptr' 'Q_TEMP_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_54 = getelementptr i16 %Q_TEMP_V, i64 0, i64 9"   --->   Operation 32 'getelementptr' 'Q_TEMP_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_55 = getelementptr i16 %Q_TEMP_V, i64 0, i64 1"   --->   Operation 33 'getelementptr' 'Q_TEMP_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_60 = getelementptr i16 %Q_TEMP_V, i64 0, i64 24"   --->   Operation 34 'getelementptr' 'Q_TEMP_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_61 = getelementptr i16 %Q_TEMP_V, i64 0, i64 16"   --->   Operation 35 'getelementptr' 'Q_TEMP_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_62 = getelementptr i16 %Q_TEMP_V, i64 0, i64 8"   --->   Operation 36 'getelementptr' 'Q_TEMP_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_63 = getelementptr i16 %Q_TEMP_V, i64 0, i64 0"   --->   Operation 37 'getelementptr' 'Q_TEMP_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%icmp_ln94 = icmp_eq  i5 %data_idx_1, i5 16" [src/MIMO.cpp:94]   --->   Operation 38 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.78ns)   --->   "%data_idx_2 = add i5 %data_idx_1, i5 1" [src/MIMO.cpp:94]   --->   Operation 39 'add' 'data_idx_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split5.i, void %matrix_mult.exit.exitStub" [src/MIMO.cpp:94]   --->   Operation 40 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load = load i6 %Q_TEMP_V_addr_63"   --->   Operation 41 'load' 'Q_TEMP_V_load' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_1 = load i6 %Q_TEMP_V_addr_62"   --->   Operation 42 'load' 'Q_TEMP_V_load_1' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_2 = load i6 %Q_TEMP_V_addr_61"   --->   Operation 43 'load' 'Q_TEMP_V_load_2' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_3 = load i6 %Q_TEMP_V_addr_60"   --->   Operation 44 'load' 'Q_TEMP_V_load_3' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_8 = load i6 %Q_TEMP_V_addr_55"   --->   Operation 45 'load' 'Q_TEMP_V_load_8' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_9 = load i6 %Q_TEMP_V_addr_54"   --->   Operation 46 'load' 'Q_TEMP_V_load_9' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_10 = load i6 %Q_TEMP_V_addr_53"   --->   Operation 47 'load' 'Q_TEMP_V_load_10' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_16 = load i6 %Q_TEMP_V_addr_47"   --->   Operation 48 'load' 'Q_TEMP_V_load_16' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln94 = store i5 %data_idx_2, i5 %data_idx" [src/MIMO.cpp:94]   --->   Operation 49 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_31 = getelementptr i16 %Q_TEMP_V, i64 0, i64 4"   --->   Operation 50 'getelementptr' 'Q_TEMP_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_38 = getelementptr i16 %Q_TEMP_V, i64 0, i64 11"   --->   Operation 51 'getelementptr' 'Q_TEMP_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_39 = getelementptr i16 %Q_TEMP_V, i64 0, i64 3"   --->   Operation 52 'getelementptr' 'Q_TEMP_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_45 = getelementptr i16 %Q_TEMP_V, i64 0, i64 18"   --->   Operation 53 'getelementptr' 'Q_TEMP_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_46 = getelementptr i16 %Q_TEMP_V, i64 0, i64 10"   --->   Operation 54 'getelementptr' 'Q_TEMP_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_52 = getelementptr i16 %Q_TEMP_V, i64 0, i64 25"   --->   Operation 55 'getelementptr' 'Q_TEMP_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_58 = getelementptr i16 %Q_TEMP_V, i64 0, i64 40"   --->   Operation 56 'getelementptr' 'Q_TEMP_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_59 = getelementptr i16 %Q_TEMP_V, i64 0, i64 32"   --->   Operation 57 'getelementptr' 'Q_TEMP_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.83ns)   --->   "%noise_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 58 'read' 'noise_out_read' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load = load i6 %Q_TEMP_V_addr_63"   --->   Operation 59 'load' 'Q_TEMP_V_load' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %noise_out_read"   --->   Operation 60 'sext' 'sext_ln1171' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i16 %Q_TEMP_V_load"   --->   Operation 61 'sext' 'sext_ln1171_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 62 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 62 'mul' 'mul_ln717' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_1 = load i6 %Q_TEMP_V_addr_62"   --->   Operation 63 'load' 'Q_TEMP_V_load_1' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_2 = load i6 %Q_TEMP_V_addr_61"   --->   Operation 64 'load' 'Q_TEMP_V_load_2' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_3 = load i6 %Q_TEMP_V_addr_60"   --->   Operation 65 'load' 'Q_TEMP_V_load_3' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_4 = load i6 %Q_TEMP_V_addr_59"   --->   Operation 66 'load' 'Q_TEMP_V_load_4' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_5 = load i6 %Q_TEMP_V_addr_58"   --->   Operation 67 'load' 'Q_TEMP_V_load_5' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_8 = load i6 %Q_TEMP_V_addr_55"   --->   Operation 68 'load' 'Q_TEMP_V_load_8' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i16 %Q_TEMP_V_load_8"   --->   Operation 69 'sext' 'sext_ln1171_16' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 70 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16"   --->   Operation 70 'mul' 'mul_ln717_1' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_9 = load i6 %Q_TEMP_V_addr_54"   --->   Operation 71 'load' 'Q_TEMP_V_load_9' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_10 = load i6 %Q_TEMP_V_addr_53"   --->   Operation 72 'load' 'Q_TEMP_V_load_10' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_11 = load i6 %Q_TEMP_V_addr_52"   --->   Operation 73 'load' 'Q_TEMP_V_load_11' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_16 = load i6 %Q_TEMP_V_addr_47"   --->   Operation 74 'load' 'Q_TEMP_V_load_16' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i16 %Q_TEMP_V_load_16"   --->   Operation 75 'sext' 'sext_ln1171_24' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24"   --->   Operation 76 'mul' 'mul_ln717_2' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_17 = load i6 %Q_TEMP_V_addr_46"   --->   Operation 77 'load' 'Q_TEMP_V_load_17' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 78 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_18 = load i6 %Q_TEMP_V_addr_45"   --->   Operation 78 'load' 'Q_TEMP_V_load_18' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_24 = load i6 %Q_TEMP_V_addr_39"   --->   Operation 79 'load' 'Q_TEMP_V_load_24' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_25 = load i6 %Q_TEMP_V_addr_38"   --->   Operation 80 'load' 'Q_TEMP_V_load_25' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_32 = load i6 %Q_TEMP_V_addr_31"   --->   Operation 81 'load' 'Q_TEMP_V_load_32' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_23 = getelementptr i16 %Q_TEMP_V, i64 0, i64 5"   --->   Operation 82 'getelementptr' 'Q_TEMP_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_30 = getelementptr i16 %Q_TEMP_V, i64 0, i64 12"   --->   Operation 83 'getelementptr' 'Q_TEMP_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_37 = getelementptr i16 %Q_TEMP_V, i64 0, i64 19"   --->   Operation 84 'getelementptr' 'Q_TEMP_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_43 = getelementptr i16 %Q_TEMP_V, i64 0, i64 34"   --->   Operation 85 'getelementptr' 'Q_TEMP_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_44 = getelementptr i16 %Q_TEMP_V, i64 0, i64 26"   --->   Operation 86 'getelementptr' 'Q_TEMP_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_50 = getelementptr i16 %Q_TEMP_V, i64 0, i64 41"   --->   Operation 87 'getelementptr' 'Q_TEMP_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_51 = getelementptr i16 %Q_TEMP_V, i64 0, i64 33"   --->   Operation 88 'getelementptr' 'Q_TEMP_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_57 = getelementptr i16 %Q_TEMP_V, i64 0, i64 48"   --->   Operation 89 'getelementptr' 'Q_TEMP_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.83ns)   --->   "%noise_out_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 90 'read' 'noise_out_read_1' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 91 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 91 'mul' 'mul_ln717' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i16 %noise_out_read_1"   --->   Operation 92 'sext' 'sext_ln1171_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i16 %Q_TEMP_V_load_1"   --->   Operation 93 'sext' 'sext_ln1171_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 94 'mul' 'mul_ln1245' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_4 = load i6 %Q_TEMP_V_addr_59"   --->   Operation 95 'load' 'Q_TEMP_V_load_4' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_5 = load i6 %Q_TEMP_V_addr_58"   --->   Operation 96 'load' 'Q_TEMP_V_load_5' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 97 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_6 = load i6 %Q_TEMP_V_addr_57"   --->   Operation 97 'load' 'Q_TEMP_V_load_6' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 98 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16"   --->   Operation 98 'mul' 'mul_ln717_1' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i16 %Q_TEMP_V_load_9"   --->   Operation 99 'sext' 'sext_ln1171_17' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 100 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_7)   --->   "%mul_ln1245_7 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_17"   --->   Operation 100 'mul' 'mul_ln1245_7' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_11 = load i6 %Q_TEMP_V_addr_52"   --->   Operation 101 'load' 'Q_TEMP_V_load_11' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 102 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_12 = load i6 %Q_TEMP_V_addr_51"   --->   Operation 102 'load' 'Q_TEMP_V_load_12' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 103 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_13 = load i6 %Q_TEMP_V_addr_50"   --->   Operation 103 'load' 'Q_TEMP_V_load_13' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24"   --->   Operation 104 'mul' 'mul_ln717_2' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_17 = load i6 %Q_TEMP_V_addr_46"   --->   Operation 105 'load' 'Q_TEMP_V_load_17' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i16 %Q_TEMP_V_load_17"   --->   Operation 106 'sext' 'sext_ln1171_25' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 107 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_14)   --->   "%mul_ln1245_14 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_25"   --->   Operation 107 'mul' 'mul_ln1245_14' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_18 = load i6 %Q_TEMP_V_addr_45"   --->   Operation 108 'load' 'Q_TEMP_V_load_18' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 109 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_19 = load i6 %Q_TEMP_V_addr_44"   --->   Operation 109 'load' 'Q_TEMP_V_load_19' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 110 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_20 = load i6 %Q_TEMP_V_addr_43"   --->   Operation 110 'load' 'Q_TEMP_V_load_20' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_24 = load i6 %Q_TEMP_V_addr_39"   --->   Operation 111 'load' 'Q_TEMP_V_load_24' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i16 %Q_TEMP_V_load_24"   --->   Operation 112 'sext' 'sext_ln1171_32' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 113 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32"   --->   Operation 113 'mul' 'mul_ln717_3' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_25 = load i6 %Q_TEMP_V_addr_38"   --->   Operation 114 'load' 'Q_TEMP_V_load_25' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 115 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_26 = load i6 %Q_TEMP_V_addr_37"   --->   Operation 115 'load' 'Q_TEMP_V_load_26' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 116 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_32 = load i6 %Q_TEMP_V_addr_31"   --->   Operation 116 'load' 'Q_TEMP_V_load_32' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i16 %Q_TEMP_V_load_32"   --->   Operation 117 'sext' 'sext_ln1171_40' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 118 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40"   --->   Operation 118 'mul' 'mul_ln717_4' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_33 = load i6 %Q_TEMP_V_addr_30"   --->   Operation 119 'load' 'Q_TEMP_V_load_33' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 120 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_40 = load i6 %Q_TEMP_V_addr_23"   --->   Operation 120 'load' 'Q_TEMP_V_load_40' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_15 = getelementptr i16 %Q_TEMP_V, i64 0, i64 6"   --->   Operation 121 'getelementptr' 'Q_TEMP_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_22 = getelementptr i16 %Q_TEMP_V, i64 0, i64 13"   --->   Operation 122 'getelementptr' 'Q_TEMP_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_29 = getelementptr i16 %Q_TEMP_V, i64 0, i64 20"   --->   Operation 123 'getelementptr' 'Q_TEMP_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_35 = getelementptr i16 %Q_TEMP_V, i64 0, i64 35"   --->   Operation 124 'getelementptr' 'Q_TEMP_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_36 = getelementptr i16 %Q_TEMP_V, i64 0, i64 27"   --->   Operation 125 'getelementptr' 'Q_TEMP_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_42 = getelementptr i16 %Q_TEMP_V, i64 0, i64 42"   --->   Operation 126 'getelementptr' 'Q_TEMP_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_49 = getelementptr i16 %Q_TEMP_V, i64 0, i64 49"   --->   Operation 127 'getelementptr' 'Q_TEMP_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_56 = getelementptr i16 %Q_TEMP_V, i64 0, i64 56"   --->   Operation 128 'getelementptr' 'Q_TEMP_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.83ns)   --->   "%noise_out_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 129 'read' 'noise_out_read_2' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 130 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 130 'mul' 'mul_ln717' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 131 'mul' 'mul_ln1245' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i16 %noise_out_read_2"   --->   Operation 132 'sext' 'sext_ln1171_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i16 %Q_TEMP_V_load_2"   --->   Operation 133 'sext' 'sext_ln1171_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 134 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_5"   --->   Operation 134 'mul' 'mul_ln1245_1' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_6 = load i6 %Q_TEMP_V_addr_57"   --->   Operation 135 'load' 'Q_TEMP_V_load_6' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 136 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_7 = load i6 %Q_TEMP_V_addr_56"   --->   Operation 136 'load' 'Q_TEMP_V_load_7' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 137 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16"   --->   Operation 137 'mul' 'mul_ln717_1' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_7)   --->   "%mul_ln1245_7 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_17"   --->   Operation 138 'mul' 'mul_ln1245_7' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i16 %Q_TEMP_V_load_10"   --->   Operation 139 'sext' 'sext_ln1171_18' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 140 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_8)   --->   "%mul_ln1245_8 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_18"   --->   Operation 140 'mul' 'mul_ln1245_8' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_12 = load i6 %Q_TEMP_V_addr_51"   --->   Operation 141 'load' 'Q_TEMP_V_load_12' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 142 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_13 = load i6 %Q_TEMP_V_addr_50"   --->   Operation 142 'load' 'Q_TEMP_V_load_13' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 143 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_14 = load i6 %Q_TEMP_V_addr_49"   --->   Operation 143 'load' 'Q_TEMP_V_load_14' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 144 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24"   --->   Operation 144 'mul' 'mul_ln717_2' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_14)   --->   "%mul_ln1245_14 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_25"   --->   Operation 145 'mul' 'mul_ln1245_14' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i16 %Q_TEMP_V_load_18"   --->   Operation 146 'sext' 'sext_ln1171_26' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 147 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_15)   --->   "%mul_ln1245_15 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_26"   --->   Operation 147 'mul' 'mul_ln1245_15' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_19 = load i6 %Q_TEMP_V_addr_44"   --->   Operation 148 'load' 'Q_TEMP_V_load_19' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 149 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_20 = load i6 %Q_TEMP_V_addr_43"   --->   Operation 149 'load' 'Q_TEMP_V_load_20' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 150 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_21 = load i6 %Q_TEMP_V_addr_42"   --->   Operation 150 'load' 'Q_TEMP_V_load_21' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 151 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32"   --->   Operation 151 'mul' 'mul_ln717_3' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i16 %Q_TEMP_V_load_25"   --->   Operation 152 'sext' 'sext_ln1171_33' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 153 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_21)   --->   "%mul_ln1245_21 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_33"   --->   Operation 153 'mul' 'mul_ln1245_21' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_26 = load i6 %Q_TEMP_V_addr_37"   --->   Operation 154 'load' 'Q_TEMP_V_load_26' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 155 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_27 = load i6 %Q_TEMP_V_addr_36"   --->   Operation 155 'load' 'Q_TEMP_V_load_27' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 156 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_28 = load i6 %Q_TEMP_V_addr_35"   --->   Operation 156 'load' 'Q_TEMP_V_load_28' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 157 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40"   --->   Operation 157 'mul' 'mul_ln717_4' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_33 = load i6 %Q_TEMP_V_addr_30"   --->   Operation 158 'load' 'Q_TEMP_V_load_33' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i16 %Q_TEMP_V_load_33"   --->   Operation 159 'sext' 'sext_ln1171_41' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 160 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_28)   --->   "%mul_ln1245_28 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_41"   --->   Operation 160 'mul' 'mul_ln1245_28' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_34 = load i6 %Q_TEMP_V_addr_29"   --->   Operation 161 'load' 'Q_TEMP_V_load_34' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 162 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_40 = load i6 %Q_TEMP_V_addr_23"   --->   Operation 162 'load' 'Q_TEMP_V_load_40' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i16 %Q_TEMP_V_load_40"   --->   Operation 163 'sext' 'sext_ln1171_48' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 164 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48"   --->   Operation 164 'mul' 'mul_ln717_5' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_41 = load i6 %Q_TEMP_V_addr_22"   --->   Operation 165 'load' 'Q_TEMP_V_load_41' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 166 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_48 = load i6 %Q_TEMP_V_addr_15"   --->   Operation 166 'load' 'Q_TEMP_V_load_48' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 2.83>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_7 = getelementptr i16 %Q_TEMP_V, i64 0, i64 7"   --->   Operation 167 'getelementptr' 'Q_TEMP_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_14 = getelementptr i16 %Q_TEMP_V, i64 0, i64 14"   --->   Operation 168 'getelementptr' 'Q_TEMP_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_21 = getelementptr i16 %Q_TEMP_V, i64 0, i64 21"   --->   Operation 169 'getelementptr' 'Q_TEMP_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_27 = getelementptr i16 %Q_TEMP_V, i64 0, i64 36"   --->   Operation 170 'getelementptr' 'Q_TEMP_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_28 = getelementptr i16 %Q_TEMP_V, i64 0, i64 28"   --->   Operation 171 'getelementptr' 'Q_TEMP_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_34 = getelementptr i16 %Q_TEMP_V, i64 0, i64 43"   --->   Operation 172 'getelementptr' 'Q_TEMP_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_41 = getelementptr i16 %Q_TEMP_V, i64 0, i64 50"   --->   Operation 173 'getelementptr' 'Q_TEMP_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_48 = getelementptr i16 %Q_TEMP_V, i64 0, i64 57"   --->   Operation 174 'getelementptr' 'Q_TEMP_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.83ns)   --->   "%noise_out_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 175 'read' 'noise_out_read_3' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 176 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 176 'mul' 'mul_ln717' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23"   --->   Operation 177 'partselect' 'tmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0"   --->   Operation 178 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 179 'mul' 'mul_ln1245' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %mul_ln1245, i24 %and_ln"   --->   Operation 180 'add' 'add_ln1245' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_5"   --->   Operation 181 'mul' 'mul_ln1245_1' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i16 %noise_out_read_3"   --->   Operation 182 'sext' 'sext_ln1171_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i16 %Q_TEMP_V_load_3"   --->   Operation 183 'sext' 'sext_ln1171_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 184 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_7"   --->   Operation 184 'mul' 'mul_ln1245_2' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_7 = load i6 %Q_TEMP_V_addr_56"   --->   Operation 185 'load' 'Q_TEMP_V_load_7' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 186 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_16"   --->   Operation 186 'mul' 'mul_ln717_1' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_1, i32 8, i32 23"   --->   Operation 187 'partselect' 'tmp_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%and_ln737_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0"   --->   Operation 188 'bitconcatenate' 'and_ln737_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_7)   --->   "%mul_ln1245_7 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_17"   --->   Operation 189 'mul' 'mul_ln1245_7' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_7 = add i24 %mul_ln1245_7, i24 %and_ln737_7"   --->   Operation 190 'add' 'add_ln1245_7' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_8)   --->   "%mul_ln1245_8 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_18"   --->   Operation 191 'mul' 'mul_ln1245_8' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i16 %Q_TEMP_V_load_11"   --->   Operation 192 'sext' 'sext_ln1171_19' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_9)   --->   "%mul_ln1245_9 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_19"   --->   Operation 193 'mul' 'mul_ln1245_9' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_14 = load i6 %Q_TEMP_V_addr_49"   --->   Operation 194 'load' 'Q_TEMP_V_load_14' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 195 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_15 = load i6 %Q_TEMP_V_addr_48"   --->   Operation 195 'load' 'Q_TEMP_V_load_15' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 196 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_24"   --->   Operation 196 'mul' 'mul_ln717_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_2, i32 8, i32 23"   --->   Operation 197 'partselect' 'tmp_14' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%and_ln737_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0"   --->   Operation 198 'bitconcatenate' 'and_ln737_13' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_14)   --->   "%mul_ln1245_14 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_25"   --->   Operation 199 'mul' 'mul_ln1245_14' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_14 = add i24 %mul_ln1245_14, i24 %and_ln737_13"   --->   Operation 200 'add' 'add_ln1245_14' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_15)   --->   "%mul_ln1245_15 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_26"   --->   Operation 201 'mul' 'mul_ln1245_15' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i16 %Q_TEMP_V_load_19"   --->   Operation 202 'sext' 'sext_ln1171_27' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 203 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_16)   --->   "%mul_ln1245_16 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_27"   --->   Operation 203 'mul' 'mul_ln1245_16' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_21 = load i6 %Q_TEMP_V_addr_42"   --->   Operation 204 'load' 'Q_TEMP_V_load_21' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 205 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_22 = load i6 %Q_TEMP_V_addr_41"   --->   Operation 205 'load' 'Q_TEMP_V_load_22' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 206 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32"   --->   Operation 206 'mul' 'mul_ln717_3' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_21)   --->   "%mul_ln1245_21 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_33"   --->   Operation 207 'mul' 'mul_ln1245_21' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i16 %Q_TEMP_V_load_26"   --->   Operation 208 'sext' 'sext_ln1171_34' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 209 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_22)   --->   "%mul_ln1245_22 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_34"   --->   Operation 209 'mul' 'mul_ln1245_22' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_27 = load i6 %Q_TEMP_V_addr_36"   --->   Operation 210 'load' 'Q_TEMP_V_load_27' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 211 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_28 = load i6 %Q_TEMP_V_addr_35"   --->   Operation 211 'load' 'Q_TEMP_V_load_28' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 212 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_29 = load i6 %Q_TEMP_V_addr_34"   --->   Operation 212 'load' 'Q_TEMP_V_load_29' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 213 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40"   --->   Operation 213 'mul' 'mul_ln717_4' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_28)   --->   "%mul_ln1245_28 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_41"   --->   Operation 214 'mul' 'mul_ln1245_28' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_34 = load i6 %Q_TEMP_V_addr_29"   --->   Operation 215 'load' 'Q_TEMP_V_load_34' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i16 %Q_TEMP_V_load_34"   --->   Operation 216 'sext' 'sext_ln1171_42' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 217 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_29)   --->   "%mul_ln1245_29 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_42"   --->   Operation 217 'mul' 'mul_ln1245_29' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_35 = load i6 %Q_TEMP_V_addr_28"   --->   Operation 218 'load' 'Q_TEMP_V_load_35' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 219 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_36 = load i6 %Q_TEMP_V_addr_27"   --->   Operation 219 'load' 'Q_TEMP_V_load_36' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 220 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48"   --->   Operation 220 'mul' 'mul_ln717_5' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_41 = load i6 %Q_TEMP_V_addr_22"   --->   Operation 221 'load' 'Q_TEMP_V_load_41' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i16 %Q_TEMP_V_load_41"   --->   Operation 222 'sext' 'sext_ln1171_49' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 223 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_35)   --->   "%mul_ln1245_35 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_49"   --->   Operation 223 'mul' 'mul_ln1245_35' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_42 = load i6 %Q_TEMP_V_addr_21"   --->   Operation 224 'load' 'Q_TEMP_V_load_42' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 225 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_48 = load i6 %Q_TEMP_V_addr_15"   --->   Operation 225 'load' 'Q_TEMP_V_load_48' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i16 %Q_TEMP_V_load_48"   --->   Operation 226 'sext' 'sext_ln1171_56' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 227 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56"   --->   Operation 227 'mul' 'mul_ln717_6' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_49 = load i6 %Q_TEMP_V_addr_14"   --->   Operation 228 'load' 'Q_TEMP_V_load_49' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 229 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_56 = load i6 %Q_TEMP_V_addr_7"   --->   Operation 229 'load' 'Q_TEMP_V_load_56' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 2.83>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_6 = getelementptr i16 %Q_TEMP_V, i64 0, i64 15"   --->   Operation 230 'getelementptr' 'Q_TEMP_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_12 = getelementptr i16 %Q_TEMP_V, i64 0, i64 30"   --->   Operation 231 'getelementptr' 'Q_TEMP_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_13 = getelementptr i16 %Q_TEMP_V, i64 0, i64 22"   --->   Operation 232 'getelementptr' 'Q_TEMP_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_19 = getelementptr i16 %Q_TEMP_V, i64 0, i64 37"   --->   Operation 233 'getelementptr' 'Q_TEMP_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_20 = getelementptr i16 %Q_TEMP_V, i64 0, i64 29"   --->   Operation 234 'getelementptr' 'Q_TEMP_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_26 = getelementptr i16 %Q_TEMP_V, i64 0, i64 44"   --->   Operation 235 'getelementptr' 'Q_TEMP_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_33 = getelementptr i16 %Q_TEMP_V, i64 0, i64 51"   --->   Operation 236 'getelementptr' 'Q_TEMP_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_40 = getelementptr i16 %Q_TEMP_V, i64 0, i64 58"   --->   Operation 237 'getelementptr' 'Q_TEMP_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (1.83ns)   --->   "%noise_out_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 238 'read' 'noise_out_read_4' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 239 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %mul_ln1245, i24 %and_ln"   --->   Operation 239 'add' 'add_ln1245' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23"   --->   Operation 240 'partselect' 'tmp_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%and_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0"   --->   Operation 241 'bitconcatenate' 'and_ln737_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_5"   --->   Operation 242 'mul' 'mul_ln1245_1' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_1 = add i24 %mul_ln1245_1, i24 %and_ln737_1"   --->   Operation 243 'add' 'add_ln1245_1' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_7"   --->   Operation 244 'mul' 'mul_ln1245_2' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i16 %noise_out_read_4"   --->   Operation 245 'sext' 'sext_ln1171_8' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i16 %Q_TEMP_V_load_4"   --->   Operation 246 'sext' 'sext_ln1171_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 247 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_9"   --->   Operation 247 'mul' 'mul_ln1245_3' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_7 = add i24 %mul_ln1245_7, i24 %and_ln737_7"   --->   Operation 248 'add' 'add_ln1245_7' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_7, i32 8, i32 23"   --->   Operation 249 'partselect' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%and_ln737_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 250 'bitconcatenate' 'and_ln737_8' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 251 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_8)   --->   "%mul_ln1245_8 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_18"   --->   Operation 251 'mul' 'mul_ln1245_8' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_8 = add i24 %mul_ln1245_8, i24 %and_ln737_8"   --->   Operation 252 'add' 'add_ln1245_8' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_9)   --->   "%mul_ln1245_9 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_19"   --->   Operation 253 'mul' 'mul_ln1245_9' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i16 %Q_TEMP_V_load_12"   --->   Operation 254 'sext' 'sext_ln1171_20' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 255 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_10)   --->   "%mul_ln1245_10 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_20"   --->   Operation 255 'mul' 'mul_ln1245_10' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_15 = load i6 %Q_TEMP_V_addr_48"   --->   Operation 256 'load' 'Q_TEMP_V_load_15' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 257 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_14 = add i24 %mul_ln1245_14, i24 %and_ln737_13"   --->   Operation 257 'add' 'add_ln1245_14' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_14, i32 8, i32 23"   --->   Operation 258 'partselect' 'tmp_15' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%and_ln737_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0"   --->   Operation 259 'bitconcatenate' 'and_ln737_14' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_15)   --->   "%mul_ln1245_15 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_26"   --->   Operation 260 'mul' 'mul_ln1245_15' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_15 = add i24 %mul_ln1245_15, i24 %and_ln737_14"   --->   Operation 261 'add' 'add_ln1245_15' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_16)   --->   "%mul_ln1245_16 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_27"   --->   Operation 262 'mul' 'mul_ln1245_16' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i16 %Q_TEMP_V_load_20"   --->   Operation 263 'sext' 'sext_ln1171_28' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 264 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_17)   --->   "%mul_ln1245_17 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_28"   --->   Operation 264 'mul' 'mul_ln1245_17' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 265 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_22 = load i6 %Q_TEMP_V_addr_41"   --->   Operation 265 'load' 'Q_TEMP_V_load_22' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 266 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_23 = load i6 %Q_TEMP_V_addr_40"   --->   Operation 266 'load' 'Q_TEMP_V_load_23' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 267 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_32"   --->   Operation 267 'mul' 'mul_ln717_3' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_3, i32 8, i32 23"   --->   Operation 268 'partselect' 'tmp_21' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%and_ln737_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0"   --->   Operation 269 'bitconcatenate' 'and_ln737_20' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_21)   --->   "%mul_ln1245_21 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_33"   --->   Operation 270 'mul' 'mul_ln1245_21' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 271 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_21 = add i24 %mul_ln1245_21, i24 %and_ln737_20"   --->   Operation 271 'add' 'add_ln1245_21' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 272 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_22)   --->   "%mul_ln1245_22 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_34"   --->   Operation 272 'mul' 'mul_ln1245_22' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i16 %Q_TEMP_V_load_27"   --->   Operation 273 'sext' 'sext_ln1171_35' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 274 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_23)   --->   "%mul_ln1245_23 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_35"   --->   Operation 274 'mul' 'mul_ln1245_23' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 275 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_29 = load i6 %Q_TEMP_V_addr_34"   --->   Operation 275 'load' 'Q_TEMP_V_load_29' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 276 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_30 = load i6 %Q_TEMP_V_addr_33"   --->   Operation 276 'load' 'Q_TEMP_V_load_30' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 277 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_40"   --->   Operation 277 'mul' 'mul_ln717_4' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_4, i32 8, i32 23"   --->   Operation 278 'partselect' 'tmp_28' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%and_ln737_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0"   --->   Operation 279 'bitconcatenate' 'and_ln737_27' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_28)   --->   "%mul_ln1245_28 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_41"   --->   Operation 280 'mul' 'mul_ln1245_28' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 281 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_28 = add i24 %mul_ln1245_28, i24 %and_ln737_27"   --->   Operation 281 'add' 'add_ln1245_28' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 282 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_29)   --->   "%mul_ln1245_29 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_42"   --->   Operation 282 'mul' 'mul_ln1245_29' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 283 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_35 = load i6 %Q_TEMP_V_addr_28"   --->   Operation 283 'load' 'Q_TEMP_V_load_35' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i16 %Q_TEMP_V_load_35"   --->   Operation 284 'sext' 'sext_ln1171_43' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 285 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_30)   --->   "%mul_ln1245_30 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_43"   --->   Operation 285 'mul' 'mul_ln1245_30' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 286 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_36 = load i6 %Q_TEMP_V_addr_27"   --->   Operation 286 'load' 'Q_TEMP_V_load_36' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 287 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_37 = load i6 %Q_TEMP_V_addr_26"   --->   Operation 287 'load' 'Q_TEMP_V_load_37' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 288 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48"   --->   Operation 288 'mul' 'mul_ln717_5' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 289 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_35)   --->   "%mul_ln1245_35 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_49"   --->   Operation 289 'mul' 'mul_ln1245_35' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 290 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_42 = load i6 %Q_TEMP_V_addr_21"   --->   Operation 290 'load' 'Q_TEMP_V_load_42' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i16 %Q_TEMP_V_load_42"   --->   Operation 291 'sext' 'sext_ln1171_50' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 292 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_36)   --->   "%mul_ln1245_36 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_50"   --->   Operation 292 'mul' 'mul_ln1245_36' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 293 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_43 = load i6 %Q_TEMP_V_addr_20"   --->   Operation 293 'load' 'Q_TEMP_V_load_43' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 294 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_44 = load i6 %Q_TEMP_V_addr_19"   --->   Operation 294 'load' 'Q_TEMP_V_load_44' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 295 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56"   --->   Operation 295 'mul' 'mul_ln717_6' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 296 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_49 = load i6 %Q_TEMP_V_addr_14"   --->   Operation 296 'load' 'Q_TEMP_V_load_49' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i16 %Q_TEMP_V_load_49"   --->   Operation 297 'sext' 'sext_ln1171_57' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 298 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_42)   --->   "%mul_ln1245_42 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_57"   --->   Operation 298 'mul' 'mul_ln1245_42' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 299 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_50 = load i6 %Q_TEMP_V_addr_13"   --->   Operation 299 'load' 'Q_TEMP_V_load_50' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 300 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_51 = load i6 %Q_TEMP_V_addr_12"   --->   Operation 300 'load' 'Q_TEMP_V_load_51' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 301 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_56 = load i6 %Q_TEMP_V_addr_7"   --->   Operation 301 'load' 'Q_TEMP_V_load_56' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i16 %Q_TEMP_V_load_56"   --->   Operation 302 'sext' 'sext_ln1171_64' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 303 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64"   --->   Operation 303 'mul' 'mul_ln717_7' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 304 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_57 = load i6 %Q_TEMP_V_addr_6"   --->   Operation 304 'load' 'Q_TEMP_V_load_57' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 2.83>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_4 = getelementptr i16 %Q_TEMP_V, i64 0, i64 31"   --->   Operation 305 'getelementptr' 'Q_TEMP_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_5 = getelementptr i16 %Q_TEMP_V, i64 0, i64 23"   --->   Operation 306 'getelementptr' 'Q_TEMP_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_11 = getelementptr i16 %Q_TEMP_V, i64 0, i64 38"   --->   Operation 307 'getelementptr' 'Q_TEMP_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_17 = getelementptr i16 %Q_TEMP_V, i64 0, i64 53"   --->   Operation 308 'getelementptr' 'Q_TEMP_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_18 = getelementptr i16 %Q_TEMP_V, i64 0, i64 45"   --->   Operation 309 'getelementptr' 'Q_TEMP_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_24 = getelementptr i16 %Q_TEMP_V, i64 0, i64 60"   --->   Operation 310 'getelementptr' 'Q_TEMP_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_25 = getelementptr i16 %Q_TEMP_V, i64 0, i64 52"   --->   Operation 311 'getelementptr' 'Q_TEMP_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_32 = getelementptr i16 %Q_TEMP_V, i64 0, i64 59"   --->   Operation 312 'getelementptr' 'Q_TEMP_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (1.83ns)   --->   "%noise_out_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 313 'read' 'noise_out_read_5' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 314 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_1 = add i24 %mul_ln1245_1, i24 %and_ln737_1"   --->   Operation 314 'add' 'add_ln1245_1' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_1, i32 8, i32 23"   --->   Operation 315 'partselect' 'tmp_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%and_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0"   --->   Operation 316 'bitconcatenate' 'and_ln737_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_7"   --->   Operation 317 'mul' 'mul_ln1245_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 318 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_2 = add i24 %mul_ln1245_2, i24 %and_ln737_2"   --->   Operation 318 'add' 'add_ln1245_2' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 319 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_9"   --->   Operation 319 'mul' 'mul_ln1245_3' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i16 %noise_out_read_5"   --->   Operation 320 'sext' 'sext_ln1171_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i16 %Q_TEMP_V_load_5"   --->   Operation 321 'sext' 'sext_ln1171_11' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 322 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_11"   --->   Operation 322 'mul' 'mul_ln1245_4' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 323 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_8 = add i24 %mul_ln1245_8, i24 %and_ln737_8"   --->   Operation 323 'add' 'add_ln1245_8' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_8, i32 8, i32 23"   --->   Operation 324 'partselect' 'tmp_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%and_ln737_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0"   --->   Operation 325 'bitconcatenate' 'and_ln737_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 326 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_9)   --->   "%mul_ln1245_9 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_19"   --->   Operation 326 'mul' 'mul_ln1245_9' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 327 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_9 = add i24 %mul_ln1245_9, i24 %and_ln737_9"   --->   Operation 327 'add' 'add_ln1245_9' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 328 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_10)   --->   "%mul_ln1245_10 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_20"   --->   Operation 328 'mul' 'mul_ln1245_10' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i16 %Q_TEMP_V_load_13"   --->   Operation 329 'sext' 'sext_ln1171_21' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 330 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_11)   --->   "%mul_ln1245_11 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_21"   --->   Operation 330 'mul' 'mul_ln1245_11' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 331 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_15 = add i24 %mul_ln1245_15, i24 %and_ln737_14"   --->   Operation 331 'add' 'add_ln1245_15' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_15, i32 8, i32 23"   --->   Operation 332 'partselect' 'tmp_16' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%and_ln737_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0"   --->   Operation 333 'bitconcatenate' 'and_ln737_15' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 334 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_16)   --->   "%mul_ln1245_16 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_27"   --->   Operation 334 'mul' 'mul_ln1245_16' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 335 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_16 = add i24 %mul_ln1245_16, i24 %and_ln737_15"   --->   Operation 335 'add' 'add_ln1245_16' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 336 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_17)   --->   "%mul_ln1245_17 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_28"   --->   Operation 336 'mul' 'mul_ln1245_17' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i16 %Q_TEMP_V_load_21"   --->   Operation 337 'sext' 'sext_ln1171_29' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 338 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_18)   --->   "%mul_ln1245_18 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_29"   --->   Operation 338 'mul' 'mul_ln1245_18' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 339 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_23 = load i6 %Q_TEMP_V_addr_40"   --->   Operation 339 'load' 'Q_TEMP_V_load_23' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 340 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_21 = add i24 %mul_ln1245_21, i24 %and_ln737_20"   --->   Operation 340 'add' 'add_ln1245_21' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_21, i32 8, i32 23"   --->   Operation 341 'partselect' 'tmp_22' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%and_ln737_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0"   --->   Operation 342 'bitconcatenate' 'and_ln737_21' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 343 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_22)   --->   "%mul_ln1245_22 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_34"   --->   Operation 343 'mul' 'mul_ln1245_22' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 344 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_22 = add i24 %mul_ln1245_22, i24 %and_ln737_21"   --->   Operation 344 'add' 'add_ln1245_22' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 345 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_23)   --->   "%mul_ln1245_23 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_35"   --->   Operation 345 'mul' 'mul_ln1245_23' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i16 %Q_TEMP_V_load_28"   --->   Operation 346 'sext' 'sext_ln1171_36' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 347 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_24)   --->   "%mul_ln1245_24 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_36"   --->   Operation 347 'mul' 'mul_ln1245_24' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 348 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_30 = load i6 %Q_TEMP_V_addr_33"   --->   Operation 348 'load' 'Q_TEMP_V_load_30' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 349 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_31 = load i6 %Q_TEMP_V_addr_32"   --->   Operation 349 'load' 'Q_TEMP_V_load_31' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 350 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_28 = add i24 %mul_ln1245_28, i24 %and_ln737_27"   --->   Operation 350 'add' 'add_ln1245_28' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_28, i32 8, i32 23"   --->   Operation 351 'partselect' 'tmp_29' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%and_ln737_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0"   --->   Operation 352 'bitconcatenate' 'and_ln737_28' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 353 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_29)   --->   "%mul_ln1245_29 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_42"   --->   Operation 353 'mul' 'mul_ln1245_29' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 354 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_29 = add i24 %mul_ln1245_29, i24 %and_ln737_28"   --->   Operation 354 'add' 'add_ln1245_29' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 355 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_30)   --->   "%mul_ln1245_30 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_43"   --->   Operation 355 'mul' 'mul_ln1245_30' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i16 %Q_TEMP_V_load_36"   --->   Operation 356 'sext' 'sext_ln1171_44' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 357 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_31)   --->   "%mul_ln1245_31 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_44"   --->   Operation 357 'mul' 'mul_ln1245_31' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_37 = load i6 %Q_TEMP_V_addr_26"   --->   Operation 358 'load' 'Q_TEMP_V_load_37' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 359 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_38 = load i6 %Q_TEMP_V_addr_25"   --->   Operation 359 'load' 'Q_TEMP_V_load_38' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 360 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_39 = load i6 %Q_TEMP_V_addr_24"   --->   Operation 360 'load' 'Q_TEMP_V_load_39' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 361 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_48"   --->   Operation 361 'mul' 'mul_ln717_5' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_5, i32 8, i32 23"   --->   Operation 362 'partselect' 'tmp_35' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%and_ln737_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0"   --->   Operation 363 'bitconcatenate' 'and_ln737_34' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_35)   --->   "%mul_ln1245_35 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_49"   --->   Operation 364 'mul' 'mul_ln1245_35' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 365 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_35 = add i24 %mul_ln1245_35, i24 %and_ln737_34"   --->   Operation 365 'add' 'add_ln1245_35' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 366 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_36)   --->   "%mul_ln1245_36 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_50"   --->   Operation 366 'mul' 'mul_ln1245_36' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 367 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_43 = load i6 %Q_TEMP_V_addr_20"   --->   Operation 367 'load' 'Q_TEMP_V_load_43' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i16 %Q_TEMP_V_load_43"   --->   Operation 368 'sext' 'sext_ln1171_51' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 369 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_37)   --->   "%mul_ln1245_37 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_51"   --->   Operation 369 'mul' 'mul_ln1245_37' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_44 = load i6 %Q_TEMP_V_addr_19"   --->   Operation 370 'load' 'Q_TEMP_V_load_44' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 371 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_45 = load i6 %Q_TEMP_V_addr_18"   --->   Operation 371 'load' 'Q_TEMP_V_load_45' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 372 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_46 = load i6 %Q_TEMP_V_addr_17"   --->   Operation 372 'load' 'Q_TEMP_V_load_46' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 373 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56"   --->   Operation 373 'mul' 'mul_ln717_6' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 374 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_42)   --->   "%mul_ln1245_42 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_57"   --->   Operation 374 'mul' 'mul_ln1245_42' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 375 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_50 = load i6 %Q_TEMP_V_addr_13"   --->   Operation 375 'load' 'Q_TEMP_V_load_50' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i16 %Q_TEMP_V_load_50"   --->   Operation 376 'sext' 'sext_ln1171_58' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 377 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_43)   --->   "%mul_ln1245_43 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_58"   --->   Operation 377 'mul' 'mul_ln1245_43' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 378 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_51 = load i6 %Q_TEMP_V_addr_12"   --->   Operation 378 'load' 'Q_TEMP_V_load_51' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 379 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_52 = load i6 %Q_TEMP_V_addr_11"   --->   Operation 379 'load' 'Q_TEMP_V_load_52' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 380 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64"   --->   Operation 380 'mul' 'mul_ln717_7' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 381 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_57 = load i6 %Q_TEMP_V_addr_6"   --->   Operation 381 'load' 'Q_TEMP_V_load_57' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i16 %Q_TEMP_V_load_57"   --->   Operation 382 'sext' 'sext_ln1171_65' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 383 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_49)   --->   "%mul_ln1245_49 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_65"   --->   Operation 383 'mul' 'mul_ln1245_49' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 384 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_58 = load i6 %Q_TEMP_V_addr_5"   --->   Operation 384 'load' 'Q_TEMP_V_load_58' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 385 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_59 = load i6 %Q_TEMP_V_addr_4"   --->   Operation 385 'load' 'Q_TEMP_V_load_59' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 2.83>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr = getelementptr i16 %Q_TEMP_V, i64 0, i64 63"   --->   Operation 386 'getelementptr' 'Q_TEMP_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_1 = getelementptr i16 %Q_TEMP_V, i64 0, i64 55"   --->   Operation 387 'getelementptr' 'Q_TEMP_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_2 = getelementptr i16 %Q_TEMP_V, i64 0, i64 47"   --->   Operation 388 'getelementptr' 'Q_TEMP_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_3 = getelementptr i16 %Q_TEMP_V, i64 0, i64 39"   --->   Operation 389 'getelementptr' 'Q_TEMP_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_8 = getelementptr i16 %Q_TEMP_V, i64 0, i64 62"   --->   Operation 390 'getelementptr' 'Q_TEMP_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_9 = getelementptr i16 %Q_TEMP_V, i64 0, i64 54"   --->   Operation 391 'getelementptr' 'Q_TEMP_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_10 = getelementptr i16 %Q_TEMP_V, i64 0, i64 46"   --->   Operation 392 'getelementptr' 'Q_TEMP_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%Q_TEMP_V_addr_16 = getelementptr i16 %Q_TEMP_V, i64 0, i64 61"   --->   Operation 393 'getelementptr' 'Q_TEMP_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 394 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 395 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (1.83ns)   --->   "%noise_out_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 396 'read' 'noise_out_read_6' <Predicate = (!icmp_ln94)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 397 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_2 = add i24 %mul_ln1245_2, i24 %and_ln737_2"   --->   Operation 397 'add' 'add_ln1245_2' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_2, i32 8, i32 23"   --->   Operation 398 'partselect' 'tmp_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%and_ln737_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0"   --->   Operation 399 'bitconcatenate' 'and_ln737_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_9"   --->   Operation 400 'mul' 'mul_ln1245_3' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 401 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_3 = add i24 %mul_ln1245_3, i24 %and_ln737_3"   --->   Operation 401 'add' 'add_ln1245_3' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 402 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_11"   --->   Operation 402 'mul' 'mul_ln1245_4' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i16 %noise_out_read_6"   --->   Operation 403 'sext' 'sext_ln1171_12' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i16 %Q_TEMP_V_load_6"   --->   Operation 404 'sext' 'sext_ln1171_13' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 405 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_13"   --->   Operation 405 'mul' 'mul_ln1245_5' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 406 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_9 = add i24 %mul_ln1245_9, i24 %and_ln737_9"   --->   Operation 406 'add' 'add_ln1245_9' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_9, i32 8, i32 23"   --->   Operation 407 'partselect' 'tmp_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%and_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0"   --->   Operation 408 'bitconcatenate' 'and_ln737_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 409 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_10)   --->   "%mul_ln1245_10 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_20"   --->   Operation 409 'mul' 'mul_ln1245_10' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 410 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_10 = add i24 %mul_ln1245_10, i24 %and_ln737_s"   --->   Operation 410 'add' 'add_ln1245_10' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 411 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_11)   --->   "%mul_ln1245_11 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_21"   --->   Operation 411 'mul' 'mul_ln1245_11' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i16 %Q_TEMP_V_load_14"   --->   Operation 412 'sext' 'sext_ln1171_22' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 413 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_12)   --->   "%mul_ln1245_12 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_22"   --->   Operation 413 'mul' 'mul_ln1245_12' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 414 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_16 = add i24 %mul_ln1245_16, i24 %and_ln737_15"   --->   Operation 414 'add' 'add_ln1245_16' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_16, i32 8, i32 23"   --->   Operation 415 'partselect' 'tmp_17' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%and_ln737_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0"   --->   Operation 416 'bitconcatenate' 'and_ln737_16' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 417 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_17)   --->   "%mul_ln1245_17 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_28"   --->   Operation 417 'mul' 'mul_ln1245_17' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 418 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_17 = add i24 %mul_ln1245_17, i24 %and_ln737_16"   --->   Operation 418 'add' 'add_ln1245_17' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 419 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_18)   --->   "%mul_ln1245_18 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_29"   --->   Operation 419 'mul' 'mul_ln1245_18' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i16 %Q_TEMP_V_load_22"   --->   Operation 420 'sext' 'sext_ln1171_30' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 421 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_19)   --->   "%mul_ln1245_19 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_30"   --->   Operation 421 'mul' 'mul_ln1245_19' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 422 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_22 = add i24 %mul_ln1245_22, i24 %and_ln737_21"   --->   Operation 422 'add' 'add_ln1245_22' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_22, i32 8, i32 23"   --->   Operation 423 'partselect' 'tmp_23' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%and_ln737_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0"   --->   Operation 424 'bitconcatenate' 'and_ln737_22' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_23)   --->   "%mul_ln1245_23 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_35"   --->   Operation 425 'mul' 'mul_ln1245_23' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 426 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_23 = add i24 %mul_ln1245_23, i24 %and_ln737_22"   --->   Operation 426 'add' 'add_ln1245_23' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 427 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_24)   --->   "%mul_ln1245_24 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_36"   --->   Operation 427 'mul' 'mul_ln1245_24' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i16 %Q_TEMP_V_load_29"   --->   Operation 428 'sext' 'sext_ln1171_37' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 429 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_25)   --->   "%mul_ln1245_25 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_37"   --->   Operation 429 'mul' 'mul_ln1245_25' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 430 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_31 = load i6 %Q_TEMP_V_addr_32"   --->   Operation 430 'load' 'Q_TEMP_V_load_31' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 431 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_29 = add i24 %mul_ln1245_29, i24 %and_ln737_28"   --->   Operation 431 'add' 'add_ln1245_29' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_29, i32 8, i32 23"   --->   Operation 432 'partselect' 'tmp_30' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%and_ln737_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0"   --->   Operation 433 'bitconcatenate' 'and_ln737_29' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_30)   --->   "%mul_ln1245_30 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_43"   --->   Operation 434 'mul' 'mul_ln1245_30' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 435 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_30 = add i24 %mul_ln1245_30, i24 %and_ln737_29"   --->   Operation 435 'add' 'add_ln1245_30' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 436 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_31)   --->   "%mul_ln1245_31 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_44"   --->   Operation 436 'mul' 'mul_ln1245_31' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 437 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_38 = load i6 %Q_TEMP_V_addr_25"   --->   Operation 437 'load' 'Q_TEMP_V_load_38' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 438 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_39 = load i6 %Q_TEMP_V_addr_24"   --->   Operation 438 'load' 'Q_TEMP_V_load_39' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 439 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_35 = add i24 %mul_ln1245_35, i24 %and_ln737_34"   --->   Operation 439 'add' 'add_ln1245_35' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_35, i32 8, i32 23"   --->   Operation 440 'partselect' 'tmp_36' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (0.00ns)   --->   "%and_ln737_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0"   --->   Operation 441 'bitconcatenate' 'and_ln737_35' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 442 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_36)   --->   "%mul_ln1245_36 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_50"   --->   Operation 442 'mul' 'mul_ln1245_36' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 443 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_36 = add i24 %mul_ln1245_36, i24 %and_ln737_35"   --->   Operation 443 'add' 'add_ln1245_36' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 444 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_37)   --->   "%mul_ln1245_37 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_51"   --->   Operation 444 'mul' 'mul_ln1245_37' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 445 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_45 = load i6 %Q_TEMP_V_addr_18"   --->   Operation 445 'load' 'Q_TEMP_V_load_45' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 446 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_46 = load i6 %Q_TEMP_V_addr_17"   --->   Operation 446 'load' 'Q_TEMP_V_load_46' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 447 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_47 = load i6 %Q_TEMP_V_addr_16"   --->   Operation 447 'load' 'Q_TEMP_V_load_47' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 448 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_56"   --->   Operation 448 'mul' 'mul_ln717_6' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_6, i32 8, i32 23"   --->   Operation 449 'partselect' 'tmp_42' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%and_ln737_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0"   --->   Operation 450 'bitconcatenate' 'and_ln737_41' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 451 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_42)   --->   "%mul_ln1245_42 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_57"   --->   Operation 451 'mul' 'mul_ln1245_42' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 452 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_42 = add i24 %mul_ln1245_42, i24 %and_ln737_41"   --->   Operation 452 'add' 'add_ln1245_42' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 453 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_43)   --->   "%mul_ln1245_43 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_58"   --->   Operation 453 'mul' 'mul_ln1245_43' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 454 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_52 = load i6 %Q_TEMP_V_addr_11"   --->   Operation 454 'load' 'Q_TEMP_V_load_52' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 455 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_53 = load i6 %Q_TEMP_V_addr_10"   --->   Operation 455 'load' 'Q_TEMP_V_load_53' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 456 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_54 = load i6 %Q_TEMP_V_addr_9"   --->   Operation 456 'load' 'Q_TEMP_V_load_54' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 457 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_55 = load i6 %Q_TEMP_V_addr_8"   --->   Operation 457 'load' 'Q_TEMP_V_load_55' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 458 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64"   --->   Operation 458 'mul' 'mul_ln717_7' <Predicate = (!icmp_ln94)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 459 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_49)   --->   "%mul_ln1245_49 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_65"   --->   Operation 459 'mul' 'mul_ln1245_49' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 460 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_58 = load i6 %Q_TEMP_V_addr_5"   --->   Operation 460 'load' 'Q_TEMP_V_load_58' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i16 %Q_TEMP_V_load_58"   --->   Operation 461 'sext' 'sext_ln1171_66' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 462 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_50)   --->   "%mul_ln1245_50 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_66"   --->   Operation 462 'mul' 'mul_ln1245_50' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 463 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_59 = load i6 %Q_TEMP_V_addr_4"   --->   Operation 463 'load' 'Q_TEMP_V_load_59' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 464 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_60 = load i6 %Q_TEMP_V_addr_3"   --->   Operation 464 'load' 'Q_TEMP_V_load_60' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 465 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_61 = load i6 %Q_TEMP_V_addr_2"   --->   Operation 465 'load' 'Q_TEMP_V_load_61' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 466 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_62 = load i6 %Q_TEMP_V_addr_1"   --->   Operation 466 'load' 'Q_TEMP_V_load_62' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 467 [2/2] (1.23ns)   --->   "%Q_TEMP_V_load_63 = load i6 %Q_TEMP_V_addr"   --->   Operation 467 'load' 'Q_TEMP_V_load_63' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 2.83>
ST_9 : Operation 468 [1/1] (1.83ns)   --->   "%noise_out_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %noise_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 468 'read' 'noise_out_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 469 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_3 = add i24 %mul_ln1245_3, i24 %and_ln737_3"   --->   Operation 469 'add' 'add_ln1245_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_3, i32 8, i32 23"   --->   Operation 470 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%and_ln737_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0"   --->   Operation 471 'bitconcatenate' 'and_ln737_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 472 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_11"   --->   Operation 472 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 473 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i24 %mul_ln1245_4, i24 %and_ln737_4"   --->   Operation 473 'add' 'add_ln1245_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 474 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_13"   --->   Operation 474 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i16 %noise_out_read_7"   --->   Operation 475 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i16 %Q_TEMP_V_load_7"   --->   Operation 476 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 477 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_15"   --->   Operation 477 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 478 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_10 = add i24 %mul_ln1245_10, i24 %and_ln737_s"   --->   Operation 478 'add' 'add_ln1245_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_10, i32 8, i32 23"   --->   Operation 479 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%and_ln737_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0"   --->   Operation 480 'bitconcatenate' 'and_ln737_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_11)   --->   "%mul_ln1245_11 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_21"   --->   Operation 481 'mul' 'mul_ln1245_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 482 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_11 = add i24 %mul_ln1245_11, i24 %and_ln737_10"   --->   Operation 482 'add' 'add_ln1245_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 483 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_12)   --->   "%mul_ln1245_12 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_22"   --->   Operation 483 'mul' 'mul_ln1245_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i16 %Q_TEMP_V_load_15"   --->   Operation 484 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 485 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_13)   --->   "%mul_ln1245_13 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_23"   --->   Operation 485 'mul' 'mul_ln1245_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 486 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_17 = add i24 %mul_ln1245_17, i24 %and_ln737_16"   --->   Operation 486 'add' 'add_ln1245_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_17, i32 8, i32 23"   --->   Operation 487 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%and_ln737_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0"   --->   Operation 488 'bitconcatenate' 'and_ln737_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 489 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_18)   --->   "%mul_ln1245_18 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_29"   --->   Operation 489 'mul' 'mul_ln1245_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 490 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_18 = add i24 %mul_ln1245_18, i24 %and_ln737_17"   --->   Operation 490 'add' 'add_ln1245_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 491 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_19)   --->   "%mul_ln1245_19 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_30"   --->   Operation 491 'mul' 'mul_ln1245_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 492 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_23 = add i24 %mul_ln1245_23, i24 %and_ln737_22"   --->   Operation 492 'add' 'add_ln1245_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_23, i32 8, i32 23"   --->   Operation 493 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%and_ln737_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0"   --->   Operation 494 'bitconcatenate' 'and_ln737_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 495 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_24)   --->   "%mul_ln1245_24 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_36"   --->   Operation 495 'mul' 'mul_ln1245_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 496 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_24 = add i24 %mul_ln1245_24, i24 %and_ln737_23"   --->   Operation 496 'add' 'add_ln1245_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 497 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_25)   --->   "%mul_ln1245_25 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_37"   --->   Operation 497 'mul' 'mul_ln1245_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i16 %Q_TEMP_V_load_30"   --->   Operation 498 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 499 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_26)   --->   "%mul_ln1245_26 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_38"   --->   Operation 499 'mul' 'mul_ln1245_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 500 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_30 = add i24 %mul_ln1245_30, i24 %and_ln737_29"   --->   Operation 500 'add' 'add_ln1245_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_30, i32 8, i32 23"   --->   Operation 501 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%and_ln737_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0"   --->   Operation 502 'bitconcatenate' 'and_ln737_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 503 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_31)   --->   "%mul_ln1245_31 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_44"   --->   Operation 503 'mul' 'mul_ln1245_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 504 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_31 = add i24 %mul_ln1245_31, i24 %and_ln737_30"   --->   Operation 504 'add' 'add_ln1245_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i16 %Q_TEMP_V_load_37"   --->   Operation 505 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 506 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_32)   --->   "%mul_ln1245_32 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_45"   --->   Operation 506 'mul' 'mul_ln1245_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 507 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_36 = add i24 %mul_ln1245_36, i24 %and_ln737_35"   --->   Operation 507 'add' 'add_ln1245_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_36, i32 8, i32 23"   --->   Operation 508 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%and_ln737_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0"   --->   Operation 509 'bitconcatenate' 'and_ln737_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 510 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_37)   --->   "%mul_ln1245_37 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_51"   --->   Operation 510 'mul' 'mul_ln1245_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 511 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_37 = add i24 %mul_ln1245_37, i24 %and_ln737_36"   --->   Operation 511 'add' 'add_ln1245_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i16 %Q_TEMP_V_load_44"   --->   Operation 512 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 513 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_38)   --->   "%mul_ln1245_38 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_52"   --->   Operation 513 'mul' 'mul_ln1245_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 514 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_47 = load i6 %Q_TEMP_V_addr_16"   --->   Operation 514 'load' 'Q_TEMP_V_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 515 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_42 = add i24 %mul_ln1245_42, i24 %and_ln737_41"   --->   Operation 515 'add' 'add_ln1245_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_42, i32 8, i32 23"   --->   Operation 516 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 517 [1/1] (0.00ns)   --->   "%and_ln737_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0"   --->   Operation 517 'bitconcatenate' 'and_ln737_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_43)   --->   "%mul_ln1245_43 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_58"   --->   Operation 518 'mul' 'mul_ln1245_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 519 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_43 = add i24 %mul_ln1245_43, i24 %and_ln737_42"   --->   Operation 519 'add' 'add_ln1245_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i16 %Q_TEMP_V_load_51"   --->   Operation 520 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 521 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_44)   --->   "%mul_ln1245_44 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_59"   --->   Operation 521 'mul' 'mul_ln1245_44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 522 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_53 = load i6 %Q_TEMP_V_addr_10"   --->   Operation 522 'load' 'Q_TEMP_V_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 523 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_54 = load i6 %Q_TEMP_V_addr_9"   --->   Operation 523 'load' 'Q_TEMP_V_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 524 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_55 = load i6 %Q_TEMP_V_addr_8"   --->   Operation 524 'load' 'Q_TEMP_V_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 525 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_64"   --->   Operation 525 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_7, i32 8, i32 23"   --->   Operation 526 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 527 [1/1] (0.00ns)   --->   "%and_ln737_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0"   --->   Operation 527 'bitconcatenate' 'and_ln737_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 528 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_49)   --->   "%mul_ln1245_49 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_65"   --->   Operation 528 'mul' 'mul_ln1245_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 529 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_49 = add i24 %mul_ln1245_49, i24 %and_ln737_48"   --->   Operation 529 'add' 'add_ln1245_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 530 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_50)   --->   "%mul_ln1245_50 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_66"   --->   Operation 530 'mul' 'mul_ln1245_50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 531 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_60 = load i6 %Q_TEMP_V_addr_3"   --->   Operation 531 'load' 'Q_TEMP_V_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 532 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_61 = load i6 %Q_TEMP_V_addr_2"   --->   Operation 532 'load' 'Q_TEMP_V_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 533 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_62 = load i6 %Q_TEMP_V_addr_1"   --->   Operation 533 'load' 'Q_TEMP_V_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 534 [1/2] (1.23ns)   --->   "%Q_TEMP_V_load_63 = load i6 %Q_TEMP_V_addr"   --->   Operation 534 'load' 'Q_TEMP_V_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 535 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i24 %mul_ln1245_4, i24 %and_ln737_4"   --->   Operation 535 'add' 'add_ln1245_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_4, i32 8, i32 23"   --->   Operation 536 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 537 [1/1] (0.00ns)   --->   "%and_ln737_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0"   --->   Operation 537 'bitconcatenate' 'and_ln737_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 538 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_13"   --->   Operation 538 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 539 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i24 %mul_ln1245_5, i24 %and_ln737_5"   --->   Operation 539 'add' 'add_ln1245_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 540 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_15"   --->   Operation 540 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 541 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_11 = add i24 %mul_ln1245_11, i24 %and_ln737_10"   --->   Operation 541 'add' 'add_ln1245_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_11, i32 8, i32 23"   --->   Operation 542 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%and_ln737_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0"   --->   Operation 543 'bitconcatenate' 'and_ln737_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 544 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_12)   --->   "%mul_ln1245_12 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_22"   --->   Operation 544 'mul' 'mul_ln1245_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 545 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_12 = add i24 %mul_ln1245_12, i24 %and_ln737_11"   --->   Operation 545 'add' 'add_ln1245_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 546 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_13)   --->   "%mul_ln1245_13 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_23"   --->   Operation 546 'mul' 'mul_ln1245_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 547 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_18 = add i24 %mul_ln1245_18, i24 %and_ln737_17"   --->   Operation 547 'add' 'add_ln1245_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_18, i32 8, i32 23"   --->   Operation 548 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%and_ln737_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0"   --->   Operation 549 'bitconcatenate' 'and_ln737_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 550 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_19)   --->   "%mul_ln1245_19 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_30"   --->   Operation 550 'mul' 'mul_ln1245_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 551 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_19 = add i24 %mul_ln1245_19, i24 %and_ln737_18"   --->   Operation 551 'add' 'add_ln1245_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i16 %Q_TEMP_V_load_23"   --->   Operation 552 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 553 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_20)   --->   "%mul_ln1245_20 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_31"   --->   Operation 553 'mul' 'mul_ln1245_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 554 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_24 = add i24 %mul_ln1245_24, i24 %and_ln737_23"   --->   Operation 554 'add' 'add_ln1245_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_24, i32 8, i32 23"   --->   Operation 555 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%and_ln737_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0"   --->   Operation 556 'bitconcatenate' 'and_ln737_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 557 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_25)   --->   "%mul_ln1245_25 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_37"   --->   Operation 557 'mul' 'mul_ln1245_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 558 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_25 = add i24 %mul_ln1245_25, i24 %and_ln737_24"   --->   Operation 558 'add' 'add_ln1245_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 559 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_26)   --->   "%mul_ln1245_26 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_38"   --->   Operation 559 'mul' 'mul_ln1245_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i16 %Q_TEMP_V_load_31"   --->   Operation 560 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 561 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_27)   --->   "%mul_ln1245_27 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_39"   --->   Operation 561 'mul' 'mul_ln1245_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 562 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_31 = add i24 %mul_ln1245_31, i24 %and_ln737_30"   --->   Operation 562 'add' 'add_ln1245_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_31, i32 8, i32 23"   --->   Operation 563 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 564 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_32)   --->   "%mul_ln1245_32 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_45"   --->   Operation 564 'mul' 'mul_ln1245_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i16 %Q_TEMP_V_load_38"   --->   Operation 565 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 566 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_33)   --->   "%mul_ln1245_33 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_46"   --->   Operation 566 'mul' 'mul_ln1245_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 567 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_37 = add i24 %mul_ln1245_37, i24 %and_ln737_36"   --->   Operation 567 'add' 'add_ln1245_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_37, i32 8, i32 23"   --->   Operation 568 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 569 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_38)   --->   "%mul_ln1245_38 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_52"   --->   Operation 569 'mul' 'mul_ln1245_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i16 %Q_TEMP_V_load_45"   --->   Operation 570 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 571 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_39)   --->   "%mul_ln1245_39 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_53"   --->   Operation 571 'mul' 'mul_ln1245_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 572 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_43 = add i24 %mul_ln1245_43, i24 %and_ln737_42"   --->   Operation 572 'add' 'add_ln1245_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_43, i32 8, i32 23"   --->   Operation 573 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 574 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_44)   --->   "%mul_ln1245_44 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_59"   --->   Operation 574 'mul' 'mul_ln1245_44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i16 %Q_TEMP_V_load_52"   --->   Operation 575 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 576 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_45)   --->   "%mul_ln1245_45 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_60"   --->   Operation 576 'mul' 'mul_ln1245_45' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 577 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_49 = add i24 %mul_ln1245_49, i24 %and_ln737_48"   --->   Operation 577 'add' 'add_ln1245_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_49, i32 8, i32 23"   --->   Operation 578 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%and_ln737_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0"   --->   Operation 579 'bitconcatenate' 'and_ln737_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_50)   --->   "%mul_ln1245_50 = mul i24 %sext_ln1171_4, i24 %sext_ln1171_66"   --->   Operation 580 'mul' 'mul_ln1245_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 581 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_50 = add i24 %mul_ln1245_50, i24 %and_ln737_49"   --->   Operation 581 'add' 'add_ln1245_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i16 %Q_TEMP_V_load_59"   --->   Operation 582 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 583 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_51)   --->   "%mul_ln1245_51 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_67"   --->   Operation 583 'mul' 'mul_ln1245_51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 584 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i24 %mul_ln1245_5, i24 %and_ln737_5"   --->   Operation 584 'add' 'add_ln1245_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_5, i32 8, i32 23"   --->   Operation 585 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%and_ln737_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0"   --->   Operation 586 'bitconcatenate' 'and_ln737_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 587 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_15"   --->   Operation 587 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 588 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_6 = add i24 %mul_ln1245_6, i24 %and_ln737_6"   --->   Operation 588 'add' 'add_ln1245_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 589 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_12 = add i24 %mul_ln1245_12, i24 %and_ln737_11"   --->   Operation 589 'add' 'add_ln1245_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_12, i32 8, i32 23"   --->   Operation 590 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 591 [1/1] (0.00ns)   --->   "%and_ln737_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0"   --->   Operation 591 'bitconcatenate' 'and_ln737_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 592 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_13)   --->   "%mul_ln1245_13 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_23"   --->   Operation 592 'mul' 'mul_ln1245_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 593 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_13 = add i24 %mul_ln1245_13, i24 %and_ln737_12"   --->   Operation 593 'add' 'add_ln1245_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 594 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_19 = add i24 %mul_ln1245_19, i24 %and_ln737_18"   --->   Operation 594 'add' 'add_ln1245_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_19, i32 8, i32 23"   --->   Operation 595 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 596 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_20)   --->   "%mul_ln1245_20 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_31"   --->   Operation 596 'mul' 'mul_ln1245_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 597 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_25 = add i24 %mul_ln1245_25, i24 %and_ln737_24"   --->   Operation 597 'add' 'add_ln1245_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_25, i32 8, i32 23"   --->   Operation 598 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%and_ln737_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0"   --->   Operation 599 'bitconcatenate' 'and_ln737_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 600 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_26)   --->   "%mul_ln1245_26 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_38"   --->   Operation 600 'mul' 'mul_ln1245_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 601 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_26 = add i24 %mul_ln1245_26, i24 %and_ln737_25"   --->   Operation 601 'add' 'add_ln1245_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 602 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_27)   --->   "%mul_ln1245_27 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_39"   --->   Operation 602 'mul' 'mul_ln1245_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%and_ln737_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0"   --->   Operation 603 'bitconcatenate' 'and_ln737_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 604 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_32)   --->   "%mul_ln1245_32 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_45"   --->   Operation 604 'mul' 'mul_ln1245_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 605 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_32 = add i24 %mul_ln1245_32, i24 %and_ln737_31"   --->   Operation 605 'add' 'add_ln1245_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 606 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_33)   --->   "%mul_ln1245_33 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_46"   --->   Operation 606 'mul' 'mul_ln1245_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i16 %Q_TEMP_V_load_39"   --->   Operation 607 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 608 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_34)   --->   "%mul_ln1245_34 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_47"   --->   Operation 608 'mul' 'mul_ln1245_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 609 [1/1] (0.00ns)   --->   "%and_ln737_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0"   --->   Operation 609 'bitconcatenate' 'and_ln737_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 610 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_38)   --->   "%mul_ln1245_38 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_52"   --->   Operation 610 'mul' 'mul_ln1245_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 611 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_38 = add i24 %mul_ln1245_38, i24 %and_ln737_37"   --->   Operation 611 'add' 'add_ln1245_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 612 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_39)   --->   "%mul_ln1245_39 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_53"   --->   Operation 612 'mul' 'mul_ln1245_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i16 %Q_TEMP_V_load_46"   --->   Operation 613 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 614 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_40)   --->   "%mul_ln1245_40 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_54"   --->   Operation 614 'mul' 'mul_ln1245_40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 615 [1/1] (0.00ns)   --->   "%and_ln737_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0"   --->   Operation 615 'bitconcatenate' 'and_ln737_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_44)   --->   "%mul_ln1245_44 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_59"   --->   Operation 616 'mul' 'mul_ln1245_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 617 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_44 = add i24 %mul_ln1245_44, i24 %and_ln737_43"   --->   Operation 617 'add' 'add_ln1245_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 618 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_45)   --->   "%mul_ln1245_45 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_60"   --->   Operation 618 'mul' 'mul_ln1245_45' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i16 %Q_TEMP_V_load_53"   --->   Operation 619 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 620 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_46)   --->   "%mul_ln1245_46 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_61"   --->   Operation 620 'mul' 'mul_ln1245_46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 621 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_50 = add i24 %mul_ln1245_50, i24 %and_ln737_49"   --->   Operation 621 'add' 'add_ln1245_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_50, i32 8, i32 23"   --->   Operation 622 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 623 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_51)   --->   "%mul_ln1245_51 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_67"   --->   Operation 623 'mul' 'mul_ln1245_51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i16 %Q_TEMP_V_load_60"   --->   Operation 624 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 625 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_52)   --->   "%mul_ln1245_52 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_68"   --->   Operation 625 'mul' 'mul_ln1245_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 626 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_6 = add i24 %mul_ln1245_6, i24 %and_ln737_6"   --->   Operation 626 'add' 'add_ln1245_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_6, i32 8, i32 23"   --->   Operation 627 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 628 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_13 = add i24 %mul_ln1245_13, i24 %and_ln737_12"   --->   Operation 628 'add' 'add_ln1245_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_13, i32 8, i32 23"   --->   Operation 629 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%and_ln737_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0"   --->   Operation 630 'bitconcatenate' 'and_ln737_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_20)   --->   "%mul_ln1245_20 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_31"   --->   Operation 631 'mul' 'mul_ln1245_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 632 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_20 = add i24 %mul_ln1245_20, i24 %and_ln737_19"   --->   Operation 632 'add' 'add_ln1245_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 633 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_26 = add i24 %mul_ln1245_26, i24 %and_ln737_25"   --->   Operation 633 'add' 'add_ln1245_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_26, i32 8, i32 23"   --->   Operation 634 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%and_ln737_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0"   --->   Operation 635 'bitconcatenate' 'and_ln737_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 636 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_27)   --->   "%mul_ln1245_27 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_39"   --->   Operation 636 'mul' 'mul_ln1245_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 637 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_27 = add i24 %mul_ln1245_27, i24 %and_ln737_26"   --->   Operation 637 'add' 'add_ln1245_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 638 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_32 = add i24 %mul_ln1245_32, i24 %and_ln737_31"   --->   Operation 638 'add' 'add_ln1245_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_32, i32 8, i32 23"   --->   Operation 639 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%and_ln737_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0"   --->   Operation 640 'bitconcatenate' 'and_ln737_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 641 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_33)   --->   "%mul_ln1245_33 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_46"   --->   Operation 641 'mul' 'mul_ln1245_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 642 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_33 = add i24 %mul_ln1245_33, i24 %and_ln737_32"   --->   Operation 642 'add' 'add_ln1245_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 643 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_34)   --->   "%mul_ln1245_34 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_47"   --->   Operation 643 'mul' 'mul_ln1245_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 644 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_38 = add i24 %mul_ln1245_38, i24 %and_ln737_37"   --->   Operation 644 'add' 'add_ln1245_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_38, i32 8, i32 23"   --->   Operation 645 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%and_ln737_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0"   --->   Operation 646 'bitconcatenate' 'and_ln737_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_39)   --->   "%mul_ln1245_39 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_53"   --->   Operation 647 'mul' 'mul_ln1245_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 648 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_39 = add i24 %mul_ln1245_39, i24 %and_ln737_38"   --->   Operation 648 'add' 'add_ln1245_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 649 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_40)   --->   "%mul_ln1245_40 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_54"   --->   Operation 649 'mul' 'mul_ln1245_40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 650 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_44 = add i24 %mul_ln1245_44, i24 %and_ln737_43"   --->   Operation 650 'add' 'add_ln1245_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_44, i32 8, i32 23"   --->   Operation 651 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%and_ln737_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0"   --->   Operation 652 'bitconcatenate' 'and_ln737_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 653 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_45)   --->   "%mul_ln1245_45 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_60"   --->   Operation 653 'mul' 'mul_ln1245_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 654 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_45 = add i24 %mul_ln1245_45, i24 %and_ln737_44"   --->   Operation 654 'add' 'add_ln1245_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 655 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_46)   --->   "%mul_ln1245_46 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_61"   --->   Operation 655 'mul' 'mul_ln1245_46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i16 %Q_TEMP_V_load_54"   --->   Operation 656 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 657 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_47)   --->   "%mul_ln1245_47 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_62"   --->   Operation 657 'mul' 'mul_ln1245_47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%and_ln737_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0"   --->   Operation 658 'bitconcatenate' 'and_ln737_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 659 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_51)   --->   "%mul_ln1245_51 = mul i24 %sext_ln1171_6, i24 %sext_ln1171_67"   --->   Operation 659 'mul' 'mul_ln1245_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 660 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_51 = add i24 %mul_ln1245_51, i24 %and_ln737_50"   --->   Operation 660 'add' 'add_ln1245_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 661 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_52)   --->   "%mul_ln1245_52 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_68"   --->   Operation 661 'mul' 'mul_ln1245_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i16 %Q_TEMP_V_load_61"   --->   Operation 662 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 663 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_53)   --->   "%mul_ln1245_53 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_69"   --->   Operation 663 'mul' 'mul_ln1245_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 664 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_20 = add i24 %mul_ln1245_20, i24 %and_ln737_19"   --->   Operation 664 'add' 'add_ln1245_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_20, i32 8, i32 23"   --->   Operation 665 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 666 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_27 = add i24 %mul_ln1245_27, i24 %and_ln737_26"   --->   Operation 666 'add' 'add_ln1245_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_27, i32 8, i32 23"   --->   Operation 667 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 668 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_33 = add i24 %mul_ln1245_33, i24 %and_ln737_32"   --->   Operation 668 'add' 'add_ln1245_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_33, i32 8, i32 23"   --->   Operation 669 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%and_ln737_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0"   --->   Operation 670 'bitconcatenate' 'and_ln737_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 671 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_34)   --->   "%mul_ln1245_34 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_47"   --->   Operation 671 'mul' 'mul_ln1245_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 672 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_34 = add i24 %mul_ln1245_34, i24 %and_ln737_33"   --->   Operation 672 'add' 'add_ln1245_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 673 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_39 = add i24 %mul_ln1245_39, i24 %and_ln737_38"   --->   Operation 673 'add' 'add_ln1245_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_39, i32 8, i32 23"   --->   Operation 674 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 675 [1/1] (0.00ns)   --->   "%and_ln737_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0"   --->   Operation 675 'bitconcatenate' 'and_ln737_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 676 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_40)   --->   "%mul_ln1245_40 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_54"   --->   Operation 676 'mul' 'mul_ln1245_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 677 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_40 = add i24 %mul_ln1245_40, i24 %and_ln737_39"   --->   Operation 677 'add' 'add_ln1245_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i16 %Q_TEMP_V_load_47"   --->   Operation 678 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 679 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_41)   --->   "%mul_ln1245_41 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_55"   --->   Operation 679 'mul' 'mul_ln1245_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 680 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_45 = add i24 %mul_ln1245_45, i24 %and_ln737_44"   --->   Operation 680 'add' 'add_ln1245_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_45, i32 8, i32 23"   --->   Operation 681 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 682 [1/1] (0.00ns)   --->   "%and_ln737_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0"   --->   Operation 682 'bitconcatenate' 'and_ln737_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 683 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_46)   --->   "%mul_ln1245_46 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_61"   --->   Operation 683 'mul' 'mul_ln1245_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 684 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_46 = add i24 %mul_ln1245_46, i24 %and_ln737_45"   --->   Operation 684 'add' 'add_ln1245_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 685 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_47)   --->   "%mul_ln1245_47 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_62"   --->   Operation 685 'mul' 'mul_ln1245_47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 686 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_51 = add i24 %mul_ln1245_51, i24 %and_ln737_50"   --->   Operation 686 'add' 'add_ln1245_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_51, i32 8, i32 23"   --->   Operation 687 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 688 [1/1] (0.00ns)   --->   "%and_ln737_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0"   --->   Operation 688 'bitconcatenate' 'and_ln737_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 689 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_52)   --->   "%mul_ln1245_52 = mul i24 %sext_ln1171_8, i24 %sext_ln1171_68"   --->   Operation 689 'mul' 'mul_ln1245_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 690 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_52 = add i24 %mul_ln1245_52, i24 %and_ln737_51"   --->   Operation 690 'add' 'add_ln1245_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 691 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_53)   --->   "%mul_ln1245_53 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_69"   --->   Operation 691 'mul' 'mul_ln1245_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i16 %Q_TEMP_V_load_62"   --->   Operation 692 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 693 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_54)   --->   "%mul_ln1245_54 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_70"   --->   Operation 693 'mul' 'mul_ln1245_54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 750 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.83>
ST_14 : Operation 694 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 694 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_14 : Operation 695 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_34 = add i24 %mul_ln1245_34, i24 %and_ln737_33"   --->   Operation 695 'add' 'add_ln1245_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_34, i32 8, i32 23"   --->   Operation 696 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 697 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_40 = add i24 %mul_ln1245_40, i24 %and_ln737_39"   --->   Operation 697 'add' 'add_ln1245_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_40, i32 8, i32 23"   --->   Operation 698 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 699 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_41)   --->   "%mul_ln1245_41 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_55"   --->   Operation 699 'mul' 'mul_ln1245_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 700 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_46 = add i24 %mul_ln1245_46, i24 %and_ln737_45"   --->   Operation 700 'add' 'add_ln1245_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_46, i32 8, i32 23"   --->   Operation 701 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%and_ln737_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0"   --->   Operation 702 'bitconcatenate' 'and_ln737_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 703 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_47)   --->   "%mul_ln1245_47 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_62"   --->   Operation 703 'mul' 'mul_ln1245_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 704 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_47 = add i24 %mul_ln1245_47, i24 %and_ln737_46"   --->   Operation 704 'add' 'add_ln1245_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i16 %Q_TEMP_V_load_55"   --->   Operation 705 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 706 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_48)   --->   "%mul_ln1245_48 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_63"   --->   Operation 706 'mul' 'mul_ln1245_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 707 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_52 = add i24 %mul_ln1245_52, i24 %and_ln737_51"   --->   Operation 707 'add' 'add_ln1245_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_52, i32 8, i32 23"   --->   Operation 708 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 709 [1/1] (0.00ns)   --->   "%and_ln737_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0"   --->   Operation 709 'bitconcatenate' 'and_ln737_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 710 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_53)   --->   "%mul_ln1245_53 = mul i24 %sext_ln1171_10, i24 %sext_ln1171_69"   --->   Operation 710 'mul' 'mul_ln1245_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 711 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_53 = add i24 %mul_ln1245_53, i24 %and_ln737_52"   --->   Operation 711 'add' 'add_ln1245_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 712 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_54)   --->   "%mul_ln1245_54 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_70"   --->   Operation 712 'mul' 'mul_ln1245_54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.83>
ST_15 : Operation 713 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_1" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 713 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_15 : Operation 714 [1/1] (0.00ns)   --->   "%and_ln737_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0"   --->   Operation 714 'bitconcatenate' 'and_ln737_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_41)   --->   "%mul_ln1245_41 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_55"   --->   Operation 715 'mul' 'mul_ln1245_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 716 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_41 = add i24 %mul_ln1245_41, i24 %and_ln737_40"   --->   Operation 716 'add' 'add_ln1245_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 717 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_47 = add i24 %mul_ln1245_47, i24 %and_ln737_46"   --->   Operation 717 'add' 'add_ln1245_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_47, i32 8, i32 23"   --->   Operation 718 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 719 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_48)   --->   "%mul_ln1245_48 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_63"   --->   Operation 719 'mul' 'mul_ln1245_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 720 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_53 = add i24 %mul_ln1245_53, i24 %and_ln737_52"   --->   Operation 720 'add' 'add_ln1245_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_53, i32 8, i32 23"   --->   Operation 721 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 722 [1/1] (0.00ns)   --->   "%and_ln737_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0"   --->   Operation 722 'bitconcatenate' 'and_ln737_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_54)   --->   "%mul_ln1245_54 = mul i24 %sext_ln1171_12, i24 %sext_ln1171_70"   --->   Operation 723 'mul' 'mul_ln1245_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 724 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_54 = add i24 %mul_ln1245_54, i24 %and_ln737_53"   --->   Operation 724 'add' 'add_ln1245_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.83>
ST_16 : Operation 725 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_2" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 725 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 726 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_41 = add i24 %mul_ln1245_41, i24 %and_ln737_40"   --->   Operation 726 'add' 'add_ln1245_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_41, i32 8, i32 23"   --->   Operation 727 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 728 [1/1] (0.00ns)   --->   "%and_ln737_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0"   --->   Operation 728 'bitconcatenate' 'and_ln737_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 729 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_48)   --->   "%mul_ln1245_48 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_63"   --->   Operation 729 'mul' 'mul_ln1245_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 730 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_48 = add i24 %mul_ln1245_48, i24 %and_ln737_47"   --->   Operation 730 'add' 'add_ln1245_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 731 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_54 = add i24 %mul_ln1245_54, i24 %and_ln737_53"   --->   Operation 731 'add' 'add_ln1245_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_54, i32 8, i32 23"   --->   Operation 732 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.83>
ST_17 : Operation 733 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_3" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 733 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_17 : Operation 734 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_48 = add i24 %mul_ln1245_48, i24 %and_ln737_47"   --->   Operation 734 'add' 'add_ln1245_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_48, i32 8, i32 23"   --->   Operation 735 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.83>
ST_18 : Operation 736 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_4" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 736 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_18 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i16 %Q_TEMP_V_load_63"   --->   Operation 737 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 738 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_55)   --->   "%mul_ln1245_55 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_71"   --->   Operation 738 'mul' 'mul_ln1245_55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.83>
ST_19 : Operation 739 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_5" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 739 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_19 : Operation 740 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_55)   --->   "%mul_ln1245_55 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_71"   --->   Operation 740 'mul' 'mul_ln1245_55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.83>
ST_20 : Operation 741 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_6" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 741 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_20 : Operation 742 [1/1] (0.00ns)   --->   "%and_ln737_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0"   --->   Operation 742 'bitconcatenate' 'and_ln737_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 743 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_55)   --->   "%mul_ln1245_55 = mul i24 %sext_ln1171_14, i24 %sext_ln1171_71"   --->   Operation 743 'mul' 'mul_ln1245_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 744 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_55 = add i24 %mul_ln1245_55, i24 %and_ln737_54"   --->   Operation 744 'add' 'add_ln1245_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.48>
ST_21 : Operation 745 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [src/MIMO.cpp:83]   --->   Operation 745 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 746 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_55 = add i24 %mul_ln1245_55, i24 %and_ln737_54"   --->   Operation 746 'add' 'add_ln1245_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_55, i32 8, i32 23"   --->   Operation 747 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %MULQ_out, i16 %trunc_ln717_7" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 748 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.i"   --->   Operation 749 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('Q_TEMP_V_addr_63') [74]  (0 ns)
	'load' operation ('Q_TEMP_V_load') on array 'Q_TEMP_V' [90]  (1.24 ns)

 <State 2>: 2.37ns
The critical path consists of the following:
	fifo read operation ('noise_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [82]  (1.84 ns)
	'mul' operation of DSP[93] ('mul_ln717') [93]  (0.535 ns)

 <State 3>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_1', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [83]  (1.84 ns)
	'mul' operation of DSP[100] ('mul_ln1245') [99]  (0.996 ns)

 <State 4>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_2', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [84]  (1.84 ns)
	'mul' operation of DSP[107] ('mul_ln1245_1') [106]  (0.996 ns)

 <State 5>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_3', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [85]  (1.84 ns)
	'mul' operation of DSP[114] ('mul_ln1245_2') [113]  (0.996 ns)

 <State 6>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_4', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [86]  (1.84 ns)
	'mul' operation of DSP[121] ('mul_ln1245_3') [120]  (0.996 ns)

 <State 7>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_5', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [87]  (1.84 ns)
	'mul' operation of DSP[128] ('mul_ln1245_4') [127]  (0.996 ns)

 <State 8>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_6', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [88]  (1.84 ns)
	'mul' operation of DSP[135] ('mul_ln1245_5') [134]  (0.996 ns)

 <State 9>: 2.83ns
The critical path consists of the following:
	fifo read operation ('noise_out_read_7', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [89]  (1.84 ns)
	'mul' operation of DSP[142] ('mul_ln1245_6') [141]  (0.996 ns)

 <State 10>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[128] ('add_ln1245_4') [128]  (0.645 ns)
	'add' operation of DSP[135] ('add_ln1245_5') [135]  (0.645 ns)

 <State 11>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[135] ('add_ln1245_5') [135]  (0.645 ns)
	'add' operation of DSP[142] ('add_ln1245_6') [142]  (0.645 ns)

 <State 12>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[277] ('add_ln1245_26') [277]  (0.645 ns)
	'add' operation of DSP[283] ('add_ln1245_27') [283]  (0.645 ns)

 <State 13>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[324] ('add_ln1245_33') [324]  (0.645 ns)
	'add' operation of DSP[330] ('add_ln1245_34') [330]  (0.645 ns)

 <State 14>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [144]  (1.84 ns)

 <State 15>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [191]  (1.84 ns)

 <State 16>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [238]  (1.84 ns)

 <State 17>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [285]  (1.84 ns)

 <State 18>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [332]  (1.84 ns)

 <State 19>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [379]  (1.84 ns)

 <State 20>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [426]  (1.84 ns)

 <State 21>: 2.48ns
The critical path consists of the following:
	'add' operation of DSP[471] ('add_ln1245_55') [471]  (0.645 ns)
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'MULQ_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [473]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
