

================================================================
== Vivado HLS Report for 'normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s'
================================================================
* Date:           Mon Aug 15 15:02:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.232 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12323|    12323| 61.615 us | 61.615 us |  12323|  12323|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- BatchNormLoop  |    12321|    12321|         3|          1|          1|  12320|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [firmware/nnet_utils/nnet_mult.h:81->firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 8 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i14 [ 0, %0 ], [ %i, %BatchNormLoop ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.65ns)   --->   "%icmp_ln48 = icmp eq i14 %i_0, -4064" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 11 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12320, i64 12320, i64 12320)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.55ns)   --->   "%i = add i14 %i_0, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %BatchNormLoop" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 15 'read' 'tmp_V' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i14 %i_0 to i2" [firmware/nnet_utils/nnet_batchnorm_stream.h:59]   --->   Operation 16 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.39ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 65536, i32 65536, i32 65536, i32 65536, i2 %trunc_ln59)" [firmware/nnet_utils/nnet_batchnorm_stream.h:59]   --->   Operation 17 'mux' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (3.17ns)   --->   "%p_Val2_s = call fastcc i32 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %tmp_V, i32 %tmp_1)" [firmware/nnet_utils/nnet_batchnorm_stream.h:59]   --->   Operation 18 'call' 'p_Val2_s' <Predicate = (!icmp_ln48)> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%p_Val2_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 65536, i32 131072, i32 196608, i32 262144, i2 %trunc_ln59)" [firmware/nnet_utils/nnet_batchnorm_stream.h:59]   --->   Operation 19 'mux' 'p_Val2_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.66ns) (out node of the LUT)   --->   "%out_data_V = add i32 %p_Val2_1, %p_Val2_s" [firmware/nnet_utils/nnet_batchnorm_stream.h:59]   --->   Operation 20 'add' 'out_data_V' <Predicate = (!icmp_ln48)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:60]   --->   Operation 21 'write' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:49]   --->   Operation 24 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:60]   --->   Operation 25 'write' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:61]   --->   Operation 26 'specregionend' 'empty_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 27 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:62]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_batchnorm_stream.h:48) [8]  (0.603 ns)

 <State 2>: 4.23ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_batchnorm_stream.h:48) [8]  (0 ns)
	'mux' operation ('tmp_1', firmware/nnet_utils/nnet_batchnorm_stream.h:59) [19]  (0.393 ns)
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_batchnorm_stream.h:59) to 'product_dense<ap_fixed,ap_fixed,ap_fixed >' [20]  (3.17 ns)
	'add' operation ('out_data.V', firmware/nnet_utils/nnet_batchnorm_stream.h:59) [22]  (0.669 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
