//
// File created by:  ncverilog
// Do not modify this file
//
/home/yutongshen/IC_contest/ICContest105/sim/testfixture_30fps.v
/home/yutongshen/IC_contest/ICContest105/dc/LEDDC_syn.v
/home/nfs_cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
