# Sequence-Detector-FSM
This project implements a Sequence Detector using a Finite State Machine (FSM) in Verilog HDL
