`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: digital_filter

module digital_filter (
  input clk,
  input rst,
  input [15:0] x_in,
  input x_valid,
  output [33:0] y_out,
  output y_valid
);

wire [15:0] delay_1; // pyc.name="delay_1"
wire [15:0] delay_2; // pyc.name="delay_2"
wire [15:0] delay_3; // pyc.name="delay_3"
wire [33:0] pyc_add_18; // op=pyc.add
wire [33:0] pyc_add_21; // op=pyc.add
wire [33:0] pyc_add_24; // op=pyc.add
wire [33:0] pyc_comb_10; // op=pyc.comb
wire pyc_comb_11; // op=pyc.comb
wire [15:0] pyc_comb_12; // op=pyc.comb
wire pyc_comb_13; // op=pyc.comb
wire [33:0] pyc_comb_14; // op=pyc.comb
wire [33:0] pyc_comb_25; // op=pyc.comb
wire [33:0] pyc_comb_8; // op=pyc.comb
wire [33:0] pyc_comb_9; // op=pyc.comb
wire [33:0] pyc_constant_1; // op=pyc.constant
wire [33:0] pyc_constant_2; // op=pyc.constant
wire [33:0] pyc_constant_3; // op=pyc.constant
wire pyc_constant_4; // op=pyc.constant
wire [15:0] pyc_constant_5; // op=pyc.constant
wire pyc_constant_6; // op=pyc.constant
wire [33:0] pyc_constant_7; // op=pyc.constant
wire [33:0] pyc_mul_17; // op=pyc.mul
wire [33:0] pyc_mul_20; // op=pyc.mul
wire [33:0] pyc_mul_23; // op=pyc.mul
wire [15:0] pyc_mux_26; // op=pyc.mux
wire [15:0] pyc_mux_28; // op=pyc.mux
wire [15:0] pyc_mux_30; // op=pyc.mux
wire [33:0] pyc_mux_32; // op=pyc.mux
wire [15:0] pyc_reg_27; // op=pyc.reg
wire [15:0] pyc_reg_29; // op=pyc.reg
wire [15:0] pyc_reg_31; // op=pyc.reg
wire [33:0] pyc_reg_33; // op=pyc.reg
wire pyc_reg_34; // op=pyc.reg
wire [33:0] pyc_sext_15; // op=pyc.sext
wire [33:0] pyc_sext_16; // op=pyc.sext
wire [33:0] pyc_sext_19; // op=pyc.sext
wire [33:0] pyc_sext_22; // op=pyc.sext
wire [33:0] y_out_reg; // pyc.name="y_out_reg"
wire y_valid_reg; // pyc.name="y_valid_reg"

// --- Combinational (netlist)
assign delay_1 = pyc_reg_27;
assign delay_2 = pyc_reg_29;
assign delay_3 = pyc_reg_31;
assign pyc_constant_1 = 34'd4;
assign pyc_constant_2 = 34'd3;
assign pyc_constant_3 = 34'd2;
assign pyc_constant_4 = 1'd0;
assign pyc_constant_5 = 16'd0;
assign pyc_constant_6 = 1'd1;
assign pyc_constant_7 = 34'd0;
assign pyc_comb_8 = pyc_constant_1;
assign pyc_comb_9 = pyc_constant_2;
assign pyc_comb_10 = pyc_constant_3;
assign pyc_comb_11 = pyc_constant_4;
assign pyc_comb_12 = pyc_constant_5;
assign pyc_comb_13 = pyc_constant_6;
assign pyc_comb_14 = pyc_constant_7;
assign pyc_sext_15 = {{18{x_in[15]}}, x_in};
assign pyc_sext_16 = {{18{delay_1[15]}}, delay_1};
assign pyc_mul_17 = (pyc_sext_16 * pyc_comb_10);
assign pyc_add_18 = (pyc_sext_15 + pyc_mul_17);
assign pyc_sext_19 = {{18{delay_2[15]}}, delay_2};
assign pyc_mul_20 = (pyc_sext_19 * pyc_comb_9);
assign pyc_add_21 = (pyc_add_18 + pyc_mul_20);
assign pyc_sext_22 = {{18{delay_3[15]}}, delay_3};
assign pyc_mul_23 = (pyc_sext_22 * pyc_comb_8);
assign pyc_add_24 = (pyc_add_21 + pyc_mul_23);
assign pyc_comb_25 = pyc_add_24;
assign pyc_mux_26 = (x_valid ? x_in : delay_1);
assign pyc_mux_28 = (x_valid ? delay_1 : delay_2);
assign pyc_mux_30 = (x_valid ? delay_2 : delay_3);
assign y_out_reg = pyc_reg_33;
assign pyc_mux_32 = (x_valid ? pyc_comb_25 : y_out_reg);
assign y_valid_reg = pyc_reg_34;

// --- Sequential primitives
pyc_reg #(.WIDTH(16)) pyc_reg_27_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_13),
  .d(pyc_mux_26),
  .init(pyc_comb_12),
  .q(pyc_reg_27)
);
pyc_reg #(.WIDTH(16)) pyc_reg_29_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_13),
  .d(pyc_mux_28),
  .init(pyc_comb_12),
  .q(pyc_reg_29)
);
pyc_reg #(.WIDTH(16)) pyc_reg_31_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_13),
  .d(pyc_mux_30),
  .init(pyc_comb_12),
  .q(pyc_reg_31)
);
pyc_reg #(.WIDTH(34)) pyc_reg_33_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_13),
  .d(pyc_mux_32),
  .init(pyc_comb_14),
  .q(pyc_reg_33)
);
pyc_reg #(.WIDTH(1)) pyc_reg_34_inst (
  .clk(clk),
  .rst(rst),
  .en(pyc_comb_13),
  .d(x_valid),
  .init(pyc_comb_11),
  .q(pyc_reg_34)
);

assign y_out = y_out_reg;
assign y_valid = y_valid_reg;

endmodule

