Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 11 19:50:16 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  498         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (498)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1060)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (498)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 388 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/clock_ms/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1060)
---------------------------------------------------
 There are 1060 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1089          inf        0.000                      0                 1089           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1089 Endpoints
Min Delay          1089 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 4.147ns (45.443%)  route 4.979ns (54.557%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.405     1.746    ssd_wrap/Q[2]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.114     1.860 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.443     2.304    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.240     2.544 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.363     2.907    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.111     3.018 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.767     5.785    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.341     9.127 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.127    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.051ns (45.478%)  route 4.856ns (54.522%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[2]/C
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.313     0.313 f  pong_fsm_wrap/p2_score_reg[2]/Q
                         net (fo=12, routed)          1.058     1.371    pong_fsm_wrap/p2_score[2]
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.216     1.587 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.449     2.037    pong_fsm_wrap/ssd_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.247     2.284 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.817     3.100    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.097     3.197 r  pong_fsm_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.532     5.729    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.178     8.907 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.907    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 4.104ns (47.333%)  route 4.566ns (52.667%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.405     1.746    ssd_wrap/Q[2]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.114     1.860 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.443     2.304    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.240     2.544 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.697     3.241    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.111     3.352 r  pong_fsm_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.021     5.372    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.298     8.670 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.670    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 3.975ns (46.436%)  route 4.585ns (53.564%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.405     1.746    ssd_wrap/Q[2]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.114     1.860 r  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.443     2.304    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.240     2.544 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.363     2.907    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.097     3.004 r  pong_fsm_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.373     5.377    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     8.560 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.560    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.116ns (51.505%)  route 3.875ns (48.495%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.405     1.746    ssd_wrap/Q[2]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.114     1.860 r  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.443     2.304    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.240     2.544 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.367     2.910    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I4_O)        0.111     3.021 r  pong_fsm_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.660     4.681    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.310     7.991 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.991    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 3.736ns (47.590%)  route 4.114ns (52.410%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.115     1.456    ssd_wrap/Q[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.113     1.569 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.000     4.568    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.282     7.850 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.850    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 3.907ns (50.171%)  route 3.881ns (49.829%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.405     1.746    ssd_wrap/Q[2]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.114     1.860 r  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.443     2.304    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.240     2.544 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.697     3.241    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.097     3.338 r  pong_fsm_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.335     4.673    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.115     7.788 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.788    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 3.965ns (52.441%)  route 3.596ns (47.559%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.405     1.746    ssd_wrap/Q[2]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.114     1.860 r  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.443     2.304    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.240     2.544 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.367     2.910    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I3_O)        0.097     3.007 r  pong_fsm_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.380     4.388    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     7.560 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.560    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 3.756ns (56.303%)  route 2.915ns (43.697%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=18, routed)          0.630     0.971    ssd_wrap/Q[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.097     1.068 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.285     3.353    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.318     6.671 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.671    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.473ns  (logic 3.635ns (56.152%)  route 2.838ns (43.848%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=18, routed)          0.636     0.977    ssd_wrap/Q[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.097     1.074 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.202     3.276    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.473 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.473    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.191ns (79.346%)  route 0.050ns (20.654%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[3]/C
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[3]/Q
                         net (fo=1, routed)           0.050     0.196    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg_n_0_[3]
    SLICE_X87Y138        LUT5 (Prop_lut5_I1_O)        0.045     0.241 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/temp_Blue[3]_i_2/O
                         net (fo=1, routed)           0.000     0.241    sync_porch/temp_Blue_reg[3]_1
    SLICE_X87Y138        FDSE                                         r  sync_porch/temp_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.191ns (78.923%)  route 0.051ns (21.077%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[0]/C
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[0]/Q
                         net (fo=1, routed)           0.051     0.197    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Face_Display_P1/temp_Green_reg[3][0]
    SLICE_X88Y138        LUT5 (Prop_lut5_I1_O)        0.045     0.242 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Face_Display_P1/temp_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.242    sync_porch/temp_Green_reg[0]_0
    SLICE_X88Y138        FDSE                                         r  sync_porch/temp_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.191ns (77.640%)  route 0.055ns (22.360%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[1]/C
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[1]/Q
                         net (fo=1, routed)           0.055     0.201    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Face_Display_P1/temp_Green_reg[3][1]
    SLICE_X88Y138        LUT5 (Prop_lut5_I1_O)        0.045     0.246 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Face_Display_P1/temp_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.246    sync_porch/temp_Green_reg[1]_0
    SLICE_X88Y138        FDSE                                         r  sync_porch/temp_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[4]/C
    SLICE_X13Y109        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_x_reg[4]/Q
                         net (fo=9, routed)           0.124     0.265    pong_fsm_wrap/ball_wrap/ball_x[4]
    SLICE_X12Y109        FDSE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.133ns (49.765%)  route 0.134ns (50.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[3]/C
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[3]/Q
                         net (fo=4, routed)           0.134     0.267    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[3]
    SLICE_X89Y138        FDRE                                         r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p1_down/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p1_down/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.642%)  route 0.085ns (31.358%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  debounce_p1_down/debounce_counter_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_p1_down/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.085     0.226    debounce_p1_down/debounce_counter_reg_n_0_[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  debounce_p1_down/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.271    debounce_p1_down/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X0Y82          FDRE                                         r  debounce_p1_down/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_change_mode/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_change_mode/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.126%)  route 0.087ns (31.874%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  debounce_change_mode/debounce_counter_reg[0]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_change_mode/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.087     0.228    debounce_change_mode/debounce_counter_reg_n_0_[0]
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  debounce_change_mode/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    debounce_change_mode/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X0Y95          FDRE                                         r  debounce_change_mode/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.191ns (69.113%)  route 0.085ns (30.887%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[2]/C
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[2]/Q
                         net (fo=1, routed)           0.085     0.231    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg_n_0_[2]
    SLICE_X87Y138        LUT5 (Prop_lut5_I1_O)        0.045     0.276 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/temp_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.276    sync_porch/temp_Blue_reg[2]_0
    SLICE_X87Y138        FDSE                                         r  sync_porch/temp_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/signal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.133ns (47.354%)  route 0.148ns (52.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[2]/C
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[2]/Q
                         net (fo=5, routed)           0.148     0.281    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[2]
    SLICE_X86Y134        FDRE                                         r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_R/signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.133ns (46.799%)  route 0.151ns (53.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[3]/C
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[3]/Q
                         net (fo=4, routed)           0.151     0.284    pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[3]
    SLICE_X86Y138        FDRE                                         r  pong_fsm_wrap/draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[3]/D
  -------------------------------------------------------------------    -------------------





