{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 16:04:14 2020 " "Info: Processing started: Fri Oct 02 16:04:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_to_sevenseg -c bcd_to_sevenseg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_to_sevenseg -c bcd_to_sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_sevenseg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_sevenseg " "Info: Found entity 1: bcd_to_sevenseg" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_to_sevenseg " "Info: Elaborating entity \"bcd_to_sevenseg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_to_sevenseg.v(4) " "Warning (10270): Verilog HDL Case Statement warning at bcd_to_sevenseg.v(4): incomplete case statement has no default case item" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment bcd_to_sevenseg.v(4) " "Warning (10240): Verilog HDL Always Construct warning at bcd_to_sevenseg.v(4): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[0\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[1\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[2\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[3\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[4\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[5\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] bcd_to_sevenseg.v(4) " "Info (10041): Inferred latch for \"segment\[6\]\" at bcd_to_sevenseg.v(4)" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[0\]\$latch " "Warning: Latch segment\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[1\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[1\]\$latch " "Warning: Latch segment\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[1\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[2\]\$latch " "Warning: Latch segment\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[1\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[3\]\$latch " "Warning: Latch segment\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[1\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[4\]\$latch " "Warning: Latch segment\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[1\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[5\]\$latch " "Warning: Latch segment\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[2\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segment\[6\]\$latch " "Warning: Latch segment\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcd\[1\]" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 16:04:15 2020 " "Info: Processing ended: Fri Oct 02 16:04:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
