{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714826843976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714826843976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 15:47:23 2024 " "Processing started: Sat May 04 15:47:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714826843976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714826843976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coursework -c Coursework " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coursework -c Coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714826843976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714826844384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_parity_bit_n13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_parity_bit_n13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_parity_bit_n13 " "Found entity 1: add_parity_bit_n13" {  } { { "add_parity_bit_n13.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/add_parity_bit_n13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coursework.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coursework.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Coursework " "Found entity 1: Coursework" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "create_output_tact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file create_output_tact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 create_output_tact " "Found entity 1: create_output_tact" {  } { { "create_output_tact.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/create_output_tact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844839 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844839 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "create_ready_signal_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file create_ready_signal_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 create_ready_signal_reg " "Found entity 1: create_ready_signal_reg" {  } { { "create_ready_signal_reg.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/create_ready_signal_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg2-SYN " "Found design unit 1: lpm_shiftreg2-SYN" {  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Found entity 1: lpm_shiftreg2" {  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826844871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coursework " "Elaborating entity \"Coursework\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714826844933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_output_tact create_output_tact:inst12 " "Elaborating entity \"create_output_tact\" for hierarchy \"create_output_tact:inst12\"" {  } { { "Coursework.bdf" "inst12" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 368 528 640 464 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826844965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 create_output_tact:inst12\|lpm_mux0:inst " "Elaborating entity \"lpm_mux0\" for hierarchy \"create_output_tact:inst12\|lpm_mux0:inst\"" {  } { { "create_output_tact.bdf" "inst" { Schematic "D:/CODING/CADWork/Coursework/create_output_tact.bdf" { { 88 592 672 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826844981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845027 ""}  } { { "lpm_mux0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_mux0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_23e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_23e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_23e " "Found entity 1: mux_23e" {  } { { "db/mux_23e.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/mux_23e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826845090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826845090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_23e create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_23e:auto_generated " "Elaborating entity \"mux_23e\" for hierarchy \"create_output_tact:inst12\|lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_23e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 create_output_tact:inst12\|lpm_constant0:inst7 " "Elaborating entity \"lpm_constant0\" for hierarchy \"create_output_tact:inst12\|lpm_constant0:inst7\"" {  } { { "create_output_tact.bdf" "inst7" { Schematic "D:/CODING/CADWork/Coursework/create_output_tact.bdf" { { 80 128 240 128 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"create_output_tact:inst12\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:inst19 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:inst19\"" {  } { { "Coursework.bdf" "inst19" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 160 920 1064 288 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "LPM_SHIFTREG_component" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg1:inst19\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845169 ""}  } { { "lpm_shiftreg1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg1.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_ready_signal_reg create_ready_signal_reg:inst16 " "Elaborating entity \"create_ready_signal_reg\" for hierarchy \"create_ready_signal_reg:inst16\"" {  } { { "Coursework.bdf" "inst16" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 256 496 616 352 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 create_ready_signal_reg:inst16\|lpm_decode0:inst2 " "Elaborating entity \"lpm_decode0\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\"" {  } { { "create_ready_signal_reg.bdf" "inst2" { Schematic "D:/CODING/CADWork/Coursework/create_ready_signal_reg.bdf" { { 32 776 904 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845231 ""}  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_decode0.vhd" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/decode_b8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826845294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826845294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_decode0:inst2\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 create_ready_signal_reg:inst16\|lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\"" {  } { { "create_ready_signal_reg.bdf" "inst1" { Schematic "D:/CODING/CADWork/Coursework/create_ready_signal_reg.bdf" { { 280 568 712 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845341 ""}  } { { "lpm_counter0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ni " "Found entity 1: cntr_7ni" {  } { { "db/cntr_7ni.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/cntr_7ni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714826845404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714826845404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7ni create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_7ni:auto_generated " "Elaborating entity \"cntr_7ni\" for hierarchy \"create_ready_signal_reg:inst16\|lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_7ni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst17 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst17\"" {  } { { "Coursework.bdf" "inst17" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { -16 920 1064 112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst11 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst11\"" {  } { { "Coursework.bdf" "inst11" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 32 120 232 80 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845435 ""}  } { { "lpm_constant1.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg2 lpm_shiftreg2:inst20 " "Elaborating entity \"lpm_shiftreg2\" for hierarchy \"lpm_shiftreg2:inst20\"" {  } { { "Coursework.bdf" "inst20" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 320 920 1064 448 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.vhd" "LPM_SHIFTREG_component" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826845451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg2:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845451 ""}  } { { "lpm_shiftreg2.vhd" "" { Text "D:/CODING/CADWork/Coursework/lpm_shiftreg2.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714826845451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_parity_bit_n13 add_parity_bit_n13:inst " "Elaborating entity \"add_parity_bit_n13\" for hierarchy \"add_parity_bit_n13:inst\"" {  } { { "Coursework.bdf" "inst" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { -16 496 640 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714826845461 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|result_node\[0\]~synth " "Found clock multiplexer create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_23e.tdf" "" { Text "D:/CODING/CADWork/Coursework/db/mux_23e.tdf" 32 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1714826845610 "|Coursework|create_output_tact:inst12|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|_~synth " "Found clock multiplexer create_output_tact:inst12\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_23e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1714826845610 "|Coursework|create_output_tact:inst12|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|_"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1714826845610 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[1\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[2\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[3\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[4\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[5\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[6\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[8\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[9\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[10\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[11\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[12\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[13\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\] lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]~_emulated lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1 " "Register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[14\]~_emulated\" and latch \"lpm_shiftreg0:inst17\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]~1\"" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1714826845893 "|Coursework|lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1714826845893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[14\] VCC " "Pin \"data\[14\]\" is stuck at VCC" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data\[14..0\]" "" } { 40 232 312 56 "data\[0\]" "" } { 104 232 312 120 "data\[14\]" "" } { 16 840 920 32 "data\[14..0\]" "" } { 88 1232 1312 104 "data\[14..0\]" "" } { 0 440 496 16 "data\[1\]" "" } { 16 440 496 32 "data\[2\]" "" } { 32 440 496 48 "data\[3\]" "" } { 48 440 496 64 "data\[4\]" "" } { 64 440 496 80 "data\[5\]" "" } { 80 440 496 96 "data\[6\]" "" } { 96 440 496 112 "data\[7\]" "" } { 112 440 496 128 "data\[8\]" "" } { 128 440 496 144 "data\[9\]" "" } { 144 440 496 160 "data\[10\]" "" } { 160 440 496 176 "data\[11\]" "" } { 176 440 496 192 "data\[12\]" "" } { 0 640 690 16 "data\[13\]" "" } { 352 1064 1127 368 "data\[12..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714826845924 "|Coursework|data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] GND " "Pin \"data\[0\]\" is stuck at GND" {  } { { "Coursework.bdf" "" { Schematic "D:/CODING/CADWork/Coursework/Coursework.bdf" { { 96 1312 1488 112 "data\[14..0\]" "" } { 40 232 312 56 "data\[0\]" "" } { 104 232 312 120 "data\[14\]" "" } { 16 840 920 32 "data\[14..0\]" "" } { 88 1232 1312 104 "data\[14..0\]" "" } { 0 440 496 16 "data\[1\]" "" } { 16 440 496 32 "data\[2\]" "" } { 32 440 496 48 "data\[3\]" "" } { 48 440 496 64 "data\[4\]" "" } { 64 440 496 80 "data\[5\]" "" } { 80 440 496 96 "data\[6\]" "" } { 96 440 496 112 "data\[7\]" "" } { 112 440 496 128 "data\[8\]" "" } { 128 440 496 144 "data\[9\]" "" } { 144 440 496 160 "data\[10\]" "" } { 160 440 496 176 "data\[11\]" "" } { 176 440 496 192 "data\[12\]" "" } { 0 640 690 16 "data\[13\]" "" } { 352 1064 1127 368 "data\[12..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714826845924 "|Coursework|data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714826845924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714826846207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714826846207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714826846286 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714826846286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714826846286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714826846286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714826846301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 15:47:26 2024 " "Processing ended: Sat May 04 15:47:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714826846301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714826846301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714826846301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714826846301 ""}
