{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 18:43:33 2024 " "Info: Processing started: Wed May 08 18:43:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off prog_cnt -c prog_cnt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off prog_cnt -c prog_cnt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register cnt\[0\] cnt\[10\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"cnt\[0\]\" and destination register \"cnt\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X24_Y32_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.393 ns) 0.711 ns cnt\[0\]~12 2 COMB LCCOMB_X24_Y32_N4 2 " "Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X24_Y32_N4; Fanout = 2; COMB Node = 'cnt\[0\]~12'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { cnt[0] cnt[0]~12 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.782 ns cnt\[1\]~14 3 COMB LCCOMB_X24_Y32_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X24_Y32_N6; Fanout = 2; COMB Node = 'cnt\[1\]~14'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[0]~12 cnt[1]~14 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.853 ns cnt\[2\]~16 4 COMB LCCOMB_X24_Y32_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X24_Y32_N8; Fanout = 2; COMB Node = 'cnt\[2\]~16'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[1]~14 cnt[2]~16 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.924 ns cnt\[3\]~18 5 COMB LCCOMB_X24_Y32_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.924 ns; Loc. = LCCOMB_X24_Y32_N10; Fanout = 2; COMB Node = 'cnt\[3\]~18'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[2]~16 cnt[3]~18 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.995 ns cnt\[4\]~20 6 COMB LCCOMB_X24_Y32_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.995 ns; Loc. = LCCOMB_X24_Y32_N12; Fanout = 2; COMB Node = 'cnt\[4\]~20'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[3]~18 cnt[4]~20 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.154 ns cnt\[5\]~22 7 COMB LCCOMB_X24_Y32_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.154 ns; Loc. = LCCOMB_X24_Y32_N14; Fanout = 2; COMB Node = 'cnt\[5\]~22'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cnt[4]~20 cnt[5]~22 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns cnt\[6\]~24 8 COMB LCCOMB_X24_Y32_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X24_Y32_N16; Fanout = 2; COMB Node = 'cnt\[6\]~24'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[5]~22 cnt[6]~24 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.296 ns cnt\[7\]~26 9 COMB LCCOMB_X24_Y32_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X24_Y32_N18; Fanout = 2; COMB Node = 'cnt\[7\]~26'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[6]~24 cnt[7]~26 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.367 ns cnt\[8\]~28 10 COMB LCCOMB_X24_Y32_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.367 ns; Loc. = LCCOMB_X24_Y32_N20; Fanout = 2; COMB Node = 'cnt\[8\]~28'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[7]~26 cnt[8]~28 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.438 ns cnt\[9\]~30 11 COMB LCCOMB_X24_Y32_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.438 ns; Loc. = LCCOMB_X24_Y32_N22; Fanout = 1; COMB Node = 'cnt\[9\]~30'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cnt[8]~28 cnt[9]~30 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.848 ns cnt\[10\]~31 12 COMB LCCOMB_X24_Y32_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.848 ns; Loc. = LCCOMB_X24_Y32_N24; Fanout = 1; COMB Node = 'cnt\[10\]~31'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cnt[9]~30 cnt[10]~31 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.932 ns cnt\[10\] 13 REG LCFF_X24_Y32_N25 2 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 1.932 ns; Loc. = LCFF_X24_Y32_N25; Fanout = 2; REG Node = 'cnt\[10\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cnt[10]~31 cnt[10] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 83.54 % ) " "Info: Total cell delay = 1.614 ns ( 83.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.318 ns ( 16.46 % ) " "Info: Total interconnect delay = 0.318 ns ( 16.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { cnt[0] cnt[0]~12 cnt[1]~14 cnt[2]~16 cnt[3]~18 cnt[4]~20 cnt[5]~22 cnt[6]~24 cnt[7]~26 cnt[8]~28 cnt[9]~30 cnt[10]~31 cnt[10] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { cnt[0] {} cnt[0]~12 {} cnt[1]~14 {} cnt[2]~16 {} cnt[3]~18 {} cnt[4]~20 {} cnt[5]~22 {} cnt[6]~24 {} cnt[7]~26 {} cnt[8]~28 {} cnt[9]~30 {} cnt[10]~31 {} cnt[10] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns cnt\[10\] 3 REG LCFF_X24_Y32_N25 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N25; Fanout = 2; REG Node = 'cnt\[10\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl cnt[10] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[10] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns cnt\[0\] 3 REG LCFF_X24_Y32_N5 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[10] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { cnt[0] cnt[0]~12 cnt[1]~14 cnt[2]~16 cnt[3]~18 cnt[4]~20 cnt[5]~22 cnt[6]~24 cnt[7]~26 cnt[8]~28 cnt[9]~30 cnt[10]~31 cnt[10] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { cnt[0] {} cnt[0]~12 {} cnt[1]~14 {} cnt[2]~16 {} cnt[3]~18 {} cnt[4]~20 {} cnt[5]~22 {} cnt[6]~24 {} cnt[7]~26 {} cnt[8]~28 {} cnt[9]~30 {} cnt[10]~31 {} cnt[10] {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[10] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[10] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { cnt[10] {} } {  } {  } "" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt\[7\] data_in\[7\] clk 4.524 ns register " "Info: tsu for register \"cnt\[7\]\" (data pin = \"data_in\[7\]\", clock pin = \"clk\") is 4.524 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.246 ns + Longest pin register " "Info: + Longest pin to register delay is 7.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data_in\[7\] 1 PIN PIN_AC10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 1; PIN Node = 'data_in\[7\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.040 ns) + CELL(0.366 ns) 7.246 ns cnt\[7\] 2 REG LCFF_X24_Y32_N19 3 " "Info: 2: + IC(6.040 ns) + CELL(0.366 ns) = 7.246 ns; Loc. = LCFF_X24_Y32_N19; Fanout = 3; REG Node = 'cnt\[7\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.406 ns" { data_in[7] cnt[7] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 16.64 % ) " "Info: Total cell delay = 1.206 ns ( 16.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.040 ns ( 83.36 % ) " "Info: Total interconnect delay = 6.040 ns ( 83.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.246 ns" { data_in[7] cnt[7] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.246 ns" { data_in[7] {} data_in[7]~combout {} cnt[7] {} } { 0.000ns 0.000ns 6.040ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns cnt\[7\] 3 REG LCFF_X24_Y32_N19 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N19; Fanout = 3; REG Node = 'cnt\[7\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl cnt[7] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[7] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.246 ns" { data_in[7] cnt[7] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.246 ns" { data_in[7] {} data_in[7]~combout {} cnt[7] {} } { 0.000ns 0.000ns 6.040ns } { 0.000ns 0.840ns 0.366ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[7] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[0\] cnt\[0\] 9.038 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[0\]\" through register \"cnt\[0\]\" is 9.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns cnt\[0\] 3 REG LCFF_X24_Y32_N5 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.102 ns + Longest register pin " "Info: + Longest register to pin delay is 6.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X24_Y32_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.304 ns) + CELL(2.798 ns) 6.102 ns q\[0\] 2 PIN PIN_W12 0 " "Info: 2: + IC(3.304 ns) + CELL(2.798 ns) = 6.102 ns; Loc. = PIN_W12; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { cnt[0] q[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 45.85 % ) " "Info: Total cell delay = 2.798 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.304 ns ( 54.15 % ) " "Info: Total interconnect delay = 3.304 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { cnt[0] q[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { cnt[0] {} q[0] {} } { 0.000ns 3.304ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { cnt[0] q[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.102 ns" { cnt[0] {} q[0] {} } { 0.000ns 3.304ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cnt\[0\] data_in\[0\] clk 0.219 ns register " "Info: th for register \"cnt\[0\]\" (data pin = \"data_in\[0\]\", clock pin = \"clk\") is 0.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns cnt\[0\] 3 REG LCFF_X24_Y32_N5 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.733 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns data_in\[0\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'data_in\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.366 ns) 2.733 ns cnt\[0\] 2 REG LCFF_X24_Y32_N5 3 " "Info: 2: + IC(1.388 ns) + CELL(0.366 ns) = 2.733 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { data_in[0] cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "D:/git/VHDL_TP2/prog_cnt/prog_cnt.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 49.21 % ) " "Info: Total cell delay = 1.345 ns ( 49.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 50.79 % ) " "Info: Total interconnect delay = 1.388 ns ( 50.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { data_in[0] cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { data_in[0] {} data_in[0]~combout {} cnt[0] {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { data_in[0] cnt[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { data_in[0] {} data_in[0]~combout {} cnt[0] {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 18:43:34 2024 " "Info: Processing ended: Wed May 08 18:43:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
