---
layout: default
title: ğŸ“˜ Rapidusã¨2nmæŠ€è¡“ã®æŒ‘æˆ¦ / The Challenge of Rapidus and 2nm Technology
---

---

# ğŸ“˜ Rapidusã¨2nmæŠ€è¡“ã®æŒ‘æˆ¦ / The Challenge of Rapidus and 2nm Technology

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-Plus/rapidus/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/rapidus) |

---

## ğŸ æ¦‚è¦ / Overview
**ğŸ‡¯ğŸ‡µ JP:**  
2025å¹´7æœˆã€Rapidusã¯**2nmãƒ—ãƒ­ã‚»ã‚¹ã«ã‚ˆã‚‹è©¦ä½œãƒãƒƒãƒ—ãŒæ­£å¸¸ã«å‹•ä½œ**ã—ãŸã“ã¨ã‚’ç¢ºèªã—ã¾ã—ãŸã€‚  
ã“ã®ãƒãƒƒãƒ—ã¯ã€IBMã‹ã‚‰æŠ€è¡“ç§»è»¢ã‚’å—ã‘ãŸ**GAAFETï¼ˆGate-All-Around FETï¼‰æ§‹é€ **ã‚’æ¡ç”¨ã—ã€  
åŒ—æµ·é“åƒæ­³å¸‚ã®ä»®è¨­ã‚¯ãƒªãƒ¼ãƒ³ãƒ«ãƒ¼ãƒ ã«ã¦**å›½å†…è£½é€ **ã•ã‚Œã¾ã—ãŸã€‚  

**ğŸ‡ºğŸ‡¸ EN:**  
In July 2025, Rapidus confirmed that its **prototype chip manufactured with a 2nm process** operated successfully.  
The chip uses **GAAFET (Gate-All-Around FET) architecture**, transferred from IBM, and was **produced domestically**  
at a temporary cleanroom facility in Chitose, Hokkaido.

---

## ğŸ§ª æŠ€è¡“çš„èƒŒæ™¯ / Technical Background: 2nm & GAAFET
**ğŸ‡¯ğŸ‡µ JP:**  
- **GAAFETï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆå‹MOSï¼‰**ã¯ã€FinFETã®å¾Œç¶™ã¨ãªã‚‹æ¬¡ä¸–ä»£ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€   
- ãƒãƒ£ãƒãƒ«ã‚’ã‚²ãƒ¼ãƒˆãŒå…¨é¢ã‹ã‚‰åŒ…ã¿è¾¼ã¿ã€**é›»æµåˆ¶å¾¡æ€§ã‚’é£›èºçš„ã«å‘ä¸Š**  
- IBMãŒ2021å¹´ã«ä¸–ç•Œåˆã®2nm GAAFETãƒãƒƒãƒ—ã‚’è©¦ä½œã€RapidusãŒãã®æŠ€è¡“ã‚’å°å…¥  

**ğŸ‡ºğŸ‡¸ EN:**  
- **GAAFET (Nanosheet MOS)** is the next-generation transistor structure replacing FinFET  
- The gate fully surrounds the channel, **significantly improving current control**  
- IBM first demonstrated a 2nm GAAFET chip in 2021, and Rapidus adopted the technology

---

## ğŸ“Š å…ˆç«¯ãƒãƒ¼ãƒ‰æ¯”è¼ƒ / Advanced Node Comparison

| ãƒãƒ¼ãƒ‰ / Node | ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€  / Structure | ä»£è¡¨ä¼æ¥­ / Key Players | ç‰¹å¾´ / Features |
|---------------|-----------------------------|------------------------|-----------------|
| **5nm** | FinFET | TSMC, Samsung, Intel(æ”¹è‰¯ç‰ˆ) | é«˜æ€§èƒ½ãƒ»æˆç†Ÿãƒ—ãƒ­ã‚»ã‚¹ã ãŒã€çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœæŠ‘åˆ¶ã«é™ç•Œ<br>High-performance & mature, but limited in short-channel control |
| **3nm** | FinFET â†’ åˆæœŸGAAFET | TSMC(N3ç³»), Samsung(GAA) | ãƒªãƒ¼ã‚¯ä½æ¸›ãƒ»å¯†åº¦å‘ä¸Šã€è£½é€ è¤‡é›‘åŒ–<br>Lower leakage, higher density, but more complex fabrication |
| **2nm** | **GAAFET (ãƒŠãƒã‚·ãƒ¼ãƒˆ)** | IBM, Rapidus, Samsung, TSMC(N2è¨ˆç”») | é›»æµåˆ¶å¾¡æ€§é£›èºå‘ä¸Šã€ä½é›»åœ§å‹•ä½œã€è¨­è¨ˆè‡ªç”±åº¦æ‹¡å¤§<br>Better current control, low-voltage operation, greater design flexibility |
| **1.4nm** (äºˆå®š) | GAAFET â†’ CFET | Intel, imec(ç ”ç©¶) | å‚ç›´ã‚¹ã‚¿ãƒƒã‚¯æ§‹é€ ã€é¢ç©åŠ¹ç‡æœ€å¤§åŒ–ã€ç†±ãƒ»é…ç·šèª²é¡Œå¤§<br>Vertical stacking, maximum area efficiency, thermal & routing challenges |

ğŸ“ **é–¢é€£æ•™æ / Related Material:**  
- [Edusemi-v4x ç‰¹åˆ¥ç·¨ï¼šFinFETã¨GAAFETã®æ§‹é€ æ¯”è¼ƒ](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter1_finfet_gaa)  
- [CFETæ§‹é€ ã¨èª²é¡Œï¼ˆappendixf1_04_cfet.mdï¼‰](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/f_chapter1_finfet_gaa/appendixf1_04_cfet.md)

---

## ğŸ—“ï¸ å¹´è¡¨ / Timeline

| å¹´ / Year | å‡ºæ¥äº‹ / Event |
|-----------|----------------|
| **2022** | IBMã¨RapidusãŒæŠ€è¡“ææºã‚’ç· çµ / IBM and Rapidus sign technology partnership |
| **2023â€“2024** | åƒæ­³ã«ã¦ãƒ—ãƒ­ã‚»ã‚¹ç§»è»¢ãƒ»ãƒ‘ã‚¤ãƒ­ãƒƒãƒˆãƒ©ã‚¤ãƒ³æ§‹ç¯‰ / Process transfer and pilot line setup in Chitose |
| **2025å¹´7æœˆ** | å›½å†…è£½é€ 2nmãƒãƒƒãƒ—ã®å‹•ä½œç¢ºèªã«æˆåŠŸï¼ˆãƒ•ã‚¡ãƒ¼ã‚¹ãƒˆã‚·ãƒªã‚³ãƒ³ï¼‰ / First silicon of domestically produced 2nm chip successfully verified |
| **2025å¹´12æœˆ** | AIè¨­è¨ˆæ”¯æ´åŸºç›¤ã€ŒRaadsã€ã‚’ç™ºè¡¨ã€2nmå‘ã‘è¨­è¨ˆç’°å¢ƒã®æ•´å‚™æ–¹é‡ã‚’æ˜ç¢ºåŒ– / Announcement of AI-based design support platform â€œRaadsâ€ for 2nm enablement |
| **2026å¹´ï¼ˆäºˆå®šï¼‰** | 2nmå‘ã‘PDKå…¬é–‹ã€EDAãƒ™ãƒ³ãƒ€ãƒ¼ï¼ˆSiemensç­‰ï¼‰ã¨é€£æºã—ãŸè¨­è¨ˆãƒ•ãƒ­ãƒ¼æä¾›é–‹å§‹ / Release of 2nm PDK and launch of EDA-integrated design flow |

---

## ğŸŒ æˆ¦ç•¥çš„æ„ç¾© / Strategic Significance
**ğŸ‡¯ğŸ‡µ JP:**  
- æ—¥æœ¬ã®ã€Œãƒã‚¹ãƒˆTSMCã€æˆ¦ç•¥ã‚’è±¡å¾´ã™ã‚‹å›½å®¶ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ  
- CHIPSæ³•ã‚„LSI Japanæ§‹æƒ³ã¨é€£å‹•ã—ãŸ**å…ˆç«¯è£½é€ åŸºç›¤ã®ç¢ºç«‹**  
- è¨­è¨ˆï¼ˆDFMï¼‰ãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ»äººæè‚²æˆã¨ã®**å‚ç›´çµ±åˆã‚¨ã‚³ã‚·ã‚¹ãƒ†ãƒ **æ§‹æƒ³  

**ğŸ‡ºğŸ‡¸ EN:**  
- A national project symbolizing Japanâ€™s â€œPost-TSMCâ€ strategy  
- Establishing an **advanced manufacturing base** in connection with CHIPS Act and LSI Japan initiatives  
- Vision of a **vertically integrated ecosystem** linking design (DFM), packaging, and talent development

---

## ğŸ§© è¨­è¨ˆç’°å¢ƒ / Design Enablement

**ğŸ‡¯ğŸ‡µ JP:**  
Rapidusã¯ 2nm ãƒ•ã‚¡ãƒ¼ã‚¹ãƒˆã‚·ãƒªã‚³ãƒ³é”æˆå¾Œã€  
**è¨­è¨ˆç’°å¢ƒï¼ˆDesign Enablementï¼‰ã®æ•´å‚™ã‚’æ¬¡ãƒ•ã‚§ãƒ¼ã‚º** ã«ä½ç½®ã¥ã‘ã¦ã„ã¾ã™ã€‚  
å…ˆç«¯ãƒãƒ¼ãƒ‰ã§ã¯ã€**PDKãƒ»EDAãƒ»è¨­è¨ˆæ”¯æ´åŸºç›¤ãŒæƒã‚ãªã‘ã‚Œã°äº‹æ¥­ã¯æˆç«‹ã—ã¾ã›ã‚“**ã€‚

- **2025å¹´12æœˆ**ï¼šAIè¨­è¨ˆæ”¯æ´åŸºç›¤ **ã€ŒRaadsã€** ã‚’ç™ºè¡¨  
- **2026å¹´ï¼ˆäºˆå®šï¼‰**ï¼š2nm GAAFET å‘ã‘ **PDKå…¬é–‹**ã€EDAé€£æºè¨­è¨ˆãƒ•ãƒ­ãƒ¼æä¾›é–‹å§‹  
- Siemens EDA ç­‰ã¨é€£æºã—ã€**è¨­è¨ˆâ€“è£½é€ ä¸€ä½“å‹ãƒ•ãƒ­ãƒ¼** ã‚’æ§‹ç¯‰ä¸­  

ã“ã‚Œã¯ Rapidus ãŒ  
**ã€ŒæŠ€è¡“å®Ÿè¨¼ã€â†’ã€Œé¡§å®¢è¨­è¨ˆãƒ•ã‚§ãƒ¼ã‚ºã€**  
ã¸ç§»è¡Œã—ã¤ã¤ã‚ã‚‹ã“ã¨ã‚’ç¤ºã—ã¾ã™ã€‚

**ğŸ‡ºğŸ‡¸ EN:**  
Following first silicon, Rapidus has shifted focus to **design enablement**,  
including AI-assisted design (Raads), high-precision 2nm PDKs, and
EDA-integrated reference flowsâ€”marking the transition toward
**customer-driven design activity**.

---

## ğŸ“ æ•™æã¨ã—ã¦ã®æ„ç¾© / Educational Value
**ğŸ‡¯ğŸ‡µ JP:**  
- âœ… **FinFETã¨GAAFETã®æ§‹é€ æ¯”è¼ƒ**ï¼ˆEdusemi ç‰¹åˆ¥ç·¨ã¨é€£å‹•ï¼‰  
- âœ… **ç”£æ¥­æˆ¦ç•¥Ã—æ”¿ç­–Ã—æŠ€è¡“**ã‚’çµã¶äº‹ä¾‹åˆ†æ  
- âœ… **æŠ€è¡“ç§»è»¢ã¨è£½é€ ç«‹ã¡ä¸Šã’ãƒ—ãƒ­ã‚»ã‚¹**ã®ã‚±ãƒ¼ã‚¹ã‚¹ã‚¿ãƒ‡ã‚£  

**ğŸ‡ºğŸ‡¸ EN:**  
- âœ… **Comparing FinFET and GAAFET structures** (linked with Edusemi special edition)  
- âœ… Case study connecting **industrial strategy, policy, and technology**  
- âœ… Visualization of **technology transfer and fab ramp-up process**

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links
- [åœ°æ”¿å­¦æ•™æï¼ˆæ—¥æœ¬ã®æˆ¦ç•¥ï¼‰](../geopolitics/japan.md) / [Geopolitics: Japan Strategy](../geopolitics/japan.md)  
- [æŠ€è¡“ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ç·¨ï¼ˆ2nmä»¥é™ï¼‰](../tsmc-insight/roadmap.md) / [Tech Roadmap: Beyond 2nm](../tsmc-insight/roadmap.md)

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-black?logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** |[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-Plus/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) 

---

## ğŸ”™ æˆ»ã‚‹ / Back
- **JP:** [Edusemi-Plus ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹](https://samizo-aitl.github.io/Edusemi-Plus/index.html)  
- **EN:** [Return to Edusemi-Plus Top](https://samizo-aitl.github.io/Edusemi-Plus/index.html)
