Design of basic logic gates using vivado environment:
![Screenshot (204)](https://github.com/user-attachments/assets/72bf4440-08c8-4e5e-a701-f2b05be5e4cf)
![Screenshot (205)](https://github.com/user-attachments/assets/4a49d718-9f7d-4df5-ab37-b36b281b66f8)
![Screenshot (206)](https://github.com/user-attachments/assets/2d5c6fe3-c841-49db-9b10-b60cda489e34)
![Screenshot (207)](https://github.com/user-attachments/assets/b26b5d9f-92db-4bc5-979c-425f81929c0a)
![Screenshot (208)](https://github.com/user-attachments/assets/e725dd73-380f-4d5f-ad48-0f2eef25cb80)


