// Seed: 2340647272
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  type_11(
      |id_1, id_2
  );
  genvar id_7;
endmodule
