{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561487055190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561487055194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 15:24:14 2019 " "Processing started: Tue Jun 25 15:24:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561487055194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487055194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487055194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561487056059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561487056059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod " "Found design unit 1: Decod7seg-decod" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-tp " "Found design unit 1: Topo-tp" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ButtonSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ButtonSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074021 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-path " "Found design unit 1: Datapath-path" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_clock-topo_beh " "Found design unit 1: FSM_clock-topo_beh" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074053 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-control " "Found design unit 1: Controle-control" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led-led " "Found design unit 1: Led-led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBCD-decodB " "Found design unit 1: DecodBCD-decodB" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074059 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBCD " "Found entity 1: DecodBCD" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-seq " "Found design unit 1: Sequencer-seq" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Found entity 1: Sequencer" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_round-countR " "Found design unit 1: Counter_round-countR" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074062 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_time-countT " "Found design unit 1: Counter_time-countT" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_point-countP " "Found design unit 1: Counter_point-countP" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_point " "Found entity 1: Counter_point" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodLED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodLED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodLED-decodL " "Found design unit 1: DecodLED-decodL" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074067 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodLED " "Found entity 1: DecodLED" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_point1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_point1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_point1-countP " "Found design unit 1: Counter_point1-countP" {  } { { "Counter_point1.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_point1 " "Found entity 1: Counter_point1" {  } { { "Counter_point1.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561487074068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561487074294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt3 Topo.vhd(26) " "Verilog HDL or VHDL warning at Topo.vhd(26): object \"bt3\" assigned a value but never read" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561487074365 "|Topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:BT " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:BT\"" {  } { { "Topo.vhd" "BT" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:CONTROL " "Elaborating entity \"Controle\" for hierarchy \"Controle:CONTROL\"" {  } { { "Topo.vhd" "CONTROL" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop Controle.vhd(81) " "VHDL Process Statement warning at Controle.vhd(81): signal \"Stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074437 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time Controle.vhd(81) " "VHDL Process Statement warning at Controle.vhd(81): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074437 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time Controle.vhd(83) " "VHDL Process Statement warning at Controle.vhd(83): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074437 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow Controle.vhd(98) " "VHDL Process Statement warning at Controle.vhd(98): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game Controle.vhd(98) " "VHDL Process Statement warning at Controle.vhd(98): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win0 Controle.vhd(98) " "VHDL Process Statement warning at Controle.vhd(98): signal \"win0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 Controle.vhd(98) " "VHDL Process Statement warning at Controle.vhd(98): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow Controle.vhd(100) " "VHDL Process Statement warning at Controle.vhd(100): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game Controle.vhd(100) " "VHDL Process Statement warning at Controle.vhd(100): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win0 Controle.vhd(100) " "VHDL Process Statement warning at Controle.vhd(100): signal \"win0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 Controle.vhd(100) " "VHDL Process Statement warning at Controle.vhd(100): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074438 "|Topo|Controle:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DTPATH " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DTPATH\"" {  } { { "Topo.vhd" "DTPATH" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074439 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLKHZ Datapath.vhd(151) " "Inferred latch for \"CLKHZ\" at Datapath.vhd(151)" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074445 "|Topo|Datapath:DTPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:DTPATH\|FSM_clock:C1 " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:DTPATH\|FSM_clock:C1\"" {  } { { "Datapath.vhd" "C1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequencer Datapath:DTPATH\|Sequencer:S1 " "Elaborating entity \"Sequencer\" for hierarchy \"Datapath:DTPATH\|Sequencer:S1\"" {  } { { "Datapath.vhd" "S1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[0\] Sequencer.vhd(36) " "Inferred latch for \"prox\[0\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074665 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[1\] Sequencer.vhd(36) " "Inferred latch for \"prox\[1\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074665 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[2\] Sequencer.vhd(36) " "Inferred latch for \"prox\[2\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074665 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[3\] Sequencer.vhd(36) " "Inferred latch for \"prox\[3\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074665 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:DTPATH\|Counter_round:CR1 " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:DTPATH\|Counter_round:CR1\"" {  } { { "Datapath.vhd" "CR1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:DTPATH\|Counter_time:CT1 " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:DTPATH\|Counter_time:CT1\"" {  } { { "Datapath.vhd" "CT1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_point1 Datapath:DTPATH\|Counter_point1:CP0 " "Elaborating entity \"Counter_point1\" for hierarchy \"Datapath:DTPATH\|Counter_point1:CP0\"" {  } { { "Datapath.vhd" "CP0" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074676 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexSeq Counter_point1.vhd(27) " "VHDL Process Statement warning at Counter_point1.vhd(27): signal \"HexSeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_point1.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074678 "|Topo|Datapath:DTPATH|Counter_point1:CP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_point Datapath:DTPATH\|Counter_point:CP1 " "Elaborating entity \"Counter_point\" for hierarchy \"Datapath:DTPATH\|Counter_point:CP1\"" {  } { { "Datapath.vhd" "CP1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074682 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexSeq Counter_point.vhd(27) " "VHDL Process Statement warning at Counter_point.vhd(27): signal \"HexSeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561487074682 "|Topo|Datapath:DTPATH|Counter_point:CP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Datapath:DTPATH\|Led:L1 " "Elaborating entity \"Led\" for hierarchy \"Datapath:DTPATH\|Led:L1\"" {  } { { "Datapath.vhd" "L1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074686 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Led.vhd(80) " "Inferred latch for \"HEX4\[0\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Led.vhd(80) " "Inferred latch for \"HEX4\[1\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Led.vhd(80) " "Inferred latch for \"HEX4\[2\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Led.vhd(80) " "Inferred latch for \"HEX4\[3\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Led.vhd(80) " "Inferred latch for \"HEX4\[4\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Led.vhd(80) " "Inferred latch for \"HEX4\[5\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Led.vhd(80) " "Inferred latch for \"HEX4\[6\]\" at Led.vhd(80)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Led.vhd(75) " "Inferred latch for \"HEX5\[0\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Led.vhd(75) " "Inferred latch for \"HEX5\[1\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074707 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Led.vhd(75) " "Inferred latch for \"HEX5\[2\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074708 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Led.vhd(75) " "Inferred latch for \"HEX5\[3\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074708 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Led.vhd(75) " "Inferred latch for \"HEX5\[4\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074708 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Led.vhd(75) " "Inferred latch for \"HEX5\[5\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074708 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Led.vhd(75) " "Inferred latch for \"HEX5\[6\]\" at Led.vhd(75)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074708 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBCD Datapath:DTPATH\|Led:L1\|DecodBCD:U1BCD " "Elaborating entity \"DecodBCD\" for hierarchy \"Datapath:DTPATH\|Led:L1\|DecodBCD:U1BCD\"" {  } { { "Led.vhd" "U1BCD" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074710 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[0\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[0\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[1\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[1\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[2\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[2\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[3\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[3\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[0\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[0\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[1\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[1\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[2\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[2\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[3\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[3\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074755 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Datapath:DTPATH\|Led:L1\|Decod7seg:H1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Datapath:DTPATH\|Led:L1\|Decod7seg:H1\"" {  } { { "Led.vhd" "H1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[0\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074761 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[1\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074761 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[2\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074761 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[3\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074762 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[4\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074762 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[5\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074762 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[6\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074762 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodLED Datapath:DTPATH\|Led:L1\|DecodLED:LE1 " "Elaborating entity \"DecodLED\" for hierarchy \"Datapath:DTPATH\|Led:L1\|DecodLED:LE1\"" {  } { { "Led.vhd" "LE1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487074773 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] DecodLED.vhd(12) " "Inferred latch for \"saida\[0\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] DecodLED.vhd(12) " "Inferred latch for \"saida\[1\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] DecodLED.vhd(12) " "Inferred latch for \"saida\[2\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] DecodLED.vhd(12) " "Inferred latch for \"saida\[3\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] DecodLED.vhd(12) " "Inferred latch for \"saida\[4\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] DecodLED.vhd(12) " "Inferred latch for \"saida\[5\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] DecodLED.vhd(12) " "Inferred latch for \"saida\[6\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] DecodLED.vhd(12) " "Inferred latch for \"saida\[7\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] DecodLED.vhd(12) " "Inferred latch for \"saida\[8\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] DecodLED.vhd(12) " "Inferred latch for \"saida\[9\]\" at DecodLED.vhd(12)" {  } { { "DecodLED.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487074774 "|Topo|Datapath:DTPATH|Led:L1|DecodLED:LE1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[6\] " "LATCH primitive \"Datapath:DTPATH\|Led:L1\|Decod7seg:W1\|saida\[6\]\" is permanently disabled" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1561487075797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:DTPATH\|CLKHZ " "LATCH primitive \"Datapath:DTPATH\|CLKHZ\" is permanently enabled" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561487075803 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Datapath:DTPATH\|CLKHZ~0 " "Found clock multiplexer Datapath:DTPATH\|CLKHZ~0" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561487075820 "|Topo|Datapath:DTPATH|CLKHZ~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Datapath:DTPATH\|CLKHZ~1 " "Found clock multiplexer Datapath:DTPATH\|CLKHZ~1" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561487075820 "|Topo|Datapath:DTPATH|CLKHZ~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Datapath:DTPATH\|CLKHZ~2 " "Found clock multiplexer Datapath:DTPATH\|CLKHZ~2" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561487075820 "|Topo|Datapath:DTPATH|CLKHZ~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561487075820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561487076919 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561487077463 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561487077646 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1561487077646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561487077999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561487077999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561487078734 "|Topo|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561487078734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "415 " "Implemented 415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561487078825 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561487078825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "356 " "Implemented 356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561487078825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561487078825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561487078847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 15:24:38 2019 " "Processing ended: Tue Jun 25 15:24:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561487078847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561487078847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561487078847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561487078847 ""}
