

================================================================
== Synthesis Summary Report of 'top_ntt'
================================================================
+ General Information: 
    * Date:           Sat Jan 17 18:16:08 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        top_ntt
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-------------+-------------+-----+
    |             Modules            |  Issue  |       |       Latency       | Iteration|         | Trip |          |        |        |             |             |     |
    |             & Loops            |   Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |      FF     |     LUT     | URAM|
    +--------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-------------+-------------+-----+
    |+ top_ntt                       |   Timing|  -9.74|        -|          -|         -|        -|     -|        no|  4 (1%)|  4 (1%)|  15484 (14%)|  13188 (24%)|    -|
    | + top_ntt_Pipeline_COPY_IN     |        -|   0.00|      523|  5.230e+03|         -|      514|     -|    rewind|       -|       -|    271 (~0%)|    310 (~0%)|    -|
    |  o COPY_IN                     |       II|   7.30|      521|  5.210e+03|        12|        2|   256|       yes|       -|       -|            -|            -|    -|
    | + ntt_core                     |   Timing|  -9.74|        -|          -|         -|        -|     -|        no|       -|  4 (1%)|  13950 (13%)|  11359 (21%)|    -|
    |  o STAGES                      |        -|   7.30|        -|          -|         -|        -|     8|        no|       -|       -|            -|            -|    -|
    |   o BLOCKS                     |        -|   7.30|        -|          -|     13445|        -|     -|        no|       -|       -|            -|            -|    -|
    |    + ntt_core_Pipeline_BUTTER  |   Timing|  -9.74|    13442|  2.290e+05|         -|    13441|     -|    rewind|       -|  4 (1%)|  13757 (12%)|  11140 (20%)|    -|
    |     o BUTTER                   |       II|   7.30|    13440|  2.290e+05|       106|      105|   128|       yes|       -|       -|            -|            -|    -|
    | + top_ntt_Pipeline_COPY_OUT    |        -|   0.00|      259|  2.590e+03|         -|      257|     -|    rewind|       -|       -|     46 (~0%)|     76 (~0%)|    -|
    |  o COPY_OUT                    |        -|   7.30|      257|  2.570e+03|         3|        1|   256|       yes|       -|       -|            -|            -|    -|
    +--------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in_r_1          | 0x10   | 32    | W      | Data signal of in_r              |                                                                      |
| s_axi_control | in_r_2          | 0x14   | 32    | W      | Data signal of in_r              |                                                                      |
| s_axi_control | out_r_1         | 0x1c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2         | 0x20   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | zetas_forward_1 | 0x28   | 32    | W      | Data signal of zetas_forward     |                                                                      |
| s_axi_control | zetas_forward_2 | 0x2c   | 32    | W      | Data signal of zetas_forward     |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------------+
| Argument      | Direction | Datatype            |
+---------------+-----------+---------------------+
| in            | inout     | ap_uint<32> const * |
| out           | inout     | ap_uint<32>*        |
| zetas_forward | inout     | ap_uint<32> const * |
+---------------+-----------+---------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| in            | m_axi_gmem    | interface |          | channel=0                                 |
| in            | s_axi_control | register  | offset   | name=in_r_1 offset=0x10 range=32          |
| in            | s_axi_control | register  | offset   | name=in_r_2 offset=0x14 range=32          |
| out           | m_axi_gmem    | interface |          | channel=0                                 |
| out           | s_axi_control | register  | offset   | name=out_r_1 offset=0x1c range=32         |
| out           | s_axi_control | register  | offset   | name=out_r_2 offset=0x20 range=32         |
| zetas_forward | m_axi_gmem    | interface |          | channel=0                                 |
| zetas_forward | s_axi_control | register  | offset   | name=zetas_forward_1 offset=0x28 range=32 |
| zetas_forward | s_axi_control | register  | offset   | name=zetas_forward_2 offset=0x2c range=32 |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------+---------------------+
| HW Interface | Direction | Length | Width | Loop     | Loop Location       |
+--------------+-----------+--------+-------+----------+---------------------+
| m_axi_gmem   | write     | 256    | 32    | COPY_OUT | ../ntt_hls.cpp:74:5 |
+--------------+-----------+--------+-------+----------+---------------------+

* All M_AXI Variable Accesses
+--------------+---------------+----------------------+-----------+--------------+--------+----------+---------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable      | Access Location      | Direction | Burst Status | Length | Loop     | Loop Location       | Resolution | Problem                                                                                               |
+--------------+---------------+----------------------+-----------+--------------+--------+----------+---------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |               | ../ntt_hls.cpp:65:5  | read      | Fail         |        |          |                     | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                |
| m_axi_gmem   | in            | ../ntt_hls.cpp:67:9  | read      | Widen Fail   |        | COPY_IN  | ../ntt_hls.cpp:65:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in            | ../ntt_hls.cpp:67:9  | read      | Inferred     | 256    | COPY_IN  | ../ntt_hls.cpp:65:5 |            |                                                                                                       |
| m_axi_gmem   | zetas_forward | ../ntt_hls.cpp:68:17 | read      | Widen Fail   |        | COPY_IN  | ../ntt_hls.cpp:65:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | zetas_forward | ../ntt_hls.cpp:68:17 | read      | Inferred     | 256    | COPY_IN  | ../ntt_hls.cpp:65:5 |            |                                                                                                       |
| m_axi_gmem   | out           | ../ntt_hls.cpp:76:9  | write     | Widen Fail   |        | COPY_OUT | ../ntt_hls.cpp:74:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | out           | ../ntt_hls.cpp:76:9  | write     | Inferred     | 256    | COPY_OUT | ../ntt_hls.cpp:74:5 |            |                                                                                                       |
+--------------+---------------+----------------------+-----------+--------------+--------+----------+---------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+-------------+-------+--------+---------+
| Name                          | DSP | Pragma | Variable    | Op    | Impl   | Latency |
+-------------------------------+-----+--------+-------------+-------+--------+---------+
| + top_ntt                     | 4   |        |             |       |        |         |
|  + top_ntt_Pipeline_COPY_IN   | 0   |        |             |       |        |         |
|    icmp_ln65_fu_150_p2        |     |        | icmp_ln65   | seteq | auto   | 0       |
|    add_ln65_fu_156_p2         |     |        | add_ln65    | add   | fabric | 0       |
|    add_ln67_fu_166_p2         |     |        | add_ln67    | add   | fabric | 0       |
|    add_ln68_fu_182_p2         |     |        | add_ln68    | add   | fabric | 0       |
|  + ntt_core                   | 4   |        |             |       |        |         |
|    icmp_ln24_fu_96_p2         |     |        | icmp_ln24   | seteq | auto   | 0       |
|    icmp_ln27_fu_132_p2        |     |        | icmp_ln27   | setlt | auto   | 0       |
|    add_ln27_fu_142_p2         |     |        | add_ln27    | add   | fabric | 0       |
|    k_1_fu_147_p2              |     |        | k_1         | add   | fabric | 0       |
|   + ntt_core_Pipeline_BUTTER  | 4   |        |             |       |        |         |
|     icmp_ln30_fu_120_p2       |     |        | icmp_ln30   | seteq | auto   | 0       |
|     add_ln30_fu_126_p2        |     |        | add_ln30    | add   | fabric | 0       |
|     add_ln34_fu_132_p2        |     |        | add_ln34    | add   | fabric | 0       |
|     add_ln35_fu_138_p2        |     |        | add_ln35    | add   | fabric | 0       |
|     add_ln37_fu_149_p2        |     |        | add_ln37    | add   | fabric | 0       |
|     mul_32ns_32ns_64_1_1_U6   | 4   |        | x           | mul   | auto   | 0       |
|     urem_64ns_24ns_33_68_1_U7 |     |        | t           | urem  | auto   | 67      |
|     grp_fu_198_p0             |     |        | add_ln39    | add   | fabric | 0       |
|     urem_33ns_24ns_32_37_1_U8 |     |        | urem_ln12   | urem  | auto   | 36      |
|     urem_33ns_24ns_32_37_1_U9 |     |        | urem_ln12_1 | urem  | auto   | 36      |
|  + top_ntt_Pipeline_COPY_OUT  | 0   |        |             |       |        |         |
|    icmp_ln74_fu_103_p2        |     |        | icmp_ln74   | seteq | auto   | 0       |
|    add_ln74_fu_109_p2         |     |        | add_ln74    | add   | fabric | 0       |
+-------------------------------+-----+--------+-------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + top_ntt         |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
|   buf_r_U         | ram_2p    |           | 1    |      | pragma | buf_r    | bram | 1       | 32, 256, 1       |
|   zbuf_U          | ram_2p    |           | 1    |      | pragma | zbuf     | bram | 1       | 32, 256, 1       |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+-------------------------------------------------------------+---------------------------------------------+
| Type         | Options                                                     | Location                                    |
+--------------+-------------------------------------------------------------+---------------------------------------------+
| INLINE       | off                                                         | ../ntt_hls.cpp:18 in ntt_core               |
| PIPELINE     | ii=1                                                        | ../ntt_hls.cpp:32 in ntt_core               |
| INTERFACE    | m_axi port=in offset=slave bundle=gmem depth=256            | ../ntt_hls.cpp:53 in top_ntt, in            |
| INTERFACE    | m_axi port=out offset=slave bundle=gmem depth=256           | ../ntt_hls.cpp:54 in top_ntt, out           |
| INTERFACE    | m_axi port=zetas_forward offset=slave bundle=gmem depth=256 | ../ntt_hls.cpp:55 in top_ntt, zetas_forward |
| INTERFACE    | s_axilite port=return                                       | ../ntt_hls.cpp:56 in top_ntt, return        |
| BIND_STORAGE | variable=buf type=ram_2p impl=bram                          | ../ntt_hls.cpp:61 in top_ntt, buf           |
| BIND_STORAGE | variable=zbuf type=ram_2p impl=bram                         | ../ntt_hls.cpp:62 in top_ntt, zbuf          |
| PIPELINE     | ii=1                                                        | ../ntt_hls.cpp:66 in top_ntt                |
| PIPELINE     | ii=1                                                        | ../ntt_hls.cpp:75 in top_ntt                |
+--------------+-------------------------------------------------------------+---------------------------------------------+


