Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne09.ecn.purdue.edu, pid 6729
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682fb668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4683046d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46830c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4683176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46831f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682a96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682b16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682ba6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682c46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682cc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682d66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682de6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682686d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46827a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682826d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46828d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682956d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46829d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46822f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682396d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682426d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46824c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682556d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46825e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681e76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681f06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681fa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682036d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46820c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4682146d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46821e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681a66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681af6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681b86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681c26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681d46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681dd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681676d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681786d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681816d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46818a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681936d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46819d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681266d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46812f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681386d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46814b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681546d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46815d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4680e66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4680ef6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4680f86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681016d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46810a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681126d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd46811c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4681246d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4680ae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4680b66d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680c13c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680c1e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680ca898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680d2320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680d2d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680db7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680e4278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680e4cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46806d748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680761d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468076c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46807e6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468087128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468087b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680905f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46809a080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46809aac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680a3550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680a3f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46802ca20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680344a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468034ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46803d978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468047400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468047e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680508d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468058358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468058da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468062828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467feb2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467febcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467ff4780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467ffd208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467ffdc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680066d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46800f160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd46800fba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468017630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4680200b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd468020b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467faa588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467faafd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fb4a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fbd4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fbdf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fc59b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fce438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fcee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fd7908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fe0390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467fe0dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f69860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f712e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f71d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f7b7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f84240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f84c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f8c710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4690430b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd469043b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f9c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f26080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f26ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd467f2f550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f2fe80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f360f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f36320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f36550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f36780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f369b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f36be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f36e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f43080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f432b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f434e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f43710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f43940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f43b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f43da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd467f43fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd467ef5ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd467efe550>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37246246861500 because a thread reached the max instruction count
