FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.1.2306
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#897 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.21
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2011. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0118)     halt                           ;Stop execution if power falls too low
                                        (0119) 
                                        (0120)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0121)     // call	void_handler
0008: 7E       RETI                     (0122)     reti
                                        (0123) 
                                        (0124)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0125)     // call	void_handler
000C: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0129)     // call	void_handler
0010: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0133)     // call	void_handler
0014: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   18h                      ;VC3 Interrupt Vector
                                        (0137)     // call	void_handler
0018: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0141)     // call	void_handler
001C: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0145)     // call	void_handler
0020: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0149)     // call	void_handler
0024: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0153)     // call	void_handler
0028: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0157)     // call	void_handler
002C: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0161)     // call	void_handler
0030: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0165)     // call	void_handler
0034: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0169)     // call	void_handler
0038: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0173)     // call	void_handler
003C: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0177)     // call	void_handler
0040: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0181)     // call	void_handler
0044: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0185)     // call	void_handler
0048: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0189)     // call	void_handler
004C: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0193)     // call	void_handler
0050: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0197)     // call	void_handler
0054: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0201)     // call	void_handler
0058: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0205)     // call	void_handler
005C: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0209)     // call	void_handler
0060: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0213)     // call	void_handler
0064: 7E       RETI                     (0214)     reti
0068: 71 10    OR    F,0x10             
                                        (0215) 
                                        (0216) ;-----------------------------------------------------------------------------
                                        (0217) ;  Start of Execution.
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0220) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0221) ;
                                        (0222) 
                                        (0223) IF	(TOOLCHAIN & HITECH)
                                        (0224)  	AREA PD_startup(CODE, REL, CON)
                                        (0225) ELSE
                                        (0226)     org 68h
                                        (0227) ENDIF
                                        (0228) __Start:
                                        (0229) 
                                        (0230)     ; initialize SMP values for voltage stabilization, if required,
                                        (0231)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0232)     ; least for now. 
                                        (0233)     ;
                                        (0234)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0235)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0236)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0237)     M8C_SetBank0
                                        (0238) 
                                        (0239)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0240)     mov   A, 20h
0074: 28       ROMX                     (0241)     romx
0075: 50 40    MOV   A,0x40             (0242)     mov   A, 40h
0077: 28       ROMX                     (0243)     romx
0078: 50 60    MOV   A,0x60             (0244)     mov   A, 60h
007A: 28       ROMX                     (0245)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0246)     ; %45%20%46%46% End workaround
                                        (0247) 
                                        (0248) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0249) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0250)     M8C_EnableWatchDog
                                        (0251) ENDIF
                                        (0252) 
                                        (0253) IF ( SELECT_32K )
007E: 43 FE 04 OR    REG[0xFE],0x4      (0254)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0255) ELSE
                                        (0256)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0257) ENDIF
                                        (0258) 
                                        (0259)     ;---------------------------
                                        (0260)     ; Set up the Temporary stack
                                        (0261)     ;---------------------------
                                        (0262)     ; A temporary stack is set up for the SSC instructions.
                                        (0263)     ; The real stack start will be assigned later.
                                        (0264)     ;
                                        (0265) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0266)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0267)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0268) 
                                        (0269)     ;-----------------------------------------------
                                        (0270)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0271)     ;-----------------------------------------------
                                        (0272) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0273) 
                                        (0274) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0275)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0276)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0277)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0278)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0279)   IF ( AGND_BYPASS )
                                        (0280)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0281)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0282)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0283)     ; value using the proper trim values.
                                        (0284)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0285)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)   ENDIF
                                        (0287)  ENDIF
                                        (0288) ENDIF ; 5.0 V Operation
                                        (0289) 
                                        (0290) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0291)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0292)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0293)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0294)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0295)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0296)  ENDIF
                                        (0297) ENDIF ; 3.3 Volt Operation
                                        (0298) 
0087: 55 F8 00 MOV   [0xF8],0x0         (0299)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [0xF9],0x0         (0300)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0301) 
                                        (0302)     ;---------------------------------------
                                        (0303)     ; Initialize Crystal Oscillator and PLL
                                        (0304)     ;---------------------------------------
                                        (0305) 
                                        (0306) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0307)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0308)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0309)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0310)     ; the ECO to stabilize.
                                        (0311)     ;
                                        (0312)     M8C_SetBank1
008F: 62 E0 9A MOV   REG[0xE0],0x9A     (0313)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0314)     M8C_SetBank0
                                        (0315)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
0097: 43 E0 40 OR    REG[0xE0],0x40     (0316)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
009A: 62 E2 00 MOV   REG[0xE2],0x0      (0317)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0318) .WaitFor1s:
009D: 49 DA 40 TST   REG[0xDA],0x40     (0319)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
00A0: AF FC    JZ    0x009D             (0320)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0321)                                           ;   since interrupts are not globally enabled
                                        (0322) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0323)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0324)     M8C_SetBank1
                                        (0325)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
                                        (0326)     M8C_SetBank0
                                        (0327)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0328) 
                                        (0329) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0330) 
                                        (0331) IF ( PLL_MODE )
                                        (0332)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0333)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0334)     ;
                                        (0335)     M8C_SetBank1
                                        (0336)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0337)     M8C_SetBank0
                                        (0338)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0339)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0340) 
                                        (0341) .WaitFor16ms:
                                        (0342)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0343)     jz   .WaitFor16ms
                                        (0344)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0345)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0346)     M8C_SetBank0
                                        (0347) 
                                        (0348) IF      ( WAIT_FOR_32K )
                                        (0349) ELSE ; !( WAIT_FOR_32K )
                                        (0350)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0351)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0352) ENDIF ;(WAIT_FOR_32K)
                                        (0353) ENDIF ;(PLL_MODE)
                                        (0354) 
                                        (0355) 	;-------------------------------------------------------
                                        (0356)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0357)     ;-------------------------------------------------------
                                        (0358) 
                                        (0359)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0360) 
                                        (0361) IF (SYSCLK_SOURCE)
                                        (0362)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0363) ENDIF
                                        (0364)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0365) 
                                        (0366)     ;------------------------
                                        (0367)     ; Close CT leakage path.
                                        (0368)     ;------------------------
00A2: 62 71 05 MOV   REG[0x71],0x5      (0369)     mov   reg[ACB00CR0], 05h
00A5: 62 75 05 MOV   REG[0x75],0x5      (0370)     mov   reg[ACB01CR0], 05h
00A8: 62 79 05 MOV   REG[0x79],0x5      (0371)     mov   reg[ACB02CR0], 05h
00AB: 62 7D 05 MOV   REG[0x7D],0x5      (0372)     mov   reg[ACB03CR0], 05h
00AE: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0373) 
                                        (0374) 
                                        (0375) IF	(TOOLCHAIN & HITECH)
                                        (0376)     ;---------------------------------------------
                                        (0377)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0378)     ;---------------------------------------------
                                        (0379) 	global		__Lstackps
                                        (0380) 	mov     a,low __Lstackps
                                        (0381) 	swap    a,sp
                                        (0382) 
                                        (0383) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0384)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0385)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0386)     RAM_SETPAGE_CUR 0
                                        (0387)     RAM_SETPAGE_MVW 0
                                        (0388)     RAM_SETPAGE_MVR 0
                                        (0389)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0390)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0391)     ELSE
                                        (0392)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0393)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0394) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0395) ELSE
                                        (0396)     ;---------------------------------------------
                                        (0397)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0398)     ;---------------------------------------------
                                        (0399) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0400)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00B1: 50 00    MOV   A,0x0              (0401)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00B3: 4E       SWAP  SP,A               (0402)     swap  A, SP
00B4: 62 D3 07 MOV   REG[0xD3],0x7      
00B7: 62 D0 00 MOV   REG[0xD0],0x0      
00BA: 62 D5 00 MOV   REG[0xD5],0x0      
00BD: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0403)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0404)     RAM_SETPAGE_CUR 0
                                        (0405)     RAM_SETPAGE_MVW 0
                                        (0406)     RAM_SETPAGE_MVR 0
                                        (0407) 
                                        (0408)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00C0: 71 C0    OR    F,0xC0             (0409)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0410)   ELSE
                                        (0411)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0412)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0413) ELSE
                                        (0414)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0415)     swap  SP, A
                                        (0416) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0417) ENDIF ;	TOOLCHAIN
                                        (0418) 
                                        (0419)     ;-------------------------
                                        (0420)     ; Load Base Configuration
                                        (0421)     ;-------------------------
                                        (0422)     ; Load global parameter settings and load the user modules in the
                                        (0423)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0424)     ; to minimize start up time; (2) We may still need to play with the
                                        (0425)     ; Sleep Timer.
                                        (0426)     ;
00C2: 7C 03 2F LCALL 0x032F             (0427)     lcall LoadConfigInit
                                        (0428) 
                                        (0429)     ;-----------------------------------
                                        (0430)     ; Initialize C Run-Time Environment
                                        (0431)     ;-----------------------------------
                                        (0432) IF ( C_LANGUAGE_SUPPORT )
                                        (0433) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0434)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0435)     mov  [__r0],<__bss_start
                                        (0436) BssLoop:
                                        (0437)     cmp  [__r0],<__bss_end
                                        (0438)     jz   BssDone
                                        (0439)     mvi  [__r0],A
                                        (0440)     jmp  BssLoop
                                        (0441) BssDone:
                                        (0442)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0443)     mov  X,<__idata_start
                                        (0444)     mov  [__r0],<__data_start
                                        (0445) IDataLoop:
                                        (0446)     cmp  [__r0],<__data_end
                                        (0447)     jz   C_RTE_Done
                                        (0448)     push A
                                        (0449)     romx
                                        (0450)     mvi  [__r0],A
                                        (0451)     pop  A
                                        (0452)     inc  X
                                        (0453)     adc  A,0
                                        (0454)     jmp  IDataLoop
                                        (0455) 
                                        (0456) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0457) 
                                        (0458) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00C5: 62 D0 00 MOV   REG[0xD0],0x0      (0459)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0460)                                        ; to use the Virtual Register page.
                                        (0461) 
                                        (0462)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0463)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0464)     ; text segment and may have been relocated by the Code Compressor.
                                        (0465)     ;
00C8: 50 02    MOV   A,0x2              (0466)     mov   A, >__pXIData                ; Get the address of the flash
00CA: 57 28    MOV   X,0x28             (0467)     mov   X, <__pXIData                ;   pointer to the xidata area.
00CC: 08       PUSH  A                  (0468)     push  A
00CD: 28       ROMX                     (0469)     romx                               ; get the MSB of xidata's address
00CE: 53 04    MOV   [__r0],A           (0470)     mov   [__r0], A
00D0: 18       POP   A                  (0471)     pop   A
00D1: 75       INC   X                  (0472)     inc   X
00D2: 09 00    ADC   A,0x0              (0473)     adc   A, 0
00D4: 28       ROMX                     (0474)     romx                               ; get the LSB of xidata's address
00D5: 4B       SWAP  A,X                (0475)     swap  A, X
00D6: 51 04    MOV   A,[__r0]           (0476)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0477)                                        ;   XIData structure list in flash
00D8: 80 04    JMP   0x00DD             (0478)     jmp   .AccessStruct
                                        (0479) 
                                        (0480)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0481)     ; values of C variables. Each structure contains 3 member elements.
                                        (0482)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0483)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0484)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0485)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0486)     ; value in the second member element, an unsigned byte:
                                        (0487)     ; (1) If the value of the second element is non-zero, it represents
                                        (0488)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0489)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0490)     ; the bytes are copied to the block of RAM.
                                        (0491)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0492)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0493)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0494) 
                                        (0495) .AccessNextStructLoop:
00DA: 75       INC   X                  (0496)     inc   X                            ; pXIData++
00DB: 09 00    ADC   A,0x0              (0497)     adc   A, 0
00DD: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0498) .AccessStruct:                         ; Entry point for first block
                                        (0499)     ;
                                        (0500)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0501)     ;
                                        (0502)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00E0: 08       PUSH  A                  (0503)     push  A
00E1: 28       ROMX                     (0504)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00E2: 60 D5    MOV   REG[0xD5],A        (0505)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00E4: 74       INC   A                  (0506)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00E5: A0 4B    JZ    0x0131             (0507)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00E7: 18       POP   A                  (0508)     pop   A                            ; restore pXIData to [A,X]
00E8: 75       INC   X                  (0509)     inc   X                            ; pXIData++
00E9: 09 00    ADC   A,0x0              (0510)     adc   A, 0
00EB: 08       PUSH  A                  (0511)     push  A
00EC: 28       ROMX                     (0512)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00ED: 53 04    MOV   [__r0],A           (0513)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00EF: 18       POP   A                  (0514)     pop   A                            ; restore pXIData to [A,X]
00F0: 75       INC   X                  (0515)     inc   X                            ; pXIData++ (point to size)
00F1: 09 00    ADC   A,0x0              (0516)     adc   A, 0
00F3: 08       PUSH  A                  (0517)     push  A
00F4: 28       ROMX                     (0518)     romx                               ; Get the size (CPU.A <- *pXIData)
00F5: A0 1C    JZ    0x0112             (0519)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00F7: 53 03    MOV   [__r1],A           (0520)     mov   [__r1], A                    ;             else downcount in __r1
00F9: 18       POP   A                  (0521)     pop   A                            ; restore pXIData to [A,X]
                                        (0522) 
                                        (0523) .CopyNextByteLoop:
                                        (0524)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0525)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0526)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0527)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0528)     ;
00FA: 75       INC   X                  (0529)     inc   X                            ; pXIData++ (point to next data byte)
00FB: 09 00    ADC   A,0x0              (0530)     adc   A, 0
00FD: 08       PUSH  A                  (0531)     push  A
00FE: 28       ROMX                     (0532)     romx                               ; Get the data value (CPU.A <- *pXIData)
00FF: 3F 04    MVI   [__r0],A           (0533)     mvi   [__r0], A                    ; Transfer the data to RAM
0101: 47 04 FF TST   [__r0],0xFF        (0534)     tst   [__r0], 0xff                 ; Check for page crossing
0104: B0 06    JNZ   0x010B             (0535)     jnz   .CopyLoopTail                ;   No crossing, keep going
0106: 5D D5    MOV   A,REG[0xD5]        (0536)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0108: 74       INC   A                  (0537)     inc   A
0109: 60 D5    MOV   REG[0xD5],A        (0538)     mov   reg[ MVW_PP], A
                                        (0539) .CopyLoopTail:
010B: 18       POP   A                  (0540)     pop   A                            ; restore pXIData to [A,X]
010C: 7A 03    DEC   [__r1]             (0541)     dec   [__r1]                       ; End of this array in flash?
010E: BF EB    JNZ   0x00FA             (0542)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0110: 8F C9    JMP   0x00DA             (0543)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0544) 
                                        (0545) .ClearRAMBlockToZero:
0112: 18       POP   A                  (0546)     pop   A                            ; restore pXIData to [A,X]
0113: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
0114: 09 00    ADC   A,0x0              (0548)     adc   A, 0
0116: 08       PUSH  A                  (0549)     push  A
0117: 28       ROMX                     (0550)     romx                               ; Get the run length (CPU.A <- *pXIData)
0118: 53 03    MOV   [__r1],A           (0551)     mov   [__r1], A                    ; Initialize downcounter
011A: 50 00    MOV   A,0x0              (0552)     mov   A, 0                         ; Initialize source data
                                        (0553) 
                                        (0554) .ClearRAMBlockLoop:
                                        (0555)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0556)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0557)     ;
011C: 3F 04    MVI   [__r0],A           (0558)     mvi   [__r0], A                    ; Clear a byte
011E: 47 04 FF TST   [__r0],0xFF        (0559)     tst   [__r0], 0xff                 ; Check for page crossing
0121: B0 08    JNZ   0x012A             (0560)     jnz   .ClearLoopTail               ;   No crossing, keep going
0123: 5D D5    MOV   A,REG[0xD5]        (0561)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0125: 74       INC   A                  (0562)     inc   A
0126: 60 D5    MOV   REG[0xD5],A        (0563)     mov   reg[ MVW_PP], A
0128: 50 00    MOV   A,0x0              (0564)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0565) .ClearLoopTail:
012A: 7A 03    DEC   [__r1]             (0566)     dec   [__r1]                       ; Was this the last byte?
012C: BF EF    JNZ   0x011C             (0567)     jnz   .ClearRAMBlockLoop           ;   No,  continue
012E: 18       POP   A                  (0568)     pop   A                            ;   Yes, restore pXIData to [A,X] and
012F: 8F AA    JMP   0x00DA             (0569)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0570) 
                                        (0571) .C_RTE_WrapUp:
0131: 18       POP   A                  (0572)     pop   A                            ; balance stack
0132: 71 10    OR    F,0x10             
                                        (0573) 
                                        (0574) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0575) 
                                        (0576) C_RTE_Done:
                                        (0577) 
                                        (0578) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0579) 
                                        (0580)     ;-------------------------------
                                        (0581)     ; Voltage Stabilization for SMP
                                        (0582)     ;-------------------------------
                                        (0583) 
                                        (0584) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0585) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0586)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0587)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0588)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0589)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0590)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0591)     M8C_SetBank1
                                        (0592)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0593)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0594)     M8C_SetBank0
                                        (0595)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0596)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0597) .WaitFor2ms:
                                        (0598)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0599)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0600) ENDIF ; SMP is operational
                                        (0601) ENDIF ; 5.0V Operation
                                        (0602) 
                                        (0603)     ;-------------------------------
                                        (0604)     ; Set Power-On Reset (POR) Level
                                        (0605)     ;-------------------------------
                                        (0606) 
                                        (0607)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH,
                                        (0608)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper
                                        (0609)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. These
                                        (0610)     ;  values should not be changed from the settings here. Failure to follow this instruction could 
                                        (0611)     ;  lead to corruption of PSoC flash.
                                        (0612) 
                                        (0613)     M8C_SetBank1
                                        (0614) 
                                        (0615) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0616)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0617)  ELSE                                       ;    No, fast mode
                                        (0618)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0619)                                             ;       no, set midpoint POR in user code, if desired
                                        (0620)   ELSE ; 24HMz                              ;
0134: 43 E3 20 OR    REG[0xE3],0x20     (0621)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
0137: 70 EF    AND   F,0xEF             
                                        (0622)   ENDIF ; 24MHz
                                        (0623)  ENDIF ; Slow Mode
                                        (0624) ENDIF ; 5.0V Operation
                                        (0625) 
                                        (0626)     M8C_SetBank0
                                        (0627) 
                                        (0628)     ;----------------------------
                                        (0629)     ; Wrap up and invoke "main"
                                        (0630)     ;----------------------------
                                        (0631) 
                                        (0632)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0633)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0634)     ;
0139: 62 E0 00 MOV   REG[0xE0],0x0      (0635)     mov  reg[INT_MSK0],0
013C: 71 10    OR    F,0x10             
                                        (0636) 
                                        (0637)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0638)     ; And put decimator in full mode so it does not consume too much current.
                                        (0639)     ;
                                        (0640)     M8C_SetBank1
013E: 62 E0 83 MOV   REG[0xE0],0x83     (0641)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0141: 43 E7 80 OR    REG[0xE7],0x80     (0642)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0144: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0646)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0647)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0648)     ;
0146: 62 E2 00 MOV   REG[0xE2],0x0      (0649)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0650)                                    ; have been set during the boot process.
                                        (0651) IF	(TOOLCHAIN & HITECH)
                                        (0652) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0653) ELSE
                                        (0654) IF ENABLE_LJMP_TO_MAIN
                                        (0655)     ljmp  _main                    ; goto main (no return)
                                        (0656) ELSE
0149: 7C 06 29 LCALL __UserModules_end|_main|__text_start|_main(0657)     lcall _main                    ; call main
                                        (0658) .Exit:
014C: 8F FF    JMP   0x014C             (0659)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0660) ENDIF
                                        (0661) ENDIF ; TOOLCHAIN
                                        (0662) 
                                        (0663)     ;---------------------------------
                                        (0664)     ; Library Access to Global Parms
                                        (0665)     ;---------------------------------
                                        (0666)     ;
                                        (0667)  bGetPowerSetting:
                                        (0668) _bGetPowerSetting:
                                        (0669)     ; Returns value of POWER_SETTING in the A register.
                                        (0670)     ; No inputs. No Side Effects.
                                        (0671)     ;
014E: 50 10    MOV   A,0x10             (0672)     mov   A, POWER_SETTING
0150: 7F       RET                      (0673)     ret
                                        (0674) 
                                        (0675) IF	(TOOLCHAIN & HITECH)
                                        (0676) ELSE
                                        (0677)     ;---------------------------------
                                        (0678)     ; Order Critical RAM & ROM AREAs
                                        (0679)     ;---------------------------------
                                        (0680)     ;  'TOP' is all that has been defined so far...
                                        (0681) 
                                        (0682)     ;  ROM AREAs for C CONST, static & global items
                                        (0683)     ;
                                        (0684)     AREA lit               (ROM, REL, CON)   ; 'const' definitions
                                        (0685)     AREA idata             (ROM, REL, CON)   ; Constants for initializing RAM
                                        (0686) __idata_start:
                                        (0687) 
                                        (0688)     AREA func_lit          (ROM, REL, CON)   ; Function Pointers
                                        (0689) __func_lit_start:
                                        (0690) 
                                        (0691) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0692)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0693)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0694)     ; relocated by the code compressor, but the text area may shrink and
                                        (0695)     ; that moves xidata around.
                                        (0696)     ;
                                        (0697) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0698) ENDIF
                                        (0699) 
                                        (0700)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0701)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0702) 
                                        (0703)     ; CODE segment for general use
                                        (0704)     ;
                                        (0705)     AREA text (ROM, REL, CON)
                                        (0706) __text_start:
                                        (0707) 
                                        (0708)     ; RAM area usage
                                        (0709)     ;
                                        (0710)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0711) __data_start:
                                        (0712) 
                                        (0713)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0714)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0715)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0716) __bss_start:
                                        (0717) 
                                        (0718) ENDIF ; TOOLCHAIN
                                        (0719) 
                                        (0720) ; end of file boot.asm
    0151: 30       HALT  
    0152: 30       HALT  
    0153: 30       HALT  
    0154: 30       HALT  
    0155: 30       HALT  
    0156: 30       HALT  
    0157: 30       HALT  
    0158: 30       HALT  
    0159: 30       HALT  
    015A: 30       HALT  
    015B: 30       HALT  
    015C: 30       HALT  
    015D: 30       HALT  
    015E: 30       HALT  
    015F: 30       HALT  
    0160: 30       HALT  
    0161: 30       HALT  
    0162: 30       HALT  
    0163: 30       HALT  
    0164: 30       HALT  
    0165: 30       HALT  
    0166: 30       HALT  
    0167: 30       HALT  
    0168: 30       HALT  
    0169: 30       HALT  
    016A: 30       HALT  
    016B: 30       HALT  
    016C: 30       HALT  
    016D: 30       HALT  
    016E: 30       HALT  
    016F: 30       HALT  
    0170: 30       HALT  
    0171: 30       HALT  
    0172: 30       HALT  
    0173: 30       HALT  
    0174: 30       HALT  
    0175: 30       HALT  
    0176: 30       HALT  
    0177: 30       HALT  
    0178: 30       HALT  
    0179: 30       HALT  
    017A: 30       HALT  
    017B: 30       HALT  
    017C: 30       HALT  
    017D: 30       HALT  
    017E: 30       HALT  
    017F: 30       HALT  
    0180: 30       HALT  
    0181: 30       HALT  
    0182: 30       HALT  
    0183: 30       HALT  
    0184: 30       HALT  
    0185: 30       HALT  
    0186: 30       HALT  
    0187: 30       HALT  
    0188: 30       HALT  
    0189: 30       HALT  
    018A: 30       HALT  
    018B: 30       HALT  
    018C: 30       HALT  
    018D: 30       HALT  
    018E: 30       HALT  
    018F: 30       HALT  
    0190: 30       HALT  
    0191: 30       HALT  
    0192: 30       HALT  
    0193: 30       HALT  
    0194: 30       HALT  
    0195: 30       HALT  
    0196: 30       HALT  
    0197: 30       HALT  
    0198: 30       HALT  
    0199: 30       HALT  
    019A: 30       HALT  
    019B: 30       HALT  
    019C: 30       HALT  
    019D: 30       HALT  
    019E: 30       HALT  
    019F: 30       HALT  
    01A0: 42 61 62 AND   REG[X+0x61],0x62
    01A3: 79       DEC   X
    01A4: 00       SWI   
    01A5: 49 63 68 TST   REG[0x63],0x68
    01A8: 20       POP   X
    01A9: 6C 69    RLC   [X+105]
    01AB: 65 62    ASL   [0x62]
    01AD: 65 20    ASL   [0x20]
    01AF: 64       ASL   A
    01B0: 69 63    ASR   [X+99]
    01B2: 68 00    ASR   [0x0]
    01B4: 60 28    MOV   REG[0x28],A
    01B6: 66 00    ASL   [X+0]
    01B8: 63 05 65 MOV   REG[X+0x5],0x65
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.1.2306
022A: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) include "m8c.inc"
                                        (0004) ;  Personalization tables 
                                        (0005) export LoadConfigTBL_LCD_Zeichen_Bank1
                                        (0006) export LoadConfigTBL_LCD_Zeichen_Bank0
                                        (0007) export LoadConfigTBL_LCD_Zeichen_Ordered
                                        (0008) AREA lit(rom, rel)
                                        (0009) LoadConfigTBL_LCD_Zeichen_Bank0:
                                        (0010) ;  Instance name LCD_1, User Module LCD
                                        (0011) ;  Global Register values Bank 0
                                        (0012) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0013) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0014) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0015) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0016) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0017) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0018) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0019) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0020) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0021) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0022) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0023) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0024) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0025) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0026) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0027) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0028) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0029) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0030) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0031) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0032) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0033) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0034) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0035) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0036) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0037) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0038) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0039) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0040) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0041) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0042) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0043) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0044) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0045) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0046) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0047) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0048) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0049) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0050) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0051) 	db		ffh
                                        (0052) LoadConfigTBL_LCD_Zeichen_Bank1:
                                        (0053) ;  Instance name LCD_1, User Module LCD
                                        (0054) ;  Global Register values Bank 1
                                        (0055) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0056) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0057) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0058) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0059) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0060) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0061) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0062) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0063) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0064) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0065) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0066) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0067) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0068) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0069) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0070) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0071) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0072) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0073) 	db		ffh
                                        (0074) AREA psoc_config(rom, rel)
                                        (0075) LoadConfigTBL_LCD_Zeichen_Ordered:
                                        (0076) ;  Ordered Global Register values
                                        (0077) 	M8C_SetBank0
022C: 62 00 00 MOV   REG[0x0],0x0       (0078) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
022F: 71 10    OR    F,0x10             
                                        (0079) 	M8C_SetBank1
0231: 62 00 00 MOV   REG[0x0],0x0       (0080) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
0234: 62 01 FF MOV   REG[0x1],0xFF      (0081) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
0237: 70 EF    AND   F,0xEF             
                                        (0082) 	M8C_SetBank0
0239: 62 03 FF MOV   REG[0x3],0xFF      (0083) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
023C: 62 02 00 MOV   REG[0x2],0x0       (0084) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
023F: 71 10    OR    F,0x10             
                                        (0085) 	M8C_SetBank1
0241: 62 02 00 MOV   REG[0x2],0x0       (0086) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0244: 62 03 00 MOV   REG[0x3],0x0       (0087) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0247: 70 EF    AND   F,0xEF             
                                        (0088) 	M8C_SetBank0
0249: 62 01 00 MOV   REG[0x1],0x0       (0089) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
024C: 62 04 00 MOV   REG[0x4],0x0       (0090) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
024F: 71 10    OR    F,0x10             
                                        (0091) 	M8C_SetBank1
0251: 62 04 00 MOV   REG[0x4],0x0       (0092) 	mov	reg[04h], 00h		; Port_1_DriveMode_0 register (PRT1DM0)
0254: 62 05 FF MOV   REG[0x5],0xFF      (0093) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
0257: 70 EF    AND   F,0xEF             
                                        (0094) 	M8C_SetBank0
0259: 62 07 FC MOV   REG[0x7],0xFC      (0095) 	mov	reg[07h], fch		; Port_1_DriveMode_2 register (PRT1DM2)
025C: 62 06 00 MOV   REG[0x6],0x0       (0096) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
025F: 71 10    OR    F,0x10             
                                        (0097) 	M8C_SetBank1
0261: 62 06 00 MOV   REG[0x6],0x0       (0098) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
0264: 62 07 00 MOV   REG[0x7],0x0       (0099) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
0267: 70 EF    AND   F,0xEF             
                                        (0100) 	M8C_SetBank0
0269: 62 05 00 MOV   REG[0x5],0x0       (0101) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
026C: 62 08 00 MOV   REG[0x8],0x0       (0102) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
026F: 71 10    OR    F,0x10             
                                        (0103) 	M8C_SetBank1
0271: 62 08 7F MOV   REG[0x8],0x7F      (0104) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
0274: 62 09 80 MOV   REG[0x9],0x80      (0105) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
0277: 70 EF    AND   F,0xEF             
                                        (0106) 	M8C_SetBank0
0279: 62 0B 80 MOV   REG[0xB],0x80      (0107) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
027C: 62 0A 00 MOV   REG[0xA],0x0       (0108) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
027F: 71 10    OR    F,0x10             
                                        (0109) 	M8C_SetBank1
0281: 62 0A 00 MOV   REG[0xA],0x0       (0110) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
0284: 62 0B 00 MOV   REG[0xB],0x0       (0111) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
0287: 70 EF    AND   F,0xEF             
                                        (0112) 	M8C_SetBank0
0289: 62 09 00 MOV   REG[0x9],0x0       (0113) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
028C: 62 0C 00 MOV   REG[0xC],0x0       (0114) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
028F: 71 10    OR    F,0x10             
                                        (0115) 	M8C_SetBank1
0291: 62 0C 00 MOV   REG[0xC],0x0       (0116) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
0294: 62 0D 00 MOV   REG[0xD],0x0       (0117) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0297: 70 EF    AND   F,0xEF             
                                        (0118) 	M8C_SetBank0
0299: 62 0F 00 MOV   REG[0xF],0x0       (0119) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
029C: 62 0E 00 MOV   REG[0xE],0x0       (0120) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
029F: 71 10    OR    F,0x10             
                                        (0121) 	M8C_SetBank1
02A1: 62 0E 00 MOV   REG[0xE],0x0       (0122) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02A4: 62 0F 00 MOV   REG[0xF],0x0       (0123) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02A7: 70 EF    AND   F,0xEF             
                                        (0124) 	M8C_SetBank0
02A9: 62 0D 00 MOV   REG[0xD],0x0       (0125) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02AC: 62 10 00 MOV   REG[0x10],0x0      (0126) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
02AF: 71 10    OR    F,0x10             
                                        (0127) 	M8C_SetBank1
02B1: 62 10 00 MOV   REG[0x10],0x0      (0128) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02B4: 62 11 00 MOV   REG[0x11],0x0      (0129) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
02B7: 70 EF    AND   F,0xEF             
                                        (0130) 	M8C_SetBank0
02B9: 62 13 00 MOV   REG[0x13],0x0      (0131) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
02BC: 62 12 00 MOV   REG[0x12],0x0      (0132) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02BF: 71 10    OR    F,0x10             
                                        (0133) 	M8C_SetBank1
02C1: 62 12 00 MOV   REG[0x12],0x0      (0134) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02C4: 62 13 00 MOV   REG[0x13],0x0      (0135) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02C7: 70 EF    AND   F,0xEF             
                                        (0136) 	M8C_SetBank0
02C9: 62 11 00 MOV   REG[0x11],0x0      (0137) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02CC: 62 14 00 MOV   REG[0x14],0x0      (0138) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
02CF: 71 10    OR    F,0x10             
                                        (0139) 	M8C_SetBank1
02D1: 62 14 00 MOV   REG[0x14],0x0      (0140) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02D4: 62 15 00 MOV   REG[0x15],0x0      (0141) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02D7: 70 EF    AND   F,0xEF             
                                        (0142) 	M8C_SetBank0
02D9: 62 17 00 MOV   REG[0x17],0x0      (0143) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
02DC: 62 16 00 MOV   REG[0x16],0x0      (0144) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
02DF: 71 10    OR    F,0x10             
                                        (0145) 	M8C_SetBank1
02E1: 62 16 00 MOV   REG[0x16],0x0      (0146) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
02E4: 62 17 00 MOV   REG[0x17],0x0      (0147) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
02E7: 70 EF    AND   F,0xEF             
                                        (0148) 	M8C_SetBank0
02E9: 62 15 00 MOV   REG[0x15],0x0      (0149) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
02EC: 62 18 00 MOV   REG[0x18],0x0      (0150) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
02EF: 71 10    OR    F,0x10             
                                        (0151) 	M8C_SetBank1
02F1: 62 18 00 MOV   REG[0x18],0x0      (0152) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
02F4: 62 19 00 MOV   REG[0x19],0x0      (0153) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
02F7: 70 EF    AND   F,0xEF             
                                        (0154) 	M8C_SetBank0
02F9: 62 1B 00 MOV   REG[0x1B],0x0      (0155) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
02FC: 62 1A 00 MOV   REG[0x1A],0x0      (0156) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
02FF: 71 10    OR    F,0x10             
                                        (0157) 	M8C_SetBank1
0301: 62 1A 00 MOV   REG[0x1A],0x0      (0158) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
0304: 62 1B 00 MOV   REG[0x1B],0x0      (0159) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
0307: 70 EF    AND   F,0xEF             
                                        (0160) 	M8C_SetBank0
0309: 62 19 00 MOV   REG[0x19],0x0      (0161) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
030C: 62 1C 00 MOV   REG[0x1C],0x0      (0162) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
030F: 71 10    OR    F,0x10             
                                        (0163) 	M8C_SetBank1
0311: 62 1C 00 MOV   REG[0x1C],0x0      (0164) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
0314: 62 1D 00 MOV   REG[0x1D],0x0      (0165) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
0317: 70 EF    AND   F,0xEF             
                                        (0166) 	M8C_SetBank0
0319: 62 1F 00 MOV   REG[0x1F],0x0      (0167) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
031C: 62 1E 00 MOV   REG[0x1E],0x0      (0168) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
031F: 71 10    OR    F,0x10             
                                        (0169) 	M8C_SetBank1
0321: 62 1E 00 MOV   REG[0x1E],0x0      (0170) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0324: 62 1F 00 MOV   REG[0x1F],0x0      (0171) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
0327: 70 EF    AND   F,0xEF             
                                        (0172) 	M8C_SetBank0
0329: 62 1D 00 MOV   REG[0x1D],0x0      (0173) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
032C: 70 EF    AND   F,0xEF             
                                        (0174) 	M8C_SetBank0
032E: 7F       RET                      (0175) 	ret
                                        (0176) 
                                        (0177) 
                                        (0178) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.1.2306
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2011. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_LCD_Zeichen
                                        (0026) export _LoadConfig_LCD_Zeichen
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
032F: 55 00 00 MOV   [0x0],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
0332: 55 01 7F MOV   [0x1],0x7F         (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
0335: 55 02 80 MOV   [0x2],0x80         (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
0338: 7C 03 3F LCALL 0x033F             (0069) 	lcall	LoadConfig_LCD_Zeichen
033B: 7C 02 2A LCALL 0x022A             (0070) 	lcall	LoadConfigTBL_LCD_Zeichen_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
033E: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration LCD_Zeichen
                                        (0078) ;
                                        (0079) ;    Load configuration registers for LCD_Zeichen.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_LCD_Zeichen:
                                        (0096)  LoadConfig_LCD_Zeichen:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
033F: 10       PUSH  X                  (0099) 	push	x
0340: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
0342: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
0344: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
0345: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_LCD_Zeichen_Bank0
0347: 57 B4    MOV   X,0xB4             (0105)     mov     X, <LoadConfigTBL_LCD_Zeichen_Bank0
0349: 7C 03 5A LCALL 0x035A             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
034C: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
034E: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
034F: 50 02    MOV   A,0x2              (0111)     mov     A, >LoadConfigTBL_LCD_Zeichen_Bank1
0351: 57 03    MOV   X,0x3              (0112)     mov     X, <LoadConfigTBL_LCD_Zeichen_Bank1
0353: 7C 03 5A LCALL 0x035A             (0113)     lcall   LoadConfig              ; Load the bank 1 values
0356: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
0358: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
0359: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
035A: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
035C: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
035D: 08       PUSH  A                  (0143)     push    A
035E: 4F       MOV   X,SP               (0144)     mov     X, SP
035F: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
0362: D0 04    JNC   0x0367             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0364: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
0367: 18       POP   A                  (0149)     pop     A
0368: 20       POP   X                  (0150)     pop     X
0369: 70 EF    AND   F,0xEF             
036B: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
036E: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
036F: 08       PUSH  A                  (0156)     push    A
0370: 28       ROMX                     (0157)     romx                            ; Load register address from table
0371: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
0373: A0 1F    JZ    0x0393             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
0375: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
0376: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
0379: A0 03    JZ    0x037D             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
037B: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
037D: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
037F: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
0380: 20       POP   X                  (0167)     pop     X
0381: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
0382: 09 00    ADC   A,0x0              (0169)     adc     A, 0
0384: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
0385: 08       PUSH  A                  (0171)     push    A
0386: 28       ROMX                     (0172)     romx                            ; load config data from the table
0387: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
0388: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
038A: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
038C: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
038D: 20       POP   X                  (0177)     pop     X
038E: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
038F: 09 00    ADC   A,0x0              (0179)     adc     A, 0
0391: 8F D7    JMP   0x0369             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
0393: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
0395: 70 3F    AND   F,0x3F             
0397: 71 C0    OR    F,0xC0             
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
0399: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\lcd_1.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD_1.asm
                                        (0004) ;;  Version: 1.60, Updated on 2011/6/28 at 6:9:34
                                        (0005) ;;  Generated by PSoC Designer 5.1.2306
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2011. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD_1.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_1_Start
                                        (0044) export  _LCD_1_Start
                                        (0045) export   LCD_1_Init
                                        (0046) export  _LCD_1_Init
                                        (0047) 
                                        (0048) export   LCD_1_WriteData
                                        (0049) export  _LCD_1_WriteData
                                        (0050) 
                                        (0051) export   LCD_1_Control
                                        (0052) export  _LCD_1_Control
                                        (0053) 
                                        (0054) export  LCD_1_PrString
                                        (0055) export _LCD_1_PrString
                                        (0056) 
                                        (0057) export  LCD_1_PrCString
                                        (0058) export _LCD_1_PrCString
                                        (0059) 
                                        (0060) export  LCD_1_Position
                                        (0061) export _LCD_1_Position
                                        (0062) 
                                        (0063) export  LCD_1_PrHexByte
                                        (0064) export _LCD_1_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_1_PrHexInt
                                        (0067) export _LCD_1_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_1_Delay50uTimes
                                        (0070) export _LCD_1_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_1_Delay50u
                                        (0073) export _LCD_1_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0081) export  LCD_1_InitBG
                                        (0082) export _LCD_1_InitBG
                                        (0083) 
                                        (0084) export  LCD_1_InitVBG
                                        (0085) export _LCD_1_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_1_DrawVBG and
                                        (0090) ;    LCD_1_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_1_DrawVBG
                                        (0112) export _LCD_1_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_1_DrawVBG
                                        (0117) export  LCD_1_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_1_Write_Data
                                        (0127) export  _LCD_1_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_1_Port:           equ    PRT2DR
                                        (0135) LCD_1_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_1_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_1_E:              equ    10h
                                        (0139) LCD_1_RW:             equ    40h
                                        (0140) LCD_1_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_1_DATA_MASK:      equ    0Fh
                                        (0143) LCD_1_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_1_DATA_READ:      equ    ( LCD_1_E | LCD_1_RW | LCD_1_RS )
                                        (0146) LCD_1_CNTL_READ:      equ    ( LCD_1_E | LCD_1_RW )
                                        (0147) LCD_1_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_1_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_1_DISP_INC:       equ    03h
                                        (0151) LCD_1_DISP_OFF:       equ    08h
                                        (0152) LCD_1_DISP_ON:        equ    0Ch
                                        (0153) LCD_1_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_1_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_1_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_1_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_1_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_1_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_1_ROW3_OFFSET:    equ    90h    ; Address/command offset for row 1
                                        (0170) LCD_1_ROW4_OFFSET:    equ    D0h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_1_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_1_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_1_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_1_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_1_PrCString:
                                        (0205) _LCD_1_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
039A: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
039B: 10       PUSH  X                  (0209)     push  X
039C: 28       ROMX                     (0210)     romx                               ; Get character from ROM
039D: B0 04    JNZ   0x03A2             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
039F: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
03A0: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
03A1: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
03A2: 90 44    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(0218)     call  LCD_1_WriteData              ; Write data to LCD
03A4: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
03A5: 18       POP   A                  (0220)     pop   A
03A6: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
03A7: DF F2    JNC   _LCD_1_PrCString   (0222)     jnc   .Loop_PrCString
03A9: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
03AA: 8F EF    JMP   _LCD_1_PrCString   (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_1_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_1_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_1_PrHexByte:
                                        (0258) _LCD_1_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
03BC: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
03BD: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
03BE: 67       ASR   A                  (0262)     asr   A
03BF: 67       ASR   A                  (0263)     asr   A
03C0: 67       ASR   A                  (0264)     asr   A
03C1: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
03C3: FF E7    INDEX LCD_1_HEX_STR      (0266)     index LCD_1_HEX_STR                  ; Get Hex value
03C5: 90 21    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(0267)     call  LCD_1_WriteData              ; Write data to screen
03C7: 18       POP   A                  (0268)     pop   A                            ; Restore value
03C8: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
03CA: FF E0    INDEX LCD_1_HEX_STR      (0270)     index LCD_1_HEX_STR                  ; Get Hex value
03CC: 90 1A    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(0271)     call  LCD_1_WriteData              ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
03CE: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_1_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_1_PrHexInt:
                                        (0303) _LCD_1_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
03CF: 4B       SWAP  A,X                (0305)     swap  A,X
03D0: 9F EA    CALL  _LCD_1_PrHexByte   (0306)     call  LCD_1_PrHexByte              ; Print MSB
03D2: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
03D3: 9F E7    CALL  _LCD_1_PrHexByte   (0308)     call  LCD_1_PrHexByte              ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
03D5: 7F       RET                      (0310)     ret
03D6: 70 BF    AND   F,0xBF             
03D8: 60 D3    MOV   REG[0xD3],A        
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_1_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_1_PrString:
                                        (0342) _LCD_1_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
03DA: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
03DC: A0 06    JZ    0x03E3             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_1_writeData is known not to modify X so no need to preserve
03DE: 90 08    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(0349)     call  LCD_1_WriteData              ; Write data to screen
03E0: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
03E1: 8F F8    JMP   0x03DA             (0351)     jmp   .Loop_PrString               ; Go get next character
03E3: 70 3F    AND   F,0x3F             
03E5: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
03E7: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_1_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_1_WriteData:
                                        (0382) _LCD_1_WriteData:
                                        (0383)  LCD_1_Write_Data:   ; Do not use
                                        (0384) _LCD_1_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
03E8: 90 65    CALL  0x044F             (0386)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_1_Check_Ready
03EA: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
03EB: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
03EC: 67       ASR   A                  (0390)     asr   A
03ED: 67       ASR   A                  (0391)     asr   A
03EE: 67       ASR   A                  (0392)     asr   A
03EF: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
03F1: 90 3B    CALL  0x042E             (0394)     call  LCD_1_WDATA_Nibble           ; Write Upper nibble
03F3: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
03F4: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
03F6: 40       NOP                      (0397)     nop
03F7: 40       NOP                      (0398)     nop
03F8: 40       NOP                      (0399)     nop
03F9: 90 33    CALL  0x042E             (0400)     call  LCD_1_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
03FB: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_1_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_1_Control:
                                        (0430) _LCD_1_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
03FC: 90 51    CALL  0x044F             (0432)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_1_Check_Ready
03FE: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
03FF: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0400: 67       ASR   A                  (0436)     asr   A
0401: 67       ASR   A                  (0437)     asr   A
0402: 67       ASR   A                  (0438)     asr   A
0403: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0405: 90 09    CALL  0x0410             (0440)     call  LCD_1_WCNTL_Nibble           ; Write high nibble
0407: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
0408: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
040A: 40       NOP                      (0443)     nop
040B: 40       NOP                      (0444)     nop
040C: 40       NOP                      (0445)     nop
040D: 90 01    CALL  0x0410             (0446)     call  LCD_1_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
040F: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_1_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_1_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0410: 08       PUSH  A                  (0477)     push  A
0411: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
0414: 26 00 80 AND   [0x0],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_1_PORT_MASK
0417: 51 00    MOV   A,[0x0]            (0480)     mov   A,[Port_2_Data_SHADE]
0419: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_1_Port],A                      ; Reset control lines
                                        (0482) 
041B: 18       POP   A                  (0483)     pop   A
041C: 21 0F    AND   A,0xF              (0484)     and   A,LCD_1_DATA_MASK                      ; Make sure no bogus data in MSN
041E: 29 10    OR    A,0x10             (0485)     or    A,LCD_1_E                              ; Bring "E" Enable line high
0420: 2A 00    OR    A,[0x0]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
0422: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_1_Port], A                     ; Write data
0424: 53 00    MOV   [0x0],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0426: 40       NOP                      (0489)     nop
0427: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK)   ; Disable E signal and leave data on bus.
0429: 53 00    MOV   [0x0],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
042B: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_1_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
042D: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_1_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_1_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
042E: 08       PUSH  A                  (0523)     push  A
042F: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
0432: 26 00 80 AND   [0x0],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_1_PORT_MASK
0435: 2E 00 20 OR    [0x0],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_1_RS                ; Raise RS to signify a Data Write
0438: 51 00    MOV   A,[0x0]            (0527)     mov   A,[Port_2_Data_SHADE]
043A: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_1_Port],A
                                        (0529) 
043C: 18       POP   A                  (0530)     pop   A
043D: 21 0F    AND   A,0xF              (0531)     and   A,LCD_1_DATA_MASK                           ; Make sure no bogus data in A[7:4]
043F: 29 30    OR    A,0x30             (0532)     or    A,(LCD_1_E | LCD_1_RS)                      ; Bring "E" Enable line high
0441: 2A 00    OR    A,[0x0]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
0443: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_1_Port], A                            ; Write data
0445: 53 00    MOV   [0x0],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
0447: 40       NOP                      (0536)     NOP
0448: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK|LCD_1_RS)  ; Disable E signal and leave Data on bus
044A: 53 00    MOV   [0x0],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
044C: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_1_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
044E: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_1_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_1_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
044F: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
0450: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
0453: 26 00 80 AND   [0x0],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_1_PORT_MASK        ; Mask of all LCD bits
0456: 51 00    MOV   A,[0x0]            (0574)     mov   A,[Port_2_Data_SHADE]
0458: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_1_Port],A                           ; Zero LCD port bits
                                        (0576) 
045A: 26 01 F0 AND   [0x1],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_1_DATA_MASK ; Clear out LCD mode bits.
045D: 51 01    MOV   A,[0x1]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
045F: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
0461: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for reading
0463: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
0465: 2E 00 40 OR    [0x0],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_1_RW                ; Raise RW to signify Read operation
0468: 51 00    MOV   A,[0x0]            (0584)     mov   A,[Port_2_Data_SHADE]
046A: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_1_Port],A
046C: 40       NOP                      (0586)     NOP
                                        (0587) 
046D: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
046E: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
0470: 2E 00 50 OR    [0x0],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_1_CNTL_READ                  ; Raise E to start cycle
0473: 51 00    MOV   A,[0x0]            (0593)     mov   A,[Port_2_Data_SHADE]
0475: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_1_Port],A
                                        (0595) 
0477: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
0478: 40       NOP                      (0597)     nop
0479: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_1_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
047B: 08       PUSH  A                  (0610)     push  A
047C: 26 00 C0 AND   [0x0],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
047F: 51 00    MOV   A,[0x0]            (0612)     mov   A,[Port_2_Data_SHADE]
0481: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_1_Port],A
                                        (0614) 
0483: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
0484: 40       NOP                      (0616)     nop                                    ; fastest PSoC
0485: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0486: 2E 00 50 OR    [0x0],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_1_CNTL_READ                   ; Raise E to start cycle
0489: 51 00    MOV   A,[0x0]            (0620)     mov   A,[Port_2_Data_SHADE]
048B: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_1_Port],A
                                        (0622) 
048D: 40       NOP                      (0623)     nop
048E: 40       NOP                      (0624)     nop
                                        (0625) 
048F: 26 00 C0 AND   [0x0],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
0492: 51 00    MOV   A,[0x0]            (0627)     mov   A,[Port_2_Data_SHADE]
0494: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_1_Port],A
                                        (0629) 
0496: 18       POP   A                  (0630)     pop   A
0497: 21 08    AND   A,0x8              (0631)     and   A,LCD_1_READY_BIT                                       ; Check busy
                                        (0632) 
0499: A0 04    JZ    0x049E             (0633)     jz    .UNLOCK
049B: 79       DEC   X                  (0634)     dec   X
049C: BF D3    JNZ   0x0470             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
049E: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
049F: 2E 01 7F OR    [0x1],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_1_PORT_WRITE ; Revert Data bit to Write mode
04A2: 51 01    MOV   A,[0x1]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
04A4: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
04A6: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for writing
04A8: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
04AA: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
04AB: 7F       RET                      (0646)     ret
04AC: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_1_Start
                                        (0652) ;  FUNCTION NAME: LCD_1_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_1_Start:
                                        (0679) _LCD_1_Start:
                                        (0680)  LCD_1_Init:
                                        (0681) _LCD_1_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
04AF: 26 01 80 AND   [0x1],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
04B2: 2E 01 7F OR    [0x1],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_1_PORT_WRITE           ; Set LCD port for writing
04B5: 26 02 80 AND   [0x2],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
                                        (0688) 
04B8: 51 01    MOV   A,[0x1]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
04BA: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
04BC: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_1_PortMode0],A                                ; Setup LCD Port for writing
04BE: 51 02    MOV   A,[0x2]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
04C0: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_1_PortMode1],A
04C2: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
04C4: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
04C6: 90 67    CALL  _LCD_1_Delay50uTimes(0697)     call  LCD_1_Delay50uTimes
04C8: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
04CA: 90 63    CALL  _LCD_1_Delay50uTimes(0699)     call  LCD_1_Delay50uTimes
                                        (0700) 
04CC: 50 03    MOV   A,0x3              (0701)     mov   A,03h
04CE: 9F 40    CALL  0x0410             (0702)     call  LCD_1_WCNTL_Nibble
                                        (0703) 
04D0: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
04D2: 90 5B    CALL  _LCD_1_Delay50uTimes(0705)     call  LCD_1_Delay50uTimes
                                        (0706) 
04D4: 50 03    MOV   A,0x3              (0707)     mov   A,03h
04D6: 9F 38    CALL  0x0410             (0708)     call  LCD_1_WCNTL_Nibble
                                        (0709) 
04D8: 90 63    CALL  _LCD_1_Delay50u    (0710)     call  LCD_1_Delay50u
04DA: 90 61    CALL  _LCD_1_Delay50u    (0711)     call  LCD_1_Delay50u
04DC: 90 5F    CALL  _LCD_1_Delay50u    (0712)     call  LCD_1_Delay50u
                                        (0713) 
04DE: 50 03    MOV   A,0x3              (0714)     mov   A,03h
04E0: 9F 2E    CALL  0x0410             (0715)     call  LCD_1_WCNTL_Nibble
                                        (0716) 
04E2: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04E4: 90 49    CALL  _LCD_1_Delay50uTimes(0718)     call  LCD_1_Delay50uTimes
                                        (0719) 
04E6: 50 02    MOV   A,0x2              (0720)     mov   A,02h
04E8: 9F 26    CALL  0x0410             (0721)     call  LCD_1_WCNTL_Nibble
                                        (0722) 
04EA: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04EC: 90 41    CALL  _LCD_1_Delay50uTimes(0724)     call  LCD_1_Delay50uTimes
                                        (0725) 
04EE: 50 08    MOV   A,0x8              (0726)     mov   A,08h
04F0: 9F 0A    CALL  _LCD_1_Control     (0727)     call  LCD_1_Control
04F2: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04F4: 90 39    CALL  _LCD_1_Delay50uTimes(0729)     call  LCD_1_Delay50uTimes
                                        (0730) 
04F6: 50 01    MOV   A,0x1              (0731)     mov   A,01h
04F8: 9F 02    CALL  _LCD_1_Control     (0732)     call  LCD_1_Control
04FA: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
04FC: 90 31    CALL  _LCD_1_Delay50uTimes(0734)     call  LCD_1_Delay50uTimes
                                        (0735) 
04FE: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0500: 9E FA    CALL  _LCD_1_Control     (0737)     call  LCD_1_Control
                                        (0738) 
0502: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
0504: 9E F6    CALL  _LCD_1_Control     (0740)     call  LCD_1_Control
                                        (0741) 
0506: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_1_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0508: 9E F2    CALL  _LCD_1_Control     (0743)     call  LCD_1_Control
                                        (0744) 
050A: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_1_DISP_OFF
050C: 9E EE    CALL  _LCD_1_Control     (0746)     call  LCD_1_Control
                                        (0747) 
050E: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_1_DISP_ON
0510: 9E EA    CALL  _LCD_1_Control     (0749)     call  LCD_1_Control
                                        (0750) 
0512: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_1_DISP_INC
0514: 9E E6    CALL  _LCD_1_Control     (0752)     call  LCD_1_Control
                                        (0753) 
0516: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0518: 90 15    CALL  _LCD_1_Delay50uTimes(0755)     call  LCD_1_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
051A: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_1_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_1_ROW_OFFSET::
                                        (0783)      DB    LCD_1_ROW1_OFFSET, LCD_1_ROW2_OFFSET, LCD_1_ROW3_OFFSET, LCD_1_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_1_Position:
                                        (0788) _LCD_1_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
051F: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0521: 10       PUSH  X                  (0791)     push  X                            ; Store COL
0522: FF F7    INDEX LCD_1_ROW_OFFSET   (0792)     index LCD_1_ROW_OFFSET ; Get ROW memory offset from table
0524: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
0525: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
0527: 20       POP   X                  (0795)     pop   X
                                        (0796) 
0528: 9E D2    CALL  _LCD_1_Control     (0797)     call  LCD_1_Control                ; Write control byte
052A: 70 3F    AND   F,0x3F             
052C: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
052E: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_1_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_1_Delay50uTimes:
                                        (0825) _LCD_1_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
052F: 90 0C    CALL  _LCD_1_Delay50u    (0827)     call  LCD_1_Delay50u
0531: 78       DEC   A                  (0828)     dec   A
0532: BF FC    JNZ   _LCD_1_Delay50uTimes(0829)     jnz   LCD_1_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
0534: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_1_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_1_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_1_Delay50u:
                                        (0869)  _LCD_1_Delay50u:                      ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
053D: 08       PUSH  A                  (0871)     push  A
053E: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
0540: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
0542: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
0544: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
0546: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
0548: D0 06    JNC   0x054F             (0877)     jnc   .Delay50u_End
054A: FF E9    INDEX LCD_1_Delay50u_Table(0878)     index LCD_1_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
054C: 78       DEC   A                  (0880)     dec   A                              ; [4]
054D: BF FE    JNZ   0x054C             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
054F: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
0550: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_1_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_1_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_1_Position               ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_1_WriteData              ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_1_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_1_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
0551: 4F       MOV   X,SP               (1015)     mov   X, SP
0552: 10       PUSH  X                  (1016)     push  X
0553: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
0555: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
0557: 70 3F    AND   F,0x3F             
0559: 71 C0    OR    F,0xC0             
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
055B: 9F C2    CALL  _LCD_1_Position    (1020)     call  LCD_1_Position               ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
055D: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
055E: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
0561: B0 05    JNZ   0x0567             (1026)     jnz   .LCD_CHECK1
0563: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
0565: 80 11    JMP   0x0577             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
0567: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
056A: D0 07    JNC   0x0572             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
056C: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
056E: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
0570: 80 06    JMP   0x0577             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
0572: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
0574: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
0577: 9E 6F    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(1042)     call  LCD_1_WriteData              ; Display BG character
                                        (1043) 
0579: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
057B: BF E2    JNZ   0x055E             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
057D: 70 3F    AND   F,0x3F             
057F: 71 C0    OR    F,0xC0             
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
0581: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_1_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_1_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_1_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_1_Control                ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_1_WriteData              ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_1_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_1_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
0582: 4F       MOV   X,SP               (1168)     mov   X, SP
0583: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
0585: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
0587: 08       PUSH  A                  (1172)     push  A
0588: FF 91    INDEX LCD_1_ROW_OFFSET   (1173)     index LCD_1_ROW_OFFSET  ; Get row offset
058A: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
058C: 9E 6E    CALL  _LCD_1_Control     (1175)     call  LCD_1_Control                ; Position Cursor
058E: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
0591: B0 05    JNZ   0x0597             (1177)     jnz   .VBG_NZ_SEG
0593: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
0595: 80 13    JMP   0x05A9             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
0597: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
059A: D0 09    JNC   0x05A4             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
059C: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
059E: 78       DEC   A                  (1185)     dec   A
059F: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
05A2: 80 06    JMP   0x05A9             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
05A4: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
05A7: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
05A9: 9E 3D    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(1194)     call  LCD_1_WriteData              ; Write value
05AB: 18       POP   A                  (1195)     pop   A
05AC: 78       DEC   A                  (1196)     dec   A
05AD: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
05AF: BF D7    JNZ   0x0587             (1198)     jnz   .VBG_LOOP
05B1: 70 3F    AND   F,0x3F             
05B3: 71 C0    OR    F,0xC0             
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
05B5: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_1_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_1_InitVBG:
                                        (1236) _LCD_1_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
05B6: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
05B7: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
05B8: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
05B9: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
05BB: 9E 3F    CALL  _LCD_1_Control     (1243)     call  LCD_1_Control                ; Position the CG pointer
05BD: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
05C0: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
05C3: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
05C5: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
05C7: D0 05    JNC   0x05CD             (1251)     jnc   .VBG_SOLID
05C9: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
05CB: 80 03    JMP   0x05CF             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
05CD: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
05CF: 9E 17    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(1257)     call  LCD_1_WriteData              ; character data
05D1: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
05D3: BF EF    JNZ   0x05C3             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
05D5: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
05D7: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
05DA: BF E5    JNZ   0x05C0             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
05DC: 18       POP   A                  (1264)     pop  A
05DD: 18       POP   A                  (1265)     pop  A
05DE: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_1_DISP_ON                    ; Turn on display, don't really
05E0: 9E 1A    CALL  _LCD_1_Control     (1267)     call LCD_1_Control                 ; need this.
05E2: 70 3F    AND   F,0x3F             
05E4: 71 C0    OR    F,0xC0             
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
05E6: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_1_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_1_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_1_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_1_InitBG:
                                        (1317) _LCD_1_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
05F5: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
05F6: 38 03    ADD   SP,0x3             (1320)     add   SP,3
05F8: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
05FA: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
05FC: 9D FE    CALL  _LCD_1_Control     (1324)     call  LCD_1_Control                ; Position the CG pointer
05FE: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
0601: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
0604: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
0606: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
0609: B0 05    JNZ   0x060F             (1332)     jnz   .BG_OTHER
060B: FF DA    INDEX LCD_1_BG_TYPE1     (1333)     index LCD_1_BG_TYPE1
060D: 80 03    JMP   0x0611             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
060F: FF DD    INDEX LCD_1_BG_TYPE2     (1336)     index LCD_1_BG_TYPE2
                                        (1337)  .BG_Load:
0611: 9D D5    CALL  _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData(1338)     call  LCD_1_WriteData
0613: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
0615: BF EE    JNZ   0x0604             (1340)     jnz   .BG_Loop2
0617: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
0619: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
061C: BF E4    JNZ   0x0601             (1343)     jnz   .BG_Loop1
                                        (1344) 
061E: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
0620: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_1_DISP_ON
0622: 9D D8    CALL  _LCD_1_Control     (1347)     call  LCD_1_Control
0624: 70 3F    AND   F,0x3F             
0626: 71 C0    OR    F,0xC0             
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
0628: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD_1.asm
FILE: G:\PSOCPR~1\LCD_ZE~1\LCD_ZE~1\main.c
(0001) #include <m8c.h>       											// Part specific constants and macros
(0002) #include "PSoCAPI.h"   											// PSoC API definitions for all User Modules
(0003) 
(0004) void Write_Symbol_Heart(void);
(0005) void Write_Symbol_Smiley(void);
(0006) 
(0007) void main(void)
(0008) {
(0009) 	M8C_EnableGInt;
__UserModules_end|_main|__text_start|_main:
    0629: 71 01    OR    F,0x1
(0010) 	LCD_1_Start();                  							// Initialisieren des LCDs
    062B: 10       PUSH  X
    062C: 7C 04 AC LCALL _LCD_1_Start|_LCD_1_Init|LCD_1_Init
    062F: 20       POP   X
(0011) 
(0012) 	Write_Symbol_Heart();
    0630: 90 5F    CALL  _Write_Symbol_Heart
(0013) 	Write_Symbol_Smiley();
    0632: 90 A7    CALL  _Write_Symbol_Smiley
(0014) 
(0015) 	LCD_1_Position(0,0);
    0634: 10       PUSH  X
    0635: 50 00    MOV   A,0x0
    0637: 5C       MOV   X,A
    0638: 7C 05 1F LCALL _LCD_1_Position
    063B: 20       POP   X
(0016) 	LCD_1_PrCString("Ich liebe dich");
    063C: 10       PUSH  X
    063D: 50 01    MOV   A,0x1
    063F: 08       PUSH  A
    0640: 50 A5    MOV   A,0xA5
    0642: 5C       MOV   X,A
    0643: 18       POP   A
    0644: 7C 03 9A LCALL _LCD_1_PrCString
    0647: 20       POP   X
(0017) 	LCD_1_Position(1,0);
    0648: 10       PUSH  X
    0649: 57 00    MOV   X,0x0
    064B: 50 01    MOV   A,0x1
    064D: 7C 05 1F LCALL _LCD_1_Position
    0650: 20       POP   X
(0018) 	LCD_1_PrCString("Baby");
    0651: 10       PUSH  X
    0652: 50 01    MOV   A,0x1
    0654: 08       PUSH  A
    0655: 50 A0    MOV   A,0xA0
    0657: 5C       MOV   X,A
    0658: 18       POP   A
    0659: 7C 03 9A LCALL _LCD_1_PrCString
    065C: 20       POP   X
(0019) 	LCD_1_Position(1,5);										// Cursor setzen
    065D: 10       PUSH  X
    065E: 57 05    MOV   X,0x5
    0660: 50 01    MOV   A,0x1
    0662: 7C 05 1F LCALL _LCD_1_Position
    0665: 20       POP   X
(0020) 	LCD_1_WriteData(0);											// Anzeigen von Zeichen[0]
    0666: 10       PUSH  X
    0667: 50 00    MOV   A,0x0
    0669: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    066C: 20       POP   X
(0021) 	LCD_1_Position(2,0);										// Cursor setzen
    066D: 10       PUSH  X
    066E: 57 00    MOV   X,0x0
    0670: 50 02    MOV   A,0x2
    0672: 7C 05 1F LCALL _LCD_1_Position
    0675: 20       POP   X
(0022) 	LCD_1_WriteData(1);											// Anzeigen von Zeichen[1]
    0676: 10       PUSH  X
    0677: 50 01    MOV   A,0x1
    0679: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    067C: 20       POP   X
(0023) 	
(0024) 	LCD_1_Position(2,0);										// Cursor In zeile 2 Position 0 setzen
    067D: 10       PUSH  X
    067E: 57 00    MOV   X,0x0
    0680: 50 02    MOV   A,0x2
    0682: 7C 05 1F LCALL _LCD_1_Position
    0685: 20       POP   X
(0025) 	LCD_1_Control(0xF);											// Schreibt 00001110 in das Controlregister, aktiviert 
    0686: 10       PUSH  X
    0687: 50 0F    MOV   A,0xF
    0689: 7C 03 FC LCALL _LCD_1_Control
    068C: 20       POP   X
(0026) 																// das Display und den Cursor, lässt den Cursor blinken
(0027) 																// DB7     DB6     DB5     DB4     DB3     DB2     DB1     DB0
(0028) 																//  0       0       0       0       1       1       1       0
(0029) 																//						         Display  Cursor  Blinken 
(0030) 																//								 On/Off   On/Off  On/Off
(0031) 																//							 	  1/0      1/0     1/0
(0032) 	
(0033) 	while(1)
(0034) 	{
(0035) 	}
    068D: 8F FF    JMP   0x068D
    068F: 8F FF    JMP   0x068F
(0036) }
(0037) 
(0038) void Write_Symbol_Heart(void)									// Unterprogramm zum erstellen eines Herzens
(0039) {
(0040) 	LCD_1_Control(0x40);										// Adresse für CGRAM (Character Generator RAM), 8 Bit pro Zeichen
_Write_Symbol_Heart:
    0691: 10       PUSH  X
    0692: 50 40    MOV   A,0x40
    0694: 7C 03 FC LCALL _LCD_1_Control
(0041) 	LCD_1_Delay50u();											// 50us warten
    0697: 7C 05 3D LCALL _LCD_1_Delay50u
    069A: 20       POP   X
(0042) 	LCD_1_WriteData(32);
    069B: 10       PUSH  X
    069C: 50 20    MOV   A,0x20
    069E: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06A1: 20       POP   X
(0043) 	LCD_1_WriteData(32);
    06A2: 10       PUSH  X
    06A3: 50 20    MOV   A,0x20
    06A5: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06A8: 20       POP   X
(0044) 	LCD_1_WriteData(10);
    06A9: 10       PUSH  X
    06AA: 50 0A    MOV   A,0xA
    06AC: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06AF: 20       POP   X
(0045) 	LCD_1_WriteData(21);
    06B0: 10       PUSH  X
    06B1: 50 15    MOV   A,0x15
    06B3: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06B6: 20       POP   X
(0046) 	LCD_1_WriteData(17);
    06B7: 10       PUSH  X
    06B8: 50 11    MOV   A,0x11
    06BA: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06BD: 20       POP   X
(0047) 	LCD_1_WriteData(10);
    06BE: 10       PUSH  X
    06BF: 50 0A    MOV   A,0xA
    06C1: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06C4: 20       POP   X
(0048) 	LCD_1_WriteData(4);
    06C5: 10       PUSH  X
    06C6: 50 04    MOV   A,0x4
    06C8: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06CB: 20       POP   X
(0049) 	LCD_1_WriteData(32);
    06CC: 10       PUSH  X
    06CD: 50 20    MOV   A,0x20
    06CF: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06D2: 20       POP   X
(0050) 	LCD_1_Control(0x80);										// Adresse des DDRAM
    06D3: 10       PUSH  X
    06D4: 50 80    MOV   A,0x80
    06D6: 7C 03 FC LCALL _LCD_1_Control
    06D9: 20       POP   X
    06DA: 7F       RET   
(0051) }
(0052) 
(0053) void Write_Symbol_Smiley(void)	
(0054) {
(0055) 	LCD_1_Control(0x48);										// Adresse für CGRAM (Character Generator RAM), 8 Bit pro Zeichen
_Write_Symbol_Smiley:
    06DB: 10       PUSH  X
    06DC: 50 48    MOV   A,0x48
    06DE: 7C 03 FC LCALL _LCD_1_Control
(0056) 	LCD_1_Delay50u();											// 50us warten
    06E1: 7C 05 3D LCALL _LCD_1_Delay50u
    06E4: 20       POP   X
(0057) 	LCD_1_WriteData(32);
    06E5: 10       PUSH  X
    06E6: 50 20    MOV   A,0x20
    06E8: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06EB: 20       POP   X
(0058) 	LCD_1_WriteData(32);
    06EC: 10       PUSH  X
    06ED: 50 20    MOV   A,0x20
    06EF: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06F2: 20       POP   X
(0059) 	LCD_1_WriteData(10);
    06F3: 10       PUSH  X
    06F4: 50 0A    MOV   A,0xA
    06F6: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    06F9: 20       POP   X
(0060) 	LCD_1_WriteData(32);
    06FA: 10       PUSH  X
    06FB: 50 20    MOV   A,0x20
    06FD: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    0700: 20       POP   X
(0061) 	LCD_1_WriteData(17);
    0701: 10       PUSH  X
    0702: 50 11    MOV   A,0x11
    0704: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    0707: 20       POP   X
(0062) 	LCD_1_WriteData(14);
    0708: 10       PUSH  X
    0709: 50 0E    MOV   A,0xE
    070B: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    070E: 20       POP   X
(0063) 	LCD_1_WriteData(32);
    070F: 10       PUSH  X
    0710: 50 20    MOV   A,0x20
    0712: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    0715: 20       POP   X
(0064) 	LCD_1_WriteData(32);
    0716: 10       PUSH  X
    0717: 50 20    MOV   A,0x20
    0719: 7C 03 E8 LCALL _LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_WriteData
    071C: 20       POP   X
(0065) 	LCD_1_Control(0x80);	
    071D: 10       PUSH  X
    071E: 50 80    MOV   A,0x80
    0720: 7C 03 FC LCALL _LCD_1_Control
    0723: 20       POP   X
    0724: 7F       RET   
