{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 19:54:37 2010 " "Info: Processing started: Thu Aug 12 19:54:37 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rabbit_dds_less.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rabbit_dds_less.v" { { "Info" "ISGN_ENTITY_NAME" "1 RABBIT_DDS_less " "Info: Found entity 1: RABBIT_DDS_less" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RABBIT_DDS_less " "Info: Elaborating entity \"RABBIT_DDS_less\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning (13410): Pin \"OSK\" is stuck at GND" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning (13410): Pin \"CSB\" is stuck at GND" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning (13410): Pin \"DR_HOLD\" is stuck at GND" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15299 " "Info: Implemented 15299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15276 " "Info: Implemented 15276 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 19:57:45 2010 " "Info: Processing ended: Thu Aug 12 19:57:45 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Info: Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Info: Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 19:57:46 2010 " "Info: Processing started: Thu Aug 12 19:57:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "RABBIT_DDS_less EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"RABBIT_DDS_less\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/71/quartus/RABBIT_DDS_less/" 0 { } { { 0 { 0 ""} 0 21045 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/71/quartus/RABBIT_DDS_less/" 0 { } { { 0 { 0 ""} 0 21046 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/71/quartus/RABBIT_DDS_less/" 0 { } { { 0 { 0 ""} 0 21047 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_MHz_ext (placed in PIN P26 (CLK7, LVDSCLK3n, Input)) " "Info: Automatically promoted node ten_MHz_ext (placed in PIN P26 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ten_MHz_ext } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/71/quartus/RABBIT_DDS_less/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Info: Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Info: Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.756 ns register register " "Info: Estimated most critical path is register to register delay of 12.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[2\] 1 REG LAB_X44_Y16 574 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y16; Fanout = 574; REG Node = 'N\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[2] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.275 ns) 1.894 ns Mux0~2281 2 COMB LAB_X24_Y20 1 " "Info: 2: + IC(1.619 ns) + CELL(0.275 ns) = 1.894 ns; Loc. = LAB_X24_Y20; Fanout = 1; COMB Node = 'Mux0~2281'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { N[2] Mux0~2281 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 2.646 ns Mux0~2282 3 COMB LAB_X25_Y20 1 " "Info: 3: + IC(0.481 ns) + CELL(0.271 ns) = 2.646 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'Mux0~2282'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Mux0~2281 Mux0~2282 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 3.210 ns Mux0~2285 4 COMB LAB_X25_Y20 1 " "Info: 4: + IC(0.145 ns) + CELL(0.419 ns) = 3.210 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'Mux0~2285'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Mux0~2282 Mux0~2285 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.271 ns) 5.378 ns Mux0~2288 5 COMB LAB_X54_Y28 1 " "Info: 5: + IC(1.897 ns) + CELL(0.271 ns) = 5.378 ns; Loc. = LAB_X54_Y28; Fanout = 1; COMB Node = 'Mux0~2288'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { Mux0~2285 Mux0~2288 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 6.404 ns Mux0~2289 6 COMB LAB_X58_Y28 1 " "Info: 6: + IC(0.876 ns) + CELL(0.150 ns) = 6.404 ns; Loc. = LAB_X58_Y28; Fanout = 1; COMB Node = 'Mux0~2289'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Mux0~2288 Mux0~2289 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 6.965 ns Mux0~2300 7 COMB LAB_X58_Y28 1 " "Info: 7: + IC(0.290 ns) + CELL(0.271 ns) = 6.965 ns; Loc. = LAB_X58_Y28; Fanout = 1; COMB Node = 'Mux0~2300'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~2289 Mux0~2300 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.419 ns) 9.100 ns Mux0~2343 8 COMB LAB_X36_Y22 1 " "Info: 8: + IC(1.716 ns) + CELL(0.419 ns) = 9.100 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'Mux0~2343'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { Mux0~2300 Mux0~2343 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 9.661 ns Mux0~2386 9 COMB LAB_X36_Y22 1 " "Info: 9: + IC(0.290 ns) + CELL(0.271 ns) = 9.661 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'Mux0~2386'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~2343 Mux0~2386 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 10.225 ns Mux0~2557 10 COMB LAB_X36_Y22 1 " "Info: 10: + IC(0.145 ns) + CELL(0.419 ns) = 10.225 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'Mux0~2557'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Mux0~2386 Mux0~2557 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 10.786 ns Mux0~2728 11 COMB LAB_X36_Y22 1 " "Info: 11: + IC(0.290 ns) + CELL(0.271 ns) = 10.786 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'Mux0~2728'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~2557 Mux0~2728 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 11.542 ns Mux0~2729 12 COMB LAB_X35_Y22 1 " "Info: 12: + IC(0.606 ns) + CELL(0.150 ns) = 11.542 ns; Loc. = LAB_X35_Y22; Fanout = 1; COMB Node = 'Mux0~2729'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Mux0~2728 Mux0~2729 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 12.107 ns SDIO~5 13 COMB LAB_X35_Y22 1 " "Info: 13: + IC(0.127 ns) + CELL(0.438 ns) = 12.107 ns; Loc. = LAB_X35_Y22; Fanout = 1; COMB Node = 'SDIO~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~2729 SDIO~5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.672 ns SDIO~7 14 COMB LAB_X35_Y22 1 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 12.672 ns; Loc. = LAB_X35_Y22; Fanout = 1; COMB Node = 'SDIO~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { SDIO~5 SDIO~7 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.756 ns SDIO~reg0 15 REG LAB_X35_Y22 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.756 ns; Loc. = LAB_X35_Y22; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.859 ns ( 30.25 % ) " "Info: Total cell delay = 3.859 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.897 ns ( 69.75 % ) " "Info: Total interconnect delay = 8.897 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.756 ns" { N[2] Mux0~2281 Mux0~2282 Mux0~2285 Mux0~2288 Mux0~2289 Mux0~2300 Mux0~2343 Mux0~2386 Mux0~2557 Mux0~2728 Mux0~2729 SDIO~5 SDIO~7 SDIO~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Info: Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:47 " "Info: Fitter routing operations ending: elapsed time is 00:00:47" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIO 0 " "Info: Pin \"SDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_UPDATE 0 " "Info: Pin \"IO_UPDATE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_CTL 0 " "Info: Pin \"DR_CTL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OSK 0 " "Info: Pin \"OSK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CSB 0 " "Info: Pin \"CSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_HOLD 0 " "Info: Pin \"DR_HOLD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_RESET 0 " "Info: Pin \"IO_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_trigger_out 0 " "Info: Pin \"IO_trigger_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sweep_key_flag 0 " "Info: Pin \"sweep_key_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sweep_routine_end_flag 0 " "Info: Pin \"sweep_routine_end_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E_stop_flag 0 " "Info: Pin \"E_stop_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "end_routine_stop 0 " "Info: Pin \"end_routine_stop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_flag 0 " "Info: Pin \"reset_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "init_key_flag 0 " "Info: Pin \"init_key_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dont_read_flag 0 " "Info: Pin \"dont_read_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Info: Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 19:59:50 2010 " "Info: Processing ended: Thu Aug 12 19:59:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Info: Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Info: Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 19:59:52 2010 " "Info: Processing started: Thu Aug 12 19:59:52 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 20:00:19 2010 " "Info: Processing ended: Thu Aug 12 20:00:19 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 20:00:20 2010 " "Info: Processing started: Thu Aug 12 20:00:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[11\] register SDIO~reg0 82.72 MHz 12.089 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 82.72 MHz between source register \"N\[11\]\" and destination register \"SDIO~reg0\" (period= 12.089 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.839 ns + Longest register register " "Info: + Longest register to register delay is 11.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[11\] 1 REG LCFF_X44_Y16_N23 541 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 541; REG Node = 'N\[11\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[11] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.271 ns) 1.304 ns Mux0~311 2 COMB LCCOMB_X49_Y16_N30 1 " "Info: 2: + IC(1.033 ns) + CELL(0.271 ns) = 1.304 ns; Loc. = LCCOMB_X49_Y16_N30; Fanout = 1; COMB Node = 'Mux0~311'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { N[11] Mux0~311 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.702 ns Mux0~312 3 COMB LCCOMB_X49_Y16_N8 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.702 ns; Loc. = LCCOMB_X49_Y16_N8; Fanout = 1; COMB Node = 'Mux0~312'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux0~311 Mux0~312 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.275 ns) 3.002 ns Mux0~313 4 COMB LCCOMB_X53_Y13_N14 1 " "Info: 4: + IC(1.025 ns) + CELL(0.275 ns) = 3.002 ns; Loc. = LCCOMB_X53_Y13_N14; Fanout = 1; COMB Node = 'Mux0~313'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux0~312 Mux0~313 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 3.525 ns Mux0~316 5 COMB LCCOMB_X53_Y13_N4 1 " "Info: 5: + IC(0.252 ns) + CELL(0.271 ns) = 3.525 ns; Loc. = LCCOMB_X53_Y13_N4; Fanout = 1; COMB Node = 'Mux0~316'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~313 Mux0~316 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.275 ns) 4.556 ns Mux0~327 6 COMB LCCOMB_X54_Y10_N4 1 " "Info: 6: + IC(0.756 ns) + CELL(0.275 ns) = 4.556 ns; Loc. = LCCOMB_X54_Y10_N4; Fanout = 1; COMB Node = 'Mux0~327'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Mux0~316 Mux0~327 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.150 ns) 6.438 ns Mux0~338 7 COMB LCCOMB_X28_Y14_N0 1 " "Info: 7: + IC(1.732 ns) + CELL(0.150 ns) = 6.438 ns; Loc. = LCCOMB_X28_Y14_N0; Fanout = 1; COMB Node = 'Mux0~338'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { Mux0~327 Mux0~338 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.437 ns) 7.638 ns Mux0~339 8 COMB LCCOMB_X27_Y17_N6 1 " "Info: 8: + IC(0.763 ns) + CELL(0.437 ns) = 7.638 ns; Loc. = LCCOMB_X27_Y17_N6; Fanout = 1; COMB Node = 'Mux0~339'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Mux0~338 Mux0~339 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.150 ns) 9.250 ns Mux0~510 9 COMB LCCOMB_X36_Y21_N4 1 " "Info: 9: + IC(1.462 ns) + CELL(0.150 ns) = 9.250 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 1; COMB Node = 'Mux0~510'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { Mux0~339 Mux0~510 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 9.778 ns Mux0~681 10 COMB LCCOMB_X36_Y21_N22 1 " "Info: 10: + IC(0.253 ns) + CELL(0.275 ns) = 9.778 ns; Loc. = LCCOMB_X36_Y21_N22; Fanout = 1; COMB Node = 'Mux0~681'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Mux0~510 Mux0~681 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.438 ns) 10.958 ns Mux0~2729 11 COMB LCCOMB_X35_Y22_N10 1 " "Info: 11: + IC(0.742 ns) + CELL(0.438 ns) = 10.958 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 1; COMB Node = 'Mux0~2729'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Mux0~681 Mux0~2729 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 11.350 ns SDIO~5 12 COMB LCCOMB_X35_Y22_N0 1 " "Info: 12: + IC(0.242 ns) + CELL(0.150 ns) = 11.350 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 1; COMB Node = 'SDIO~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux0~2729 SDIO~5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 11.755 ns SDIO~7 13 COMB LCCOMB_X35_Y22_N24 1 " "Info: 13: + IC(0.255 ns) + CELL(0.150 ns) = 11.755 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 1; COMB Node = 'SDIO~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { SDIO~5 SDIO~7 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.839 ns SDIO~reg0 14 REG LCFF_X35_Y22_N25 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.839 ns; Loc. = LCFF_X35_Y22_N25; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 25.98 % ) " "Info: Total cell delay = 3.076 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.763 ns ( 74.02 % ) " "Info: Total interconnect delay = 8.763 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.839 ns" { N[11] Mux0~311 Mux0~312 Mux0~313 Mux0~316 Mux0~327 Mux0~338 Mux0~339 Mux0~510 Mux0~681 Mux0~2729 SDIO~5 SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "11.839 ns" { N[11] {} Mux0~311 {} Mux0~312 {} Mux0~313 {} Mux0~316 {} Mux0~327 {} Mux0~338 {} Mux0~339 {} Mux0~510 {} Mux0~681 {} Mux0~2729 {} SDIO~5 {} SDIO~7 {} SDIO~reg0 {} } { 0.000ns 1.033ns 0.248ns 1.025ns 0.252ns 0.756ns 1.732ns 0.763ns 1.462ns 0.253ns 0.742ns 0.242ns 0.255ns 0.000ns } { 0.000ns 0.271ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.437ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.036 ns - Smallest " "Info: - Smallest clock skew is -0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.618 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.087 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 84 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G7; Fanout = 84; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.618 ns SDIO~reg0 3 REG LCFF_X35_Y22_N25 3 " "Info: 3: + IC(0.994 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X35_Y22_N25; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 57.72 % ) " "Info: Total cell delay = 1.511 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.107 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} SDIO~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.994ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.654 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.087 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 84 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G7; Fanout = 84; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.654 ns N\[11\] 3 REG LCFF_X44_Y16_N23 541 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 541; REG Node = 'N\[11\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.93 % ) " "Info: Total cell delay = 1.511 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.143 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} N[11] {} } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} SDIO~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.994ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} N[11] {} } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.839 ns" { N[11] Mux0~311 Mux0~312 Mux0~313 Mux0~316 Mux0~327 Mux0~338 Mux0~339 Mux0~510 Mux0~681 Mux0~2729 SDIO~5 SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "11.839 ns" { N[11] {} Mux0~311 {} Mux0~312 {} Mux0~313 {} Mux0~316 {} Mux0~327 {} Mux0~338 {} Mux0~339 {} Mux0~510 {} Mux0~681 {} Mux0~2729 {} SDIO~5 {} SDIO~7 {} SDIO~reg0 {} } { 0.000ns 1.033ns 0.248ns 1.025ns 0.252ns 0.756ns 1.732ns 0.763ns 1.462ns 0.253ns 0.742ns 0.242ns 0.255ns 0.000ns } { 0.000ns 0.271ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.437ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} SDIO~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.994ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} N[11] {} } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[8\] register memory_reg\[3995\] 177.37 MHz 5.638 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 177.37 MHz between source register \"i\[8\]\" and destination register \"memory_reg\[3995\]\" (period= 5.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.429 ns + Longest register register " "Info: + Longest register to register delay is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[8\] 1 REG LCFF_X42_Y19_N19 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 20; REG Node = 'i\[8\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[8] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.406 ns) 1.356 ns Decoder2~28 2 COMB LCCOMB_X43_Y17_N18 214 " "Info: 2: + IC(0.950 ns) + CELL(0.406 ns) = 1.356 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 214; COMB Node = 'Decoder2~28'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { i[8] Decoder2~28 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1064 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.150 ns) 3.728 ns memory_reg~2948 3 COMB LCCOMB_X57_Y15_N16 16 " "Info: 3: + IC(2.222 ns) + CELL(0.150 ns) = 3.728 ns; Loc. = LCCOMB_X57_Y15_N16; Fanout = 16; COMB Node = 'memory_reg~2948'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { Decoder2~28 memory_reg~2948 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.275 ns) 6.345 ns memory_reg~2973 4 COMB LCCOMB_X38_Y7_N12 1 " "Info: 4: + IC(2.342 ns) + CELL(0.275 ns) = 6.345 ns; Loc. = LCCOMB_X38_Y7_N12; Fanout = 1; COMB Node = 'memory_reg~2973'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { memory_reg~2948 memory_reg~2973 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.429 ns memory_reg\[3995\] 5 REG LCFF_X38_Y7_N13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 6.429 ns; Loc. = LCFF_X38_Y7_N13; Fanout = 2; REG Node = 'memory_reg\[3995\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~2973 memory_reg[3995] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.915 ns ( 14.23 % ) " "Info: Total cell delay = 0.915 ns ( 14.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.514 ns ( 85.77 % ) " "Info: Total interconnect delay = 5.514 ns ( 85.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { i[8] Decoder2~28 memory_reg~2948 memory_reg~2973 memory_reg[3995] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { i[8] {} Decoder2~28 {} memory_reg~2948 {} memory_reg~2973 {} memory_reg[3995] {} } { 0.000ns 0.950ns 2.222ns 2.342ns 0.000ns } { 0.000ns 0.406ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.005 ns - Smallest " "Info: - Smallest clock skew is 1.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.856 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.537 ns) 3.856 ns memory_reg\[3995\] 2 REG LCFF_X38_Y7_N13 2 " "Info: 2: + IC(2.527 ns) + CELL(0.537 ns) = 3.856 ns; Loc. = LCFF_X38_Y7_N13; Fanout = 2; REG Node = 'memory_reg\[3995\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { SCLK_PE_3 memory_reg[3995] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 34.47 % ) " "Info: Total cell delay = 1.329 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 65.53 % ) " "Info: Total interconnect delay = 2.527 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { SCLK_PE_3 memory_reg[3995] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[3995] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.537 ns) 2.851 ns i\[8\] 2 REG LCFF_X42_Y19_N19 20 " "Info: 2: + IC(1.522 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 20; REG Node = 'i\[8\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 46.62 % ) " "Info: Total cell delay = 1.329 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 53.38 % ) " "Info: Total interconnect delay = 1.522 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} i[8] {} } { 0.000ns 0.000ns 1.522ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { SCLK_PE_3 memory_reg[3995] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[3995] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.792ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} i[8] {} } { 0.000ns 0.000ns 1.522ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { i[8] Decoder2~28 memory_reg~2948 memory_reg~2973 memory_reg[3995] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { i[8] {} Decoder2~28 {} memory_reg~2948 {} memory_reg~2973 {} memory_reg[3995] {} } { 0.000ns 0.950ns 2.222ns 2.342ns 0.000ns } { 0.000ns 0.406ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { SCLK_PE_3 memory_reg[3995] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[3995] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.792ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} i[8] {} } { 0.000ns 0.000ns 1.522ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[1358\] SDIO_PE_5 SCLK_PE_3 6.431 ns register " "Info: tsu for register \"memory_reg\[1358\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.431 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.179 ns + Longest pin register " "Info: + Longest pin to register delay is 10.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns SDIO_PE_5 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.863 ns) + CELL(0.420 ns) 10.095 ns memory_reg~5977 2 COMB LCCOMB_X29_Y8_N0 1 " "Info: 2: + IC(8.863 ns) + CELL(0.420 ns) = 10.095 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 1; COMB Node = 'memory_reg~5977'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.283 ns" { SDIO_PE_5 memory_reg~5977 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.179 ns memory_reg\[1358\] 3 REG LCFF_X29_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.179 ns; Loc. = LCFF_X29_Y8_N1; Fanout = 2; REG Node = 'memory_reg\[1358\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~5977 memory_reg[1358] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.316 ns ( 12.93 % ) " "Info: Total cell delay = 1.316 ns ( 12.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.863 ns ( 87.07 % ) " "Info: Total interconnect delay = 8.863 ns ( 87.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.179 ns" { SDIO_PE_5 memory_reg~5977 memory_reg[1358] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.179 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~5977 {} memory_reg[1358] {} } { 0.000ns 0.000ns 8.863ns 0.000ns } { 0.000ns 0.812ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.712 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.537 ns) 3.712 ns memory_reg\[1358\] 2 REG LCFF_X29_Y8_N1 2 " "Info: 2: + IC(2.383 ns) + CELL(0.537 ns) = 3.712 ns; Loc. = LCFF_X29_Y8_N1; Fanout = 2; REG Node = 'memory_reg\[1358\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { SCLK_PE_3 memory_reg[1358] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 35.80 % ) " "Info: Total cell delay = 1.329 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.383 ns ( 64.20 % ) " "Info: Total interconnect delay = 2.383 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.712 ns" { SCLK_PE_3 memory_reg[1358] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.712 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[1358] {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.179 ns" { SDIO_PE_5 memory_reg~5977 memory_reg[1358] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.179 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~5977 {} memory_reg[1358] {} } { 0.000ns 0.000ns 8.863ns 0.000ns } { 0.000ns 0.812ns 0.420ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.712 ns" { SCLK_PE_3 memory_reg[1358] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.712 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[1358] {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext dont_read_flag dont_read_flag~reg0 12.470 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"dont_read_flag\" through register \"dont_read_flag~reg0\" is 12.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.637 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.087 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 84 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G7; Fanout = 84; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.637 ns dont_read_flag~reg0 3 REG LCFF_X25_Y28_N3 2247 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X25_Y28_N3; Fanout = 2247; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 57.30 % ) " "Info: Total cell delay = 1.511 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} dont_read_flag~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.583 ns + Longest register pin " "Info: + Longest register to pin delay is 9.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dont_read_flag~reg0 1 REG LCFF_X25_Y28_N3 2247 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y28_N3; Fanout = 2247; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dont_read_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.065 ns) + CELL(2.518 ns) 9.583 ns dont_read_flag 2 PIN PIN_AF23 0 " "Info: 2: + IC(7.065 ns) + CELL(2.518 ns) = 9.583 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'dont_read_flag'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.583 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 354 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 26.28 % ) " "Info: Total cell delay = 2.518 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.065 ns ( 73.72 % ) " "Info: Total interconnect delay = 7.065 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.583 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.583 ns" { dont_read_flag~reg0 {} dont_read_flag {} } { 0.000ns 7.065ns } { 0.000ns 2.518ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} dont_read_flag~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.583 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.583 ns" { dont_read_flag~reg0 {} dont_read_flag {} } { 0.000ns 7.065ns } { 0.000ns 2.518ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[2830\] SDIO_PE_5 SCLK_PE_3 -1.665 ns register " "Info: th for register \"memory_reg\[2830\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -1.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 4.034 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 4.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.537 ns) 4.034 ns memory_reg\[2830\] 2 REG LCFF_X64_Y23_N25 2 " "Info: 2: + IC(2.705 ns) + CELL(0.537 ns) = 4.034 ns; Loc. = LCFF_X64_Y23_N25; Fanout = 2; REG Node = 'memory_reg\[2830\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { SCLK_PE_3 memory_reg[2830] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 32.94 % ) " "Info: Total cell delay = 1.329 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.705 ns ( 67.06 % ) " "Info: Total interconnect delay = 2.705 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { SCLK_PE_3 memory_reg[2830] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.034 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[2830] {} } { 0.000ns 0.000ns 2.705ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.965 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns SDIO_PE_5 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.919 ns) + CELL(0.150 ns) 5.881 ns memory_reg~6169 2 COMB LCCOMB_X64_Y23_N24 1 " "Info: 2: + IC(4.919 ns) + CELL(0.150 ns) = 5.881 ns; Loc. = LCCOMB_X64_Y23_N24; Fanout = 1; COMB Node = 'memory_reg~6169'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { SDIO_PE_5 memory_reg~6169 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.965 ns memory_reg\[2830\] 3 REG LCFF_X64_Y23_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.965 ns; Loc. = LCFF_X64_Y23_N25; Fanout = 2; REG Node = 'memory_reg\[2830\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~6169 memory_reg[2830] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.046 ns ( 17.54 % ) " "Info: Total cell delay = 1.046 ns ( 17.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.919 ns ( 82.46 % ) " "Info: Total interconnect delay = 4.919 ns ( 82.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { SDIO_PE_5 memory_reg~6169 memory_reg[2830] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.965 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~6169 {} memory_reg[2830] {} } { 0.000ns 0.000ns 4.919ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { SCLK_PE_3 memory_reg[2830] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.034 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[2830] {} } { 0.000ns 0.000ns 2.705ns } { 0.000ns 0.792ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { SDIO_PE_5 memory_reg~6169 memory_reg[2830] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.965 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~6169 {} memory_reg[2830] {} } { 0.000ns 0.000ns 4.919ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 20:00:28 2010 " "Info: Processing ended: Thu Aug 12 20:00:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
