
*** Running vivado
    with args -log SupPublick.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SupPublick.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source SupPublick.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 483.852 ; gain = 199.672
Command: synth_design -top SupPublick -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.359 ; gain = 408.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SupPublick' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/SupPublick.vhd:11]
INFO: [Synth 8-3491] module 'negacion' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/negacion.vhd:4' bound to instance 'u1' of component 'negacion' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/SupPublick.vhd:39]
INFO: [Synth 8-638] synthesizing module 'negacion' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'negacion' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-3491] module 'Mux4a1' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/Mux4a1.vhd:4' bound to instance 'u2' of component 'Mux4a1' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/SupPublick.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Mux4a1' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/Mux4a1.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Mux4a1' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/Mux4a1.vhd:9]
INFO: [Synth 8-3491] module 'cuenta' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/cuenta.vhd:5' bound to instance 'u3' of component 'cuenta' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/SupPublick.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cuenta' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/cuenta.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cuenta' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/cuenta.vhd:11]
INFO: [Synth 8-3491] module 'divide' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/divide.vhd:4' bound to instance 'u4' of component 'divide' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/SupPublick.vhd:42]
INFO: [Synth 8-638] synthesizing module 'divide' [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/divide.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'divide' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/divide.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'SupPublick' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/sources_1/new/SupPublick.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.402 ; gain = 498.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.402 ; gain = 498.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.402 ; gain = 498.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1384.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SupPublick_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SupPublick_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1406.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.250 ; gain = 520.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     7|
|6     |LUT6   |     3|
|7     |FDCE   |     3|
|8     |FDRE   |    20|
|9     |IBUF   |     2|
|10    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1409.703 ; gain = 502.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1409.703 ; gain = 524.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 93f0ff91
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1428.398 ; gain = 944.547
INFO: [Common 17-1381] The checkpoint 'D:/Repo-Lenovo/VHDL-Basys3/Combinacionales/publick7seg/publick7seg.runs/synth_1/SupPublick.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SupPublick_utilization_synth.rpt -pb SupPublick_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 17:41:09 2023...
