Oh no...

Cycle: 5
Incorrect Write to Register File
MARS instruction number: 1	Instruction: addi $1,$0,1
MARS: Register Write to Reg: 0x01 Val: 0x00000001
Student: Register Write to Reg: 0x01 Val: 0x0000000X

Cycle: 6
Incorrect Write to Register File
MARS instruction number: 2	Instruction: addi $2,$0,2
MARS: Register Write to Reg: 0x02 Val: 0x00000002
Student: Register Write to Reg: 0x02 Val: 0x0000000X

Cycle: 7
Incorrect Write to Register File
MARS instruction number: 3	Instruction: addi $3,$0,3
MARS: Register Write to Reg: 0x03 Val: 0x00000003
Student: Register Write to Reg: 0x03 Val: 0x0000000X

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


