# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Prolabo1.srcs/sources_1/new/AND_GATE2to1.vhd" \
"../../../../Prolabo1.srcs/sources_1/new/Laboratory1.vhd" \
"../../../../Prolabo1.srcs/sources_1/new/OR_GATE2to1.vhd" \
"../../../../Prolabo1.srcs/sources_1/new/XOR_GATE2to1.vhd" \
"../../../../Prolabo1.srcs/sim_1/new/tb_Laboratory1.vhd" \

# Do not sort compile order
nosort
