==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2199 ; free virtual = 9659
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2199 ; free virtual = 9659
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2195 ; free virtual = 9661
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2194 ; free virtual = 9661
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2176 ; free virtual = 9642
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2183 ; free virtual = 9649
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (1.98ns) of 'fmul' operation ('tmp', test.cpp:4) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
WARNING: [SCHED 204-70] Cannot meet target clock period in 'fmul' operation ('tmp', test.cpp:4) (combination delay: 1.983 ns) to honor Latency constraint (Latency=1) in region 'div2'.
WARNING: [SCHED 204-21] Estimated clock period (1.983ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'a' (0 ns)
	'fmul' operation ('tmp', test.cpp:4) (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.21 seconds; current allocated memory: 59.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_8_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 59.708 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2178 ; free virtual = 9650
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2154 ; free virtual = 9515
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2154 ; free virtual = 9515
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2159 ; free virtual = 9511
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2159 ; free virtual = 9511
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2140 ; free virtual = 9492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2148 ; free virtual = 9500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (1.98ns) of 'fmul' operation ('tmp', test.cpp:4) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
WARNING: [SCHED 204-70] Cannot meet target clock period in 'fmul' operation ('tmp', test.cpp:4) (combination delay: 1.983 ns) to honor Latency constraint (Latency=1) in region 'div2'.
WARNING: [SCHED 204-21] Estimated clock period (1.983ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'a' (0 ns)
	'fmul' operation ('tmp', test.cpp:4) (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.14 seconds; current allocated memory: 59.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_8_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.710 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2135 ; free virtual = 9489
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2179 ; free virtual = 9525
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2179 ; free virtual = 9525
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2174 ; free virtual = 9520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2174 ; free virtual = 9520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2155 ; free virtual = 9501
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2168 ; free virtual = 9508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.03 seconds; current allocated memory: 59.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_1_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.611 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2156 ; free virtual = 9498
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2189 ; free virtual = 9529
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2189 ; free virtual = 9529
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2186 ; free virtual = 9526
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2186 ; free virtual = 9526
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2167 ; free virtual = 9508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2172 ; free virtual = 9512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.8 seconds; current allocated memory: 59.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_3_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.665 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2161 ; free virtual = 9503
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2132 ; free virtual = 9482
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2132 ; free virtual = 9482
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2127 ; free virtual = 9477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2127 ; free virtual = 9478
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2108 ; free virtual = 9459
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2116 ; free virtual = 9466
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 59.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_1_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.611 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2158 ; free virtual = 9508
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2156 ; free virtual = 9504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2156 ; free virtual = 9504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2152 ; free virtual = 9499
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2152 ; free virtual = 9499
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2136 ; free virtual = 9483
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2141 ; free virtual = 9488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 59.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_2_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.636 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2128 ; free virtual = 9476
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2175 ; free virtual = 9520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2175 ; free virtual = 9520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2171 ; free virtual = 9515
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2171 ; free virtual = 9515
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2153 ; free virtual = 9497
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2160 ; free virtual = 9504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.86 seconds; current allocated memory: 59.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_2_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.636 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2139 ; free virtual = 9485
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div3'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:14 ; elapsed = 00:04:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2204 ; free virtual = 10199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:14 ; elapsed = 00:04:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2204 ; free virtual = 10199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:14 ; elapsed = 00:04:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2196 ; free virtual = 10190
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:14 ; elapsed = 00:04:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2195 ; free virtual = 10190
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:04:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2189 ; free virtual = 10184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:04:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2189 ; free virtual = 10183
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 246.75 seconds; current allocated memory: 68.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 68.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_3_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 68.645 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:15 ; elapsed = 00:04:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2190 ; free virtual = 10184
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2205 ; free virtual = 10238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2205 ; free virtual = 10238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2206 ; free virtual = 10236
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2206 ; free virtual = 10236
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2188 ; free virtual = 10217
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2196 ; free virtual = 10224
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.96 seconds; current allocated memory: 59.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div2/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div2_fmul_32ns_32ns_32_8_max_dsp_1' to 'div2_fmul_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div2_fmul_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 59.581 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2189 ; free virtual = 10216
INFO: [SYSC 207-301] Generating SystemC RTL for div2.
INFO: [VHDL 208-304] Generating VHDL RTL for div2.
INFO: [VLOG 209-307] Generating Verilog RTL for div2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
