-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 21:51:23 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v3
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     106   87397      87403            0  0        ? 
    Design Total:                                    106   87397      87403            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()        96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,11)                                    10.000     0.000     10.000            9.000 1.035          1           0 
    mgc_add(10,0,9,0,10)                                     10.000     0.000     10.000            9.000 1.035          1           0 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          2           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(11,1,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          0           1 
    mgc_add(12,0,11,0,12)                                    12.000     0.000     12.000           11.000 1.065          2           2 
    mgc_add(20,0,1,1,21)                                     20.000     0.000     20.000           19.000 1.185          1           0 
    mgc_add(20,0,11,1,21)                                    20.000     0.000     20.000           19.000 1.185          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(8,0,2,1,9)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(9,0,8,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          53 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           4 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(9,2)                                              9.000     0.000      9.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,12)                                   608.000     1.000      0.000            0.000 3.790          1           1 
    mgc_mul(9,0,10,0,11)                                    608.000     1.000      0.000            0.000 3.751          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0           6 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           2 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           2 
    mgc_mux(20,1,2)                                          20.000     0.000     20.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0          12 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux(6,1,2)                                            6.000     0.000      6.000            0.000 0.080          0           1 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           2 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           1 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           3 
    mgc_mux1hot(10,7)                                        29.824     0.000     29.824            0.000 1.500          0           1 
    mgc_mux1hot(11,3)                                        15.910     0.000     15.910            0.000 0.550          0           1 
    mgc_mux1hot(12,3)                                        17.356     0.000     17.356            0.000 0.550          0           1 
    mgc_mux1hot(2,3)                                          2.893     0.000      2.893            0.000 0.550          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           2 
    mgc_mux1hot(8,3)                                         11.571     0.000     11.571            0.000 0.550          0           1 
    mgc_nand(10,2)                                           10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_nor(1,15)                                             3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          21 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0          41 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,11)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          36 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(2,2)                                               2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_or(8,2)                                               8.000     0.000      8.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0          10 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(12,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          11 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         8727.362     2.000   1058.000          130.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7910.3         10065.2          8736.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7910.3 (100%)  10056.2 (100%)   8727.4 (100%) 
      MUX:                 0.0           753.8   (7%)    694.8   (8%) 
      FUNC:             7910.3 (100%)   9152.3  (91%)   7817.6  (90%) 
      LOGIC:               0.0           150.0   (1%)    215.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             9.0   (0%)      9.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             9.0 (100%)      9.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:j#1.sva                                       32         Y           Y      VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:j#2.sva                                      
                                                                                         VEC_LOOP:j#3.sva                                      
                                                                                         VEC_LOOP:j.sva                                        
                                                                                         VEC_LOOP:j.sva#1                                      
                                                                                         VEC_LOOP:j#2.sva#1                                    
    VEC_LOOP:j#1.sva#1                                     32         Y           Y      VEC_LOOP:j#1.sva#1                                    
                                                                                         VEC_LOOP:j#3.sva#1                                    
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle:rsci.qa_d.bfwt(63:32)                          32         Y           Y      twiddle:rsci.qa_d.bfwt(63:32)                         
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    twiddle_h:rsci.qa_d.bfwt(63:32)                        32         Y           Y      twiddle_h:rsci.qa_d.bfwt(63:32)                       
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    VEC_LOOP:acc#10.cse#1.sva                              12         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    STAGE_LOOP:lshift.psp.sva                              11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    COMP_LOOP-1:twiddle_f:lshift.cse.sva                   10         Y           Y      COMP_LOOP-1:twiddle_f:lshift.cse.sva                  
    VEC_LOOP:acc#1.cse#2.sva(9:0)                          10         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP:k(10:2).sva                                   9         Y           Y      COMP_LOOP:k(10:2).sva                                 
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:acc#1.cse#2.sva(10)                            1         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc.psp.sva                                  
    VEC_LOOP:acc#1.cse#2.sva(11)                            1         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc.psp.sva                                  
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                                    1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt#1).cse                            1         Y                  reg(twiddle:rsci.oswt#1).cse                          
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle:rsci.bcwt#1                                     1                            twiddle:rsci.bcwt#1                                   
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    twiddle_h:rsci.bcwt#1                                   1                            twiddle_h:rsci.bcwt#1                                 
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                430            421         412 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615601
      Slack:      1.3843990000000002
      
      Path                                                                                 Startpoint                                                                         Endpoint                                           Delay  Slack  
      ------------------------------------------------------------------------------------ ---------------------------------------------------------------------------------- -------------------------------------------------- ------ ------
      1                                                                                    inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) mgc_reg_pos_1_0_0_1_1_0_0                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2              mgc_not_1                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                          0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                               
      2                                                                                    inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                mgc_reg_pos_1_0_0_1_1_1_1                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                          0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                               
      3                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 8.2956 1.7044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(30)#1                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(30)#1.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#42                                                  mgc_or_1_2                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/or.dcpl#33                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.6500 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.3200 8.2956 
                                                                                                                                                                                                                                               
      4                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 8.2956 1.7044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#2.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#42                                                  mgc_or_1_2                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/or.dcpl#33                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.6500 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.3200 8.2956 
                                                                                                                                                                                                                                               
      5                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(23)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(23).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      6                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(24)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(24).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      7                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(31)#2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(31)#2.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      8                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(32)#1                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(32)#1.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      9                                                                                    inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#2                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#2.itm                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      10                                                                                   inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(22)#2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(22)#2.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/or#170                                                 mgc_or_1_11                                                                                                                           1.1000 1.1000 
        inPlaceNTT_DIF_precomp:core/or#170.rmff                                                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro                                                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2                                  mgc_or_1_2                                                                                                                            0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                         Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                       slc(fsm_output)(0)#2.itm                                   10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                       or#120.rmff                                                 7.2500  2.7500          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                     or.tmp#11                                                   8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                   or#155.rmff                                                 8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt#1)                                                 slc(fsm_output)(2)#6.itm                                   10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                  and#174.itm                                                 6.0200  3.9800          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            slc(fsm_output)(37)#10.itm                                 10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                           or#170.rmff                                                 1.7044  8.2956          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                         or#172.rmff                                                 6.9050  3.0950          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                           7.4500  2.5500          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                   p:rsci.idat                                                10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out#1                                                     3.6052  6.3948          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:2))                                                   COMP_LOOP:k:COMP_LOOP:k:and.itm                             6.9800  3.0200          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                                        STAGE_LOOP:slc(z.out#1)(9-0)#1.itm                          8.1050  1.8950          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm       7.4400  2.5600          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm             7.4400  2.5600          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j#1)                                                        VEC_LOOP:j:and#1.itm                                        4.9750  5.0250          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20))                          VEC_LOOP:VEC_LOOP:mux.itm                                   4.2600  5.7400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                     z.out#8                                                     4.8850  5.1150          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j#1)#1                                                      z.out#4                                                     4.1600  5.8400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:VEC_LOOP:slc(z.out#7)(11).itm                      7.7550  2.2450          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)#1                                                    VEC_LOOP:VEC_LOOP:mux#4.itm                                 7.6750  2.3250          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)#2                                                    VEC_LOOP:VEC_LOOP:mux#5.itm                                 7.6750  2.3250          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                  6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                               9.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                            6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                          6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                      7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                       7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                 6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt#1)            COMP_LOOP:twiddle_f:nor#2.itm                               6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)         COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm       7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm        7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                              6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt#1)      COMP_LOOP:twiddle_help:nor#2.itm                            6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)   COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm  7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm   7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                                6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                   8.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                               run:rsc.rdy                                                 9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.adra                                                4.3850  5.6150          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.da                                                  8.3200  1.6800          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.wea                                                 6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.adrb                                                4.3850  5.6150          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.db                                                  8.3200  1.6800          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.web                                                 6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.triosy.lz                                           9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               p:rsc.triosy.lz                                             9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               r:rsc.triosy.lz                                             9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adra                                            3.1052  6.8948          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.da                                              9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.wea                                             9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adrb                                            3.1052  6.8948          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.db                                              9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.web                                             9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.triosy.lz                                       9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adra                                          3.1052  6.8948          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.da                                            9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.wea                                           9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adrb                                          3.1052  6.8948          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.db                                            9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.web                                           9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.triosy.lz                                     9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               complete:rsc.vld                                            9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        21     1 
    -                                                        12     2 
    -                                                        11     2 
    and                                                               
    -                                                         9     1 
    -                                                        32     1 
    -                                                         2     4 
    -                                                         1    54 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec                   
    -                                                        32     1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375                   
    -                                                        32     1 
    mul                                                               
    -                                                        12     1 
    -                                                        11     1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4                         
    -                                                        32     1 
    mux                                                               
    -                                                         8     2 
    -                                                         6     1 
    -                                                         4     2 
    -                                                        32    12 
    -                                                        20     1 
    -                                                         2     2 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1     6 
    mux1h                                                             
    -                                                         8     1 
    -                                                        32     2 
    -                                                         2     1 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     4 
    -                                                         1     3 
    nand                                                              
    -                                                        10     1 
    nor                                                               
    -                                                         1    28 
    not                                                               
    -                                                         8     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        10     1 
    -                                                         1    41 
    or                                                                
    -                                                         8     1 
    -                                                         2     2 
    -                                                         1    57 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     1 
    -                                                         4     1 
    -                                                        32    11 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1    22 
    
  End of Report
