
MatrixMul_TB: prepare
	iverilog -o ./output/design_MatrixMul_TB   ../test_bench/MatrixMul_tb.v
	vvp ./output/design_MatrixMul_TB



MatrixAdd_TB: prepare
	iverilog -o ./output/design_MatrixAdd_TB   ../test_bench/MatrixAdd_tb.v
	vvp ./output/design_MatrixAdd_TB


Main_TB: prepare
	iverilog -o ./output/design_Main_TB ../test_bench/Main_tb.v
	vvp ./output/design_Main_TB


RBMLayer_TB: prepare
	iverilog -o ./output/design_RBMLayer_TB ../test_bench/RBMLayer_tb.v
	vvp ./output/design_RBMLayer_TB

ClassifyLayer_TB: prepare
	iverilog -o ./output/design_ClassifyLayer_TB ../test_bench/ClassifyLayer_tb.v
	vvp ./output/design_ClassifyLayer_TB

Main_wave:
	gtkwave ./dumpFolder/Main.vcd &


Main_syth:
	yosys  -Q -T -s ./scripts/generate_main_netlist.tcl


Main_real_TB: prepare
	iverilog -o ./output/design_Main_Real_TB ../test_bench/Main_Real_tb.v
	vvp ./output/design_Main_Real_TB


vlib:
	vlib work


vsim_Main_TB: vlib
	vlog  ../test_bench/Main_tb.v
	vsim -c -do "run -all" test_Main

vsim_Main_Real_TB: vlib
	vlog ../test_bench/Main_Real_tb.v
	vsim -c  -do "run -all" test_Real_Main

vsim_RandomGenerator_TB: vlib
	vlog ../test_bench/RandomGenerator_tb.v
	vsim -c  -do "run -all" test_RandomGenerator

vsim_sigmoid_TB: vlib
	vlog ../test_bench/sigmoid_tb.v
	vsim -c -do "run -all" test_sigmoid

vsim_RBMLayer_TB: vlib
	vlog ../test_bench/RBMLayer_tb.v
	vsim -c -do "run -all" test_RBMLayer

vsim_MatrixAdd_TB: vlib
	vlog ../test_bench/MatrixAdd_tb.v
	vsim -c -do "run -all" test_MatrixAdd

vsim_MatrixMul_TB: vlib
	vlog ../test_bench/MatrixMul_tb.v
	vsim -c -do "run -all" test_MatrixMul
