// Seed: 1598228134
module module_0 (
    input tri id_0
    , id_7,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4
    , id_8,
    input tri1 id_5
);
endmodule
module module_1 #(
    parameter id_7 = 32'd15
) (
    output uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4,
    output tri1  id_5
);
  wire _id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  generate
    assign id_3 = id_2;
  endgenerate
  assign id_4 = id_2;
  assign id_4 = 1;
  assign id_3 = id_2;
  wire [id_7 : id_7] id_8;
  wire id_9;
  ;
endmodule
