// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Linear_HH_
#define _Linear_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "MatMul.h"
#include "AddBias.h"
#include "fifo_w512_d2_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w16_d2_A.h"
#include "fifo_w1_d2_A.h"
#include "start_for_AddBias_U0.h"

namespace ap_rtl {

struct Linear : public sc_module {
    // Port declarations 32
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<512> > in_r_TDATA;
    sc_in< sc_lv<8> > in_r_TID;
    sc_in< sc_lv<8> > in_r_TDEST;
    sc_in< sc_lv<16> > in_r_TUSER;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_out< sc_lv<512> > out_V_data_V_din;
    sc_in< sc_logic > out_V_data_V_full_n;
    sc_out< sc_logic > out_V_data_V_write;
    sc_out< sc_lv<8> > out_V_id_V_din;
    sc_in< sc_logic > out_V_id_V_full_n;
    sc_out< sc_logic > out_V_id_V_write;
    sc_out< sc_lv<8> > out_V_dest_V_din;
    sc_in< sc_logic > out_V_dest_V_full_n;
    sc_out< sc_logic > out_V_dest_V_write;
    sc_out< sc_lv<16> > out_V_user_V_din;
    sc_in< sc_logic > out_V_user_V_full_n;
    sc_out< sc_logic > out_V_user_V_write;
    sc_out< sc_lv<1> > out_V_last_V_din;
    sc_in< sc_logic > out_V_last_V_full_n;
    sc_out< sc_logic > out_V_last_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Linear(sc_module_name name);
    SC_HAS_PROCESS(Linear);

    ~Linear();

    sc_trace_file* mVcdFile;

    MatMul* MatMul_U0;
    AddBias* AddBias_U0;
    fifo_w512_d2_A* pipe_V_data_V_U;
    fifo_w8_d2_A* pipe_V_id_V_U;
    fifo_w8_d2_A* pipe_V_dest_V_U;
    fifo_w16_d2_A* pipe_V_user_V_U;
    fifo_w1_d2_A* pipe_V_last_V_U;
    start_for_AddBias_U0* start_for_AddBias_U0_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > MatMul_U0_ap_start;
    sc_signal< sc_logic > MatMul_U0_start_out;
    sc_signal< sc_logic > MatMul_U0_start_write;
    sc_signal< sc_lv<512> > MatMul_U0_c_V_data_V_din;
    sc_signal< sc_logic > MatMul_U0_c_V_data_V_write;
    sc_signal< sc_lv<8> > MatMul_U0_c_V_id_V_din;
    sc_signal< sc_logic > MatMul_U0_c_V_id_V_write;
    sc_signal< sc_lv<8> > MatMul_U0_c_V_dest_V_din;
    sc_signal< sc_logic > MatMul_U0_c_V_dest_V_write;
    sc_signal< sc_lv<16> > MatMul_U0_c_V_user_V_din;
    sc_signal< sc_logic > MatMul_U0_c_V_user_V_write;
    sc_signal< sc_lv<1> > MatMul_U0_c_V_last_V_din;
    sc_signal< sc_logic > MatMul_U0_c_V_last_V_write;
    sc_signal< sc_logic > MatMul_U0_in_r_TREADY;
    sc_signal< sc_logic > MatMul_U0_ap_done;
    sc_signal< sc_logic > MatMul_U0_ap_ready;
    sc_signal< sc_logic > MatMul_U0_ap_idle;
    sc_signal< sc_logic > MatMul_U0_ap_continue;
    sc_signal< sc_logic > AddBias_U0_ap_start;
    sc_signal< sc_logic > AddBias_U0_ap_done;
    sc_signal< sc_logic > AddBias_U0_ap_continue;
    sc_signal< sc_logic > AddBias_U0_ap_idle;
    sc_signal< sc_logic > AddBias_U0_ap_ready;
    sc_signal< sc_logic > AddBias_U0_in_V_data_V_read;
    sc_signal< sc_logic > AddBias_U0_in_V_id_V_read;
    sc_signal< sc_logic > AddBias_U0_in_V_dest_V_read;
    sc_signal< sc_logic > AddBias_U0_in_V_user_V_read;
    sc_signal< sc_logic > AddBias_U0_in_V_last_V_read;
    sc_signal< sc_lv<512> > AddBias_U0_out_V_data_V_din;
    sc_signal< sc_logic > AddBias_U0_out_V_data_V_write;
    sc_signal< sc_lv<8> > AddBias_U0_out_V_id_V_din;
    sc_signal< sc_logic > AddBias_U0_out_V_id_V_write;
    sc_signal< sc_lv<8> > AddBias_U0_out_V_dest_V_din;
    sc_signal< sc_logic > AddBias_U0_out_V_dest_V_write;
    sc_signal< sc_lv<16> > AddBias_U0_out_V_user_V_din;
    sc_signal< sc_logic > AddBias_U0_out_V_user_V_write;
    sc_signal< sc_lv<1> > AddBias_U0_out_V_last_V_din;
    sc_signal< sc_logic > AddBias_U0_out_V_last_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > pipe_V_data_V_full_n;
    sc_signal< sc_lv<512> > pipe_V_data_V_dout;
    sc_signal< sc_logic > pipe_V_data_V_empty_n;
    sc_signal< sc_logic > pipe_V_id_V_full_n;
    sc_signal< sc_lv<8> > pipe_V_id_V_dout;
    sc_signal< sc_logic > pipe_V_id_V_empty_n;
    sc_signal< sc_logic > pipe_V_dest_V_full_n;
    sc_signal< sc_lv<8> > pipe_V_dest_V_dout;
    sc_signal< sc_logic > pipe_V_dest_V_empty_n;
    sc_signal< sc_logic > pipe_V_user_V_full_n;
    sc_signal< sc_lv<16> > pipe_V_user_V_dout;
    sc_signal< sc_logic > pipe_V_user_V_empty_n;
    sc_signal< sc_logic > pipe_V_last_V_full_n;
    sc_signal< sc_lv<1> > pipe_V_last_V_dout;
    sc_signal< sc_logic > pipe_V_last_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_AddBias_U0_din;
    sc_signal< sc_logic > start_for_AddBias_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AddBias_U0_dout;
    sc_signal< sc_logic > start_for_AddBias_U0_empty_n;
    sc_signal< sc_logic > AddBias_U0_start_full_n;
    sc_signal< sc_logic > AddBias_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<512> ap_const_lv512_lc_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AddBias_U0_ap_continue();
    void thread_AddBias_U0_ap_start();
    void thread_AddBias_U0_start_full_n();
    void thread_AddBias_U0_start_write();
    void thread_MatMul_U0_ap_continue();
    void thread_MatMul_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_in_r_TREADY();
    void thread_internal_ap_ready();
    void thread_out_V_data_V_din();
    void thread_out_V_data_V_write();
    void thread_out_V_dest_V_din();
    void thread_out_V_dest_V_write();
    void thread_out_V_id_V_din();
    void thread_out_V_id_V_write();
    void thread_out_V_last_V_din();
    void thread_out_V_last_V_write();
    void thread_out_V_user_V_din();
    void thread_out_V_user_V_write();
    void thread_real_start();
    void thread_start_for_AddBias_U0_din();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
