{"vcs1":{"timestamp_begin":1677541204.423290656, "rt":0.41, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1677541204.892874801, "rt":0.43, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1677541205.377843237, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677541204.143754490}
{"VCS_COMP_START_TIME": 1677541204.143754490}
{"VCS_COMP_END_TIME": 1677541205.649778272}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 238980}}
