/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2016
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *     dcl_pmic6335_sw.h
 *
 * Project:
 * --------
 *     MOLY Software
 *
 * Description:
 * ------------
 *     This file is for PMIC 6335
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 * HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef __DCL_PMIC6335_SW_H_STRUCT__
#define __DCL_PMIC6335_SW_H_STRUCT__

#include "dcl_pmic_features.h"

#ifdef PMIC_6335_REG_API

// Combinational functions
extern void pmic6335_customization_init(void);

typedef enum
{
    MT6335_HWCID,
    MT6335_SWCID,
    MT6335_RG_SRCLKEN_IN0_EN,
    MT6335_RG_SRCLKEN_IN1_EN,
    MT6335_RG_SRCLKEN_IN0_HW_MODE,
    MT6335_RG_SRCLKEN_IN1_HW_MODE,
    MT6335_RG_BUCK_VMD1_EN,
    MT6335_RG_BUCK_VMD1_LP,
    MT6335_RG_BUCK_VMD1_VOSEL,
    MT6335_RG_BUCK_VMD1_VOSEL_SLEEP,
    MT6335_RG_BUCK_VMD1_SW_OP_EN,
    MT6335_RG_BUCK_VMD1_HW0_OP_EN,
    MT6335_RG_BUCK_VMD1_HW1_OP_EN,
    MT6335_RG_BUCK_VMD1_HW2_OP_EN,
    MT6335_RG_BUCK_VMD1_OP_EN_SET,
    MT6335_RG_BUCK_VMD1_OP_EN_CLR,
    MT6335_RG_BUCK_VMD1_HW0_OP_CFG,
    MT6335_RG_BUCK_VMD1_HW1_OP_CFG,
    MT6335_RG_BUCK_VMD1_HW2_OP_CFG,
    MT6335_RG_BUCK_VMD1_ON_OP,
    MT6335_RG_BUCK_VMD1_LP_OP,
    MT6335_RG_BUCK_VMD1_OP_CFG_SET,
    MT6335_RG_BUCK_VMD1_OP_CFG_CLR,
    MT6335_DA_NI_VMD1_VOSEL,
    MT6335_DA_NI_VMD1_VOSEL_GRAY,
    MT6335_DA_QI_VMD1_EN,
    MT6335_RG_BUCK_VMODEM_EN,
    MT6335_RG_BUCK_VMODEM_LP,
    MT6335_RG_BUCK_VMODEM_VOSEL,
    MT6335_RG_BUCK_VMODEM_VOSEL_SLEEP,
    MT6335_RG_BUCK_VMODEM_SW_OP_EN,
    MT6335_RG_BUCK_VMODEM_HW0_OP_EN,
    MT6335_RG_BUCK_VMODEM_HW1_OP_EN,
    MT6335_RG_BUCK_VMODEM_HW2_OP_EN,
    MT6335_RG_BUCK_VMODEM_OP_EN_SET,
    MT6335_RG_BUCK_VMODEM_OP_EN_CLR,
    MT6335_RG_BUCK_VMODEM_HW0_OP_CFG,
    MT6335_RG_BUCK_VMODEM_HW1_OP_CFG,
    MT6335_RG_BUCK_VMODEM_HW2_OP_CFG,
    MT6335_RG_BUCK_VMODEM_ON_OP,
    MT6335_RG_BUCK_VMODEM_LP_OP,
    MT6335_RG_BUCK_VMODEM_OP_CFG_SET,
    MT6335_RG_BUCK_VMODEM_OP_CFG_CLR,
    MT6335_DA_NI_VMODEM_VOSEL,
    MT6335_DA_NI_VMODEM_VOSEL_GRAY,
    MT6335_DA_QI_VMODEM_EN,
    MT6335_RG_BUCK_VPA1_EN,
    MT6335_RG_BUCK_VPA1_VOSEL,
#if defined (DRV_PMIC_WRAP_ELBRUS_REG)
    MT6335_RG_BUCK_VPA2_EN,
    MT6335_RG_BUCK_VPA2_VOSEL,
#endif
    MT6335_RG_VMODEM_SLEEP_VOLTAGE,
    MT6335_RG_VMD1_SLEEP_VOLTAGE,
    MT6335_RG_VSRAM_VMD_SLEEP_VOLTAGE,
    MT6335_RG_VPA1_MODESET,
#if defined (DRV_PMIC_WRAP_ELBRUS_REG)
    MT6335_RG_VPA2_MODESET,
#endif
    MT6335_RG_VSIM1_SW_EN,
    MT6335_RG_VSIM1_SW_LP,
    MT6335_RG_VSIM1_SW_OP_EN,
    MT6335_RG_VSIM1_HW0_OP_EN,
    MT6335_RG_VSIM1_HW1_OP_EN,
    MT6335_RG_VSIM1_HW2_OP_EN,
    MT6335_RG_VSIM1_OP_EN_SET,
    MT6335_RG_VSIM1_OP_EN_CLR,
    MT6335_RG_VSIM1_HW0_OP_CFG,
    MT6335_RG_VSIM1_HW1_OP_CFG,
    MT6335_RG_VSIM1_HW2_OP_CFG,
    MT6335_RG_VSIM1_GO_ON_OP,
    MT6335_RG_VSIM1_GO_LP_OP,
    MT6335_RG_VSIM1_OP_CFG_SET,
    MT6335_RG_VSIM1_OP_CFG_CLR,
    MT6335_RG_VSIM1_OCFB_EN,
    MT6335_RG_VSIM2_SW_EN,
    MT6335_RG_VSIM2_SW_LP,
    MT6335_RG_VSIM2_SW_OP_EN,
    MT6335_RG_VSIM2_HW0_OP_EN,
    MT6335_RG_VSIM2_HW1_OP_EN,
    MT6335_RG_VSIM2_HW2_OP_EN,
    MT6335_RG_VSIM2_OP_EN_SET,
    MT6335_RG_VSIM2_OP_EN_CLR,
    MT6335_RG_VSIM2_HW0_OP_CFG,
    MT6335_RG_VSIM2_HW1_OP_CFG,
    MT6335_RG_VSIM2_HW2_OP_CFG,
    MT6335_RG_VSIM2_GO_ON_OP,
    MT6335_RG_VSIM2_GO_LP_OP,
    MT6335_RG_VSIM2_OP_CFG_SET,
    MT6335_RG_VSIM2_OP_CFG_CLR,
    MT6335_RG_VSIM2_OCFB_EN,
    MT6335_RG_VMIPI_SW_EN,
    MT6335_RG_VMIPI_SW_LP,
    MT6335_RG_VMIPI_SW_OP_EN,
    MT6335_RG_VMIPI_HW0_OP_EN,
    MT6335_RG_VMIPI_HW1_OP_EN,
    MT6335_RG_VMIPI_HW2_OP_EN,
    MT6335_RG_VMIPI_OP_EN_SET,
    MT6335_RG_VMIPI_OP_EN_CLR,
    MT6335_RG_VMIPI_HW0_OP_CFG,
    MT6335_RG_VMIPI_HW1_OP_CFG,
    MT6335_RG_VMIPI_HW2_OP_CFG,
    MT6335_RG_VMIPI_GO_ON_OP,
    MT6335_RG_VMIPI_GO_LP_OP,
    MT6335_RG_VMIPI_OP_CFG_SET,
    MT6335_RG_VMIPI_OP_CFG_CLR,
    MT6335_RG_VFE28_SW_EN,
    MT6335_RG_VFE28_SW_LP,
    MT6335_RG_VFE28_SW_OP_EN,
    MT6335_RG_VFE28_HW0_OP_EN,
    MT6335_RG_VFE28_HW1_OP_EN,
    MT6335_RG_VFE28_HW2_OP_EN,
    MT6335_RG_VFE28_OP_EN_SET,
    MT6335_RG_VFE28_OP_EN_CLR,
    MT6335_RG_VFE28_HW0_OP_CFG,
    MT6335_RG_VFE28_HW1_OP_CFG,
    MT6335_RG_VFE28_HW2_OP_CFG,
    MT6335_RG_VFE28_GO_ON_OP,
    MT6335_RG_VFE28_GO_LP_OP,
    MT6335_RG_VFE28_OP_CFG_SET,
    MT6335_RG_VFE28_OP_CFG_CLR,
    MT6335_RG_VRF18_1_SW_EN,
    MT6335_RG_VRF18_1_SW_LP,
    MT6335_RG_VRF18_1_SW_OP_EN,
    MT6335_RG_VRF18_1_HW0_OP_EN,
    MT6335_RG_VRF18_1_HW1_OP_EN,
    MT6335_RG_VRF18_1_HW2_OP_EN,
    MT6335_RG_VRF18_1_OP_EN_SET,
    MT6335_RG_VRF18_1_OP_EN_CLR,
    MT6335_RG_VRF18_1_HW0_OP_CFG,
    MT6335_RG_VRF18_1_HW1_OP_CFG,
    MT6335_RG_VRF18_1_HW2_OP_CFG,
    MT6335_RG_VRF18_1_GO_ON_OP,
    MT6335_RG_VRF18_1_GO_LP_OP,
    MT6335_RG_VRF18_1_OP_CFG_SET,
    MT6335_RG_VRF18_1_OP_CFG_CLR,
    MT6335_RG_VRF18_2_SW_EN,
    MT6335_RG_VRF18_2_SW_LP,
    MT6335_RG_VRF18_2_SW_OP_EN,
    MT6335_RG_VRF18_2_HW0_OP_EN,
    MT6335_RG_VRF18_2_HW1_OP_EN,
    MT6335_RG_VRF18_2_HW2_OP_EN,
    MT6335_RG_VRF18_2_OP_EN_SET,
    MT6335_RG_VRF18_2_OP_EN_CLR,
    MT6335_RG_VRF18_2_HW0_OP_CFG,
    MT6335_RG_VRF18_2_HW1_OP_CFG,
    MT6335_RG_VRF18_2_HW2_OP_CFG,
    MT6335_RG_VRF18_2_GO_ON_OP,
    MT6335_RG_VRF18_2_GO_LP_OP,
    MT6335_RG_VRF18_2_OP_CFG_SET,
    MT6335_RG_VRF18_2_OP_CFG_CLR,
    MT6335_RG_VRF12_SW_EN,
    MT6335_RG_VRF12_SW_LP,
    MT6335_RG_VRF12_SW_OP_EN,
    MT6335_RG_VRF12_HW0_OP_EN,
    MT6335_RG_VRF12_HW1_OP_EN,
    MT6335_RG_VRF12_HW2_OP_EN,
    MT6335_RG_VRF12_OP_EN_SET,
    MT6335_RG_VRF12_OP_EN_CLR,
    MT6335_RG_VRF12_HW0_OP_CFG,
    MT6335_RG_VRF12_HW1_OP_CFG,
    MT6335_RG_VRF12_HW2_OP_CFG,
    MT6335_RG_VRF12_GO_ON_OP,
    MT6335_RG_VRF12_GO_LP_OP,
    MT6335_RG_VRF12_OP_CFG_SET,
    MT6335_RG_VRF12_OP_CFG_CLR,
    MT6335_RG_VSRAM_VMD_SW_EN,
    MT6335_RG_VSRAM_VMD_SW_LP,
    MT6335_RG_VSRAM_VMD_VOSEL,
    MT6335_RG_VSRAM_VMD_VOSEL_SLEEP,
    MT6335_RG_VSRAM_VMD_SW_OP_EN,
    MT6335_RG_VSRAM_VMD_HW0_OP_EN,
    MT6335_RG_VSRAM_VMD_HW1_OP_EN,
    MT6335_RG_VSRAM_VMD_HW2_OP_EN,
    MT6335_RG_VSRAM_VMD_OP_EN_SET,
    MT6335_RG_VSRAM_VMD_OP_EN_CLR,
    MT6335_RG_VSRAM_VMD_HW0_OP_CFG,
    MT6335_RG_VSRAM_VMD_HW1_OP_CFG,
    MT6335_RG_VSRAM_VMD_HW2_OP_CFG,
    MT6335_RG_VSRAM_VMD_GO_ON_OP,
    MT6335_RG_VSRAM_VMD_GO_LP_OP,
    MT6335_RG_VSRAM_VMD_OP_CFG_SET,
    MT6335_RG_VSRAM_VMD_OP_CFG_CLR,
    MT6335_DA_NI_VSRAM_VMD_VOSEL_GRAY,
    MT6335_DA_NI_VSRAM_VMD_VOSEL,
    MT6335_DA_QI_VSRAM_VMD_EN,
    MT6335_RG_VXO22_VOSEL,
    MT6335_RG_VSIM1_VOSEL,
    MT6335_RG_VSIM2_VOSEL,
#if 0 /* not export */
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
    MT6335_AUXADC_ADC_OUT_CH7_BY_MD,
    MT6335_AUXADC_ADC_RDY_CH7_BY_MD,
    MT6335_AUXADC_RQST1_SET,
    MT6335_AUXADC_RQST1_CLR,
}PMIC6335_FLAGS_LIST_ENUM;

#endif // #ifdef PMIC_6335_REG_API
#endif // #ifndef __DCL_PMIC6335_SW_H_STRUCT__

