// Seed: 986207498
module module_0 ();
  reg id_1;
  assign id_1 = -1'b0;
  parameter id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic id_3;
  ;
  always id_1 <= -1;
  logic id_4;
  wire [1 : -1] id_5;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  wire id_4, id_5;
  logic id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
