   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"osal.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  19              		.align	1
  20              		.p2align 4,,15
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_SetPriority:
  26              	.LFB115:
  27              		.file 1 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @file     core_cm7.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @version  V5.1.6
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @date     04. June 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if   defined ( __ICCARM__ )
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__clang__)
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include <stdint.h>
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Unions are used for effective representation of core registers.
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 CMSIS definitions
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup Cortex_M7
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_version.h"
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CMSIS CM7 definitions */
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __NVIC_PRIO_BITS        4    
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef enum {
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   NonMaskableInt_IRQn         = -14,
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HardFault_IRQn              = -13,
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MemoryManagement_IRQn       = -12,
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   BusFault_IRQn               = -11,
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UsageFault_IRQn             = -10,
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SVCall_IRQn                 = -5,
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DebugMonitor_IRQn           = -4,
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PendSV_IRQn                 = -2,
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick_IRQn                = -1,
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /********* SR5E1 specific interrupt handler *************/
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   WWDG_IRQn                    = 0,
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_ALARM_IRQn               = 1,
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_WKPU_IRQn                = 3,
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FLASH_IRQn                   = 4,
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RCC_IRQn                     = 5,
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI0_IRQn                   = 6,
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI1_IRQn                   = 7,
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI2_IRQn                   = 8,
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI3_IRQn                   = 9,
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI4_IRQn                   = 10,
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM0_IRQn            = 11,
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM1_IRQn            = 12,
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM2_IRQn            = 13,
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM3_IRQn            = 14,
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM4_IRQn            = 15,
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM5_IRQn            = 16,
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM6_IRQn            = 17,
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM7_IRQn            = 18,
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM15_IRQn                   = 19,
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM16_IRQn                   = 20,
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_BRK_IRQn                = 24,
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_UP_IRQn                 = 25,
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_TRG_COM_IRQn            = 26,
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_CC_IRQn                 = 27,
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM2_IRQn                    = 28,
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM3_IRQn                    = 29,
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM4_IRQn                    = 30,
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_EV_IRQn                 = 31,
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_ER_IRQn                 = 32,
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_EV_IRQn                 = 33,
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_ER_IRQn                 = 34,
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI1_IRQn                    = 35,
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI2_IRQn                    = 36,
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART1_IRQn                   = 37,
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART2_IRQn                   = 38,
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART3_IRQn                   = 39,
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI9_5_IRQn                 = 40,
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI15_10_IRQn               = 41,
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_BRK_IRQn                = 43,
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_UP_IRQn                 = 44,
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_TRG_COM_IRQn            = 45,
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_CC_IRQn                 = 46,
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM5_IRQn                    = 47,
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM6_IRQn                    = 48,
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM7_IRQn                    = 49,
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM_TS_IRQn                  = 50,
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI3_IRQn                    = 51,
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI4_IRQn                    = 52,
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM0_IRQn            = 56,
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM1_IRQn            = 57,
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM2_IRQn            = 58,
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM3_IRQn            = 59,
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM4_IRQn            = 60,
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM5_IRQn            = 61,
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM6_IRQn            = 62,
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM7_IRQn            = 63,
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMAMUX1_OVR_IRQn             = 64,
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_MASTER_INT_IRQn       = 67,
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMA_INT_IRQn         = 68,
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMB_INT_IRQn         = 69,
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMC_INT_IRQn         = 70,
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMD_INT_IRQn         = 71,
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIME_INT_IRQn         = 72,
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIM_FLT_INT_IRQn      = 73,
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMF_INT_IRQn         = 74,
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FPU_IRQn                     = 81,
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT0_IRQn            = 84,
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT1_IRQn            = 85,
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_1_DMU_INT_IRQn          = 86,
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT0_IRQn            = 87,
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT1_IRQn            = 88,
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_2_DMU_INT_IRQn          = 89,
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT0_IRQn            = 90,
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT1_IRQn            = 91,
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_3_DMU_INT_IRQn          = 92,
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT0_IRQn            = 93,
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT1_IRQn            = 94,
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_4_DMU_INT_IRQn          = 95,
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORDIC_IRQn                  = 96,
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT1_IRQn               = 98,
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT2_IRQn               = 99,
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_MASTER_INT_IRQn       = 104,
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMA_INT_IRQn         = 105,
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMB_INT_IRQn         = 106,
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMC_INT_IRQn         = 107,
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMD_INT_IRQn         = 108,
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIME_INT_IRQn         = 109,
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIM_FLT_INT_IRQn      = 110,
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMF_INT_IRQn         = 111,
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   B_DAC1_IRQn                  = 120,
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC1_IRQn                    = 121,
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC2_IRQn                    = 122,
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC3_IRQn                    = 123,
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC4_IRQn                    = 124,
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_1_2_IRQn                = 129,
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_3_4_IRQn                = 130,
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_5_6_IRQn                = 131,
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_7_8_IRQn                = 132,
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC1_IRQn                    = 137,
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC2_IRQn                    = 138,
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC3_IRQn                    = 139,
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC4_IRQn                    = 140,
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC5_IRQn                    = 141,
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC1_IRQn                 = 145,
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC2_IRQn                 = 146,
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE2_SEV_IRQn               = 150,
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE1_SEV_IRQn               = 151,
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FCCU_INT_IRQn                = 154,
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   STCU_INT_IRQn                = 156, /* reserved? */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PMC_DIG_IRQn                 = 160,
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST0_15_IRQn             = 164,
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST16_31_IRQn            = 165,
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   JDC_IRQn                     = 168
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IRQn_Type;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __FPU_PRESENT 1
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined ( __CC_ARM )
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TARGET_FPU_VFP
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARM_FP
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __GNUC__ )
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __ICCARM__ )
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARMVFP__
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TI_ARM__ )
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TASKING__ )
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __FPU_VFP__
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __CSMC__ )
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CMSIS_GENERIC
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* check device defines and use defaults */
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __CM7_REV
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __CM7_REV               0x0000U
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __FPU_PRESENT
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_PRESENT             0U
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __MPU_PRESENT
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __MPU_PRESENT             0U
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __ICACHE_PRESENT
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __ICACHE_PRESENT          0U
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DCACHE_PRESENT
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DCACHE_PRESENT          0U
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DTCM_PRESENT
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DTCM_PRESENT            0U
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __VTOR_PRESENT
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __VTOR_PRESENT             1U
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li to specify the access to peripheral variables.
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* following defines should be used for structure members */
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group Cortex_M7 */
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 Register Abstraction
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Register contain:
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Register
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SCB Register
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Register
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Register
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core MPU Register
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core FPU Register
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Core Register type definitions.
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } APSR_Type;
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* APSR Register Definitions */
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IPSR_Type;
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IPSR Register Definitions */
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } xPSR_Type;
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* xPSR Register Definitions */
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CONTROL_Type;
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CONTROL Register Definitions */
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CORE */
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[24U];
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[24U];
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[24U];
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[24U];
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[56U];
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[644U];
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }  NVIC_Type;
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_NVIC */
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[93U];
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[15U];
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[1U];
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED6[1U];
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[5U];
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED8[1U];
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCB_Type;
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB CPUID Register Definitions */
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Control Register Definitions */
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configuration Control Register Definitions */
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Type Register Definitions */
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBP Control Register Definitions */
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* L1 Cache Control Register Definitions */
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< \dep
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< \dep
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Pos                 1U                                            /*!< SCB 
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Msk                (1UL << SCB_CACR_ECCDIS_Pos)                   /*!< SCB 
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBS Control Register Definitions */
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBSCR_INITCOUNT_Pos)           /*!< SCB 
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBSCR_TPRI_Pos)               /*!< SCB 
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBSCR_CTL_Pos*/)                /*!< SCB 
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCB */
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCnSCB_Type;
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Interrupt Controller Type Register Definitions */
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Control Register Definitions */
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SysTick_Type;
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Control / Status Register Definitions */
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Reload Register Definitions */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Current Register Definitions */
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Calibration Register Definitions */
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SysTick */
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  union
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[864U];
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[15U];
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[15U];
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[32U];
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[43U];
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[6U];
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } ITM_Type;
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Control Register Definitions */
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Lock Status Register Definitions */
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[1U];
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[1U];
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[981U];
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } DWT_Type;
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Control Register Definitions */
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT CPI Count Register Definitions */
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Sleep Count Register Definitions */
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT LSU Count Register Definitions */
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Function Register Definitions */
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[2U];
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[55U];
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[131U];
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[759U];
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[1U];
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[39U];
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[8U];
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } TPI_Type;
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI TRIGGER Register Definitions */
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVID Register Definitions */
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } MPU_Type;
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Type Register Definitions */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Control Register Definitions */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Number Register Definitions */
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Base Address Register Definitions */
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_MPU */
1654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } FPU_Type;
1677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_FPU */
1767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CoreDebug_Type;
1786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted value.
1886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted bit field value.
1894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Memory mapping of Core Hardware */
1908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
1930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} */
1935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
1939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                Hardware Abstraction Layer
1940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Function Interface contains:
1941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Functions
1942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Functions
1943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Functions
1944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register Access Functions
1945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
1946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
2000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Priority Grouping
2004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
2005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            Only values from 0..7 are used.
2007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            In case of a conflict between priority grouping and available
2008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
2010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
2012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t reg_value;
2014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
2017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
2018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  (reg_value                                   |
2019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SCB->AIRCR =  reg_value;
2022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Priority Grouping
2027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
2028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
2031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Enable Interrupt
2038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
2039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
2043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
2047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
2049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Interrupt Enable status
2055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
2056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt is not enabled.
2058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt is enabled.
2059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
2062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Disable Interrupt
2076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
2077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
2081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __DSB();
2086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __ISB();
2087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Pending Interrupt
2093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
2094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not pending.
2096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is pending.
2097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
2100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Pending Interrupt
2114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
2115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
2119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Clear Pending Interrupt
2129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
2130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
2134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Active Interrupt
2144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not active.
2147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is active.
2148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Interrupt Priority
2165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]  priority  Priority to set.
2170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  28              		.loc 1 2173 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  35 0002 0346     		mov	r3, r0
  36 0004 0091     		str	r1, [sp]
  37 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
2174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  38              		.loc 1 2174 6
  39 000a BDF90630 		ldrsh	r3, [sp, #6]
  40 000e 002B     		cmp	r3, #0
  41 0010 0ADB     		blt	.L2
2175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
  42              		.loc 1 2176 49
  43 0012 009B     		ldr	r3, [sp]
  44 0014 DAB2     		uxtb	r2, r3
  45              		.loc 1 2176 9
  46 0016 0C49     		ldr	r1, .L5
  47              		.loc 1 2176 15
  48 0018 BDF90630 		ldrsh	r3, [sp, #6]
  49              		.loc 1 2176 49
  50 001c 1201     		lsls	r2, r2, #4
  51 001e D2B2     		uxtb	r2, r2
  52              		.loc 1 2176 47
  53 0020 0B44     		add	r3, r3, r1
  54 0022 83F80023 		strb	r2, [r3, #768]
2177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
  55              		.loc 1 2182 1
  56 0026 0BE0     		b	.L4
  57              	.L2:
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
  58              		.loc 1 2180 49
  59 0028 009B     		ldr	r3, [sp]
  60 002a DAB2     		uxtb	r2, r3
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
  61              		.loc 1 2180 8
  62 002c 0749     		ldr	r1, .L5+4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
  63              		.loc 1 2180 33
  64 002e BDF80630 		ldrh	r3, [sp, #6]
  65 0032 03F00F03 		and	r3, r3, #15
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
  66              		.loc 1 2180 41
  67 0036 043B     		subs	r3, r3, #4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
  68              		.loc 1 2180 49
  69 0038 1201     		lsls	r2, r2, #4
  70 003a D2B2     		uxtb	r2, r2
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
  71              		.loc 1 2180 47
  72 003c 0B44     		add	r3, r3, r1
  73 003e 1A76     		strb	r2, [r3, #24]
  74              	.L4:
  75              		.loc 1 2182 1
  76 0040 00BF     		nop
  77 0042 02B0     		add	sp, sp, #8
  78              		.cfi_def_cfa_offset 0
  79              		@ sp needed
  80 0044 7047     		bx	lr
  81              	.L6:
  82 0046 00BF     		.align	2
  83              	.L5:
  84 0048 00E100E0 		.word	-536813312
  85 004c 00ED00E0 		.word	-536810240
  86              		.cfi_endproc
  87              	.LFE115:
  89              		.section	.text.SysTick_Config,"ax",%progbits
  90              		.align	1
  91              		.p2align 4,,15
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	SysTick_Config:
  97              	.LFB142:
2183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Interrupt Priority
2187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             Interrupt Priority.
2192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Encode Priority
2210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            preemptive priority value, and subpriority value.
2212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            In case of a conflict between priority grouping and available
2213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PreemptPriorityBits;
2223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t SubPriorityBits;
2224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return (
2229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****          );
2232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Decode Priority
2237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            preemptive priority value and subpriority value.
2239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            In case of a conflict between priority grouping and available
2240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PreemptPriorityBits;
2250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t SubPriorityBits;
2251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Interrupt Vector
2262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            VTOR must been relocated to SRAM before.
2266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]   IRQn      Interrupt number
2267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __DSB();
2274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Interrupt Vector
2279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return                 Address of interrupt handler function
2284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   System Reset
2294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                                                                        buffered write are completed
2300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   for(;;)                                                           /* wait until reset */
2306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __NOP();
2308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################  MPU functions  #################################### */
2315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "mpu_armv7.h"
2319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
2321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################  FPU functions  #################################### */
2324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Function that provides FPU type.
2328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
2329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   get FPU type
2333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details returns the FPU type
2334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \returns
2335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    - \b  0: No FPU
2336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    - \b  1: Single precision FPU
2337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    - \b  2: Double + Single precision FPU
2338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t mvfr0;
2342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   mvfr0 = SCB->MVFR0;
2344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return 1U;           /* Single precision FPU */
2351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return 0U;           /* No FPU */
2355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################  Cache functions  #################################### */
2362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
2364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
2365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cachel1_armv7.h"
2366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
2367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##################################    SysTick function  ########################################
2370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Functions that configure the System.
2374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
2375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __Vendor_SysTickConfig 0
2377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   System Tick Configuration
2381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            Counter is in free running mode to generate periodic interrupts.
2383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return          0  Function succeeded.
2385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return          1  Function failed.
2386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            must contain a vendor-specific implementation of this function.
2389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  98              		.loc 1 2391 1
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 8
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102 0000 00B5     		push	{lr}
 103              		.cfi_def_cfa_offset 4
 104              		.cfi_offset 14, -4
 105 0002 83B0     		sub	sp, sp, #12
 106              		.cfi_def_cfa_offset 16
 107 0004 0190     		str	r0, [sp, #4]
2392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 108              		.loc 1 2392 14
 109 0006 019B     		ldr	r3, [sp, #4]
 110 0008 013B     		subs	r3, r3, #1
 111              		.loc 1 2392 6
 112 000a B3F1807F 		cmp	r3, #16777216
 113 000e 01D3     		bcc	.L8
2393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return (1UL);                                                   /* Reload value impossible */
 114              		.loc 1 2394 12
 115 0010 0123     		movs	r3, #1
 116 0012 0FE0     		b	.L9
 117              	.L8:
2395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 118              		.loc 1 2397 10
 119 0014 094A     		ldr	r2, .L10
 120              		.loc 1 2397 20
 121 0016 019B     		ldr	r3, [sp, #4]
 122 0018 013B     		subs	r3, r3, #1
 123              		.loc 1 2397 18
 124 001a 5360     		str	r3, [r2, #4]
2398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 125              		.loc 1 2398 3
 126 001c 0F21     		movs	r1, #15
 127 001e 4FF0FF30 		mov	r0, #-1
 128 0022 FFF7FEFF 		bl	__NVIC_SetPriority
2399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 129              		.loc 1 2399 10
 130 0026 054B     		ldr	r3, .L10
 131              		.loc 1 2399 18
 132 0028 0022     		movs	r2, #0
 133 002a 9A60     		str	r2, [r3, #8]
2400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 134              		.loc 1 2400 10
 135 002c 034B     		ldr	r3, .L10
 136              		.loc 1 2400 18
 137 002e 0722     		movs	r2, #7
 138 0030 1A60     		str	r2, [r3]
2401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                    SysTick_CTRL_TICKINT_Msk   |
2402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return (0UL);                                                     /* Function successful */
 139              		.loc 1 2403 10
 140 0032 0023     		movs	r3, #0
 141              	.L9:
2404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 142              		.loc 1 2404 1
 143 0034 1846     		mov	r0, r3
 144 0036 03B0     		add	sp, sp, #12
 145              		.cfi_def_cfa_offset 4
 146              		@ sp needed
 147 0038 5DF804FB 		ldr	pc, [sp], #4
 148              	.L11:
 149              		.align	2
 150              	.L10:
 151 003c 10E000E0 		.word	-536813552
 152              		.cfi_endproc
 153              	.LFE142:
 155              		.global	osal_tick_cnt
 156              		.section	.bss.osal_tick_cnt,"aw",%nobits
 157              		.align	2
 160              	osal_tick_cnt:
 161 0000 00000000 		.space	4
 162              		.section	.bss.osal_ticks_per_sec,"aw",%nobits
 163              		.align	2
 166              	osal_ticks_per_sec:
 167 0000 00000000 		.space	4
 168              		.section	.text.osal_inc_tick,"ax",%progbits
 169              		.align	1
 170              		.p2align 4,,15
 171              		.global	osal_inc_tick
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 176              	osal_inc_tick:
 177              	.LFB409:
 178              		.file 2 "Modules/OS/OSAL/src/osal.c"
   1:Modules/OS/OSAL/src/osal.c **** /****************************************************************************
   2:Modules/OS/OSAL/src/osal.c ****  *
   3:Modules/OS/OSAL/src/osal.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/OS/OSAL/src/osal.c ****  *
   5:Modules/OS/OSAL/src/osal.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/OS/OSAL/src/osal.c ****  * terms SLA0098 at www.st.com.
   7:Modules/OS/OSAL/src/osal.c ****  *
   8:Modules/OS/OSAL/src/osal.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/OS/OSAL/src/osal.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/OS/OSAL/src/osal.c ****  *
  11:Modules/OS/OSAL/src/osal.c ****  *****************************************************************************/
  12:Modules/OS/OSAL/src/osal.c **** /**
  13:Modules/OS/OSAL/src/osal.c ****  * @file    osal.c
  14:Modules/OS/OSAL/src/osal.c ****  * @brief   Operating System Abstraction Layer module source file.
  15:Modules/OS/OSAL/src/osal.c ****  *
  16:Modules/OS/OSAL/src/osal.c ****  * @addtogroup OS
  17:Modules/OS/OSAL/src/osal.c ****  * @addtogroup OSAL
  18:Modules/OS/OSAL/src/osal.c ****  * @ingroup OS
  19:Modules/OS/OSAL/src/osal.c ****  * @{
  20:Modules/OS/OSAL/src/osal.c ****  */
  21:Modules/OS/OSAL/src/osal.c **** 
  22:Modules/OS/OSAL/src/osal.c **** #include <osal.h>
  23:Modules/OS/OSAL/src/osal.c **** #include <clock.h>
  24:Modules/OS/OSAL/src/osal.c **** 
  25:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  26:Modules/OS/OSAL/src/osal.c **** /* Module local definitions.                                                 */
  27:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  28:Modules/OS/OSAL/src/osal.c **** 
  29:Modules/OS/OSAL/src/osal.c **** /**
  30:Modules/OS/OSAL/src/osal.c ****  * @brief   OSAL Tick counter
  31:Modules/OS/OSAL/src/osal.c ****  */
  32:Modules/OS/OSAL/src/osal.c **** volatile uint32_t osal_tick_cnt;
  33:Modules/OS/OSAL/src/osal.c **** 
  34:Modules/OS/OSAL/src/osal.c **** /**
  35:Modules/OS/OSAL/src/osal.c ****  * @brief   OSAL Tick frequency
  36:Modules/OS/OSAL/src/osal.c ****  * @details Number of ticks per second.
  37:Modules/OS/OSAL/src/osal.c ****  */
  38:Modules/OS/OSAL/src/osal.c **** static uint32_t osal_ticks_per_sec;
  39:Modules/OS/OSAL/src/osal.c **** 
  40:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  41:Modules/OS/OSAL/src/osal.c **** /* Module exported variables.                                                */
  42:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  43:Modules/OS/OSAL/src/osal.c **** 
  44:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  45:Modules/OS/OSAL/src/osal.c **** /* Module local variables.                                                   */
  46:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  47:Modules/OS/OSAL/src/osal.c **** 
  48:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  49:Modules/OS/OSAL/src/osal.c **** /* Module local functions.                                                   */
  50:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
  51:Modules/OS/OSAL/src/osal.c **** 
  52:Modules/OS/OSAL/src/osal.c **** /**
  53:Modules/OS/OSAL/src/osal.c ****  * @brief   Increments the number of ticks
  54:Modules/OS/OSAL/src/osal.c ****  * @details This function increments the number of ticks each time an interrupt
  55:Modules/OS/OSAL/src/osal.c ****  *          occurs.
  56:Modules/OS/OSAL/src/osal.c ****  *
  57:Modules/OS/OSAL/src/osal.c ****  * @notapi
  58:Modules/OS/OSAL/src/osal.c ****  */
  59:Modules/OS/OSAL/src/osal.c **** void osal_inc_tick(void) {
 179              		.loc 2 59 26
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
  60:Modules/OS/OSAL/src/osal.c **** 
  61:Modules/OS/OSAL/src/osal.c ****     osal_tick_cnt++;
 184              		.loc 2 61 18
 185 0000 034B     		ldr	r3, .L13
 186 0002 1B68     		ldr	r3, [r3]
 187 0004 0133     		adds	r3, r3, #1
 188 0006 024A     		ldr	r2, .L13
 189 0008 1360     		str	r3, [r2]
  62:Modules/OS/OSAL/src/osal.c **** }
 190              		.loc 2 62 1
 191 000a 00BF     		nop
 192 000c 7047     		bx	lr
 193              	.L14:
 194 000e 00BF     		.align	2
 195              	.L13:
 196 0010 00000000 		.word	osal_tick_cnt
 197              		.cfi_endproc
 198              	.LFE409:
 200              		.section	.text.osal_init_systick,"ax",%progbits
 201              		.align	1
 202              		.p2align 4,,15
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	osal_init_systick:
 208              	.LFB410:
  63:Modules/OS/OSAL/src/osal.c **** 
  64:Modules/OS/OSAL/src/osal.c **** /**
  65:Modules/OS/OSAL/src/osal.c ****  * @brief   Initializes SysTick
  66:Modules/OS/OSAL/src/osal.c ****  * @details This function initializes the SysTick interrupt priority and 
  67:Modules/OS/OSAL/src/osal.c ****  *          frequency. The interrupt frequency is specified in terms of ticks
  68:Modules/OS/OSAL/src/osal.c ****  *          per second.
  69:Modules/OS/OSAL/src/osal.c ****  *
  70:Modules/OS/OSAL/src/osal.c ****  * @param[in] ticks_per_sec  number of ticks per second
  71:Modules/OS/OSAL/src/osal.c ****  * @param[in] prio      SysTick interrupt priority
  72:Modules/OS/OSAL/src/osal.c ****  *
  73:Modules/OS/OSAL/src/osal.c ****  * @return              SysTick initialization status
  74:Modules/OS/OSAL/src/osal.c ****  * @retval 0            operation succeeded
  75:Modules/OS/OSAL/src/osal.c ****  * @retval 1            operation failed
  76:Modules/OS/OSAL/src/osal.c ****  *
  77:Modules/OS/OSAL/src/osal.c ****  * @notapi
  78:Modules/OS/OSAL/src/osal.c ****  */
  79:Modules/OS/OSAL/src/osal.c **** __STATIC_INLINE uint32_t osal_init_systick(uint32_t ticks_per_sec, uint32_t prio) {
 209              		.loc 2 79 83
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 8
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 00B5     		push	{lr}
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 14, -4
 216 0002 83B0     		sub	sp, sp, #12
 217              		.cfi_def_cfa_offset 16
 218 0004 0190     		str	r0, [sp, #4]
 219 0006 0091     		str	r1, [sp]
  80:Modules/OS/OSAL/src/osal.c **** 
  81:Modules/OS/OSAL/src/osal.c ****     if (ticks_per_sec != 0U) {
 220              		.loc 2 81 8
 221 0008 019B     		ldr	r3, [sp, #4]
 222 000a 002B     		cmp	r3, #0
 223 000c 1BD0     		beq	.L16
  82:Modules/OS/OSAL/src/osal.c ****         /* Configure SysTick interrupt frequency.*/
  83:Modules/OS/OSAL/src/osal.c ****         if (SysTick_Config(SystemCoreClock / ticks_per_sec) == 0U) {
 224              		.loc 2 83 13
 225 000e 104B     		ldr	r3, .L21
 226 0010 1A68     		ldr	r2, [r3]
 227 0012 019B     		ldr	r3, [sp, #4]
 228 0014 B2FBF3F3 		udiv	r3, r2, r3
 229 0018 1846     		mov	r0, r3
 230 001a FFF7FEFF 		bl	SysTick_Config
 231 001e 0346     		mov	r3, r0
 232              		.loc 2 83 12
 233 0020 002B     		cmp	r3, #0
 234 0022 0ED1     		bne	.L17
  84:Modules/OS/OSAL/src/osal.c ****             osal_ticks_per_sec = ticks_per_sec;
 235              		.loc 2 84 32
 236 0024 0B4A     		ldr	r2, .L21+4
 237 0026 019B     		ldr	r3, [sp, #4]
 238 0028 1360     		str	r3, [r2]
  85:Modules/OS/OSAL/src/osal.c ****             /* Configure SysTick interrupt priority.*/
  86:Modules/OS/OSAL/src/osal.c ****             if (prio < (1UL << __NVIC_PRIO_BITS)) {
 239              		.loc 2 86 16
 240 002a 009B     		ldr	r3, [sp]
 241 002c 0F2B     		cmp	r3, #15
 242 002e 06D8     		bhi	.L18
  87:Modules/OS/OSAL/src/osal.c ****                 // NVIC_SetPriority(SysTick_IRQn, prio);
  88:Modules/OS/OSAL/src/osal.c ****                 NVIC_SetPriority(SysTick_IRQn,(1UL << __NVIC_PRIO_BITS) - 1);
 243              		.loc 2 88 17
 244 0030 0F21     		movs	r1, #15
 245 0032 4FF0FF30 		mov	r0, #-1
 246 0036 FFF7FEFF 		bl	__NVIC_SetPriority
  89:Modules/OS/OSAL/src/osal.c ****             } else {
  90:Modules/OS/OSAL/src/osal.c ****                 return 1U;
  91:Modules/OS/OSAL/src/osal.c ****             }
  92:Modules/OS/OSAL/src/osal.c ****         } else {
  93:Modules/OS/OSAL/src/osal.c ****              return 1U;
  94:Modules/OS/OSAL/src/osal.c ****         }
  95:Modules/OS/OSAL/src/osal.c ****     } else {
  96:Modules/OS/OSAL/src/osal.c ****          return 1U;
  97:Modules/OS/OSAL/src/osal.c ****     }
  98:Modules/OS/OSAL/src/osal.c **** 
  99:Modules/OS/OSAL/src/osal.c ****     return 0U;
 247              		.loc 2 99 12
 248 003a 0023     		movs	r3, #0
 249 003c 04E0     		b	.L20
 250              	.L18:
  90:Modules/OS/OSAL/src/osal.c ****             }
 251              		.loc 2 90 24
 252 003e 0123     		movs	r3, #1
 253 0040 02E0     		b	.L20
 254              	.L17:
  93:Modules/OS/OSAL/src/osal.c ****         }
 255              		.loc 2 93 21
 256 0042 0123     		movs	r3, #1
 257 0044 00E0     		b	.L20
 258              	.L16:
  96:Modules/OS/OSAL/src/osal.c ****     }
 259              		.loc 2 96 17
 260 0046 0123     		movs	r3, #1
 261              	.L20:
 100:Modules/OS/OSAL/src/osal.c **** }
 262              		.loc 2 100 1
 263 0048 1846     		mov	r0, r3
 264 004a 03B0     		add	sp, sp, #12
 265              		.cfi_def_cfa_offset 4
 266              		@ sp needed
 267 004c 5DF804FB 		ldr	pc, [sp], #4
 268              	.L22:
 269              		.align	2
 270              	.L21:
 271 0050 00000000 		.word	SystemCoreClock
 272 0054 00000000 		.word	osal_ticks_per_sec
 273              		.cfi_endproc
 274              	.LFE410:
 276              		.section	.text.osal_tick_delay,"ax",%progbits
 277              		.align	1
 278              		.p2align 4,,15
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	osal_tick_delay:
 284              	.LFB411:
 101:Modules/OS/OSAL/src/osal.c **** 
 102:Modules/OS/OSAL/src/osal.c **** /**
 103:Modules/OS/OSAL/src/osal.c ****  * @brief   Delays execution by specified amount of ticks
 104:Modules/OS/OSAL/src/osal.c ****  *
 105:Modules/OS/OSAL/src/osal.c ****  * @param[in] sec       number of ticks to delay
 106:Modules/OS/OSAL/src/osal.c ****  *
 107:Modules/OS/OSAL/src/osal.c ****  * @notapi
 108:Modules/OS/OSAL/src/osal.c ****  */
 109:Modules/OS/OSAL/src/osal.c **** __STATIC_INLINE void osal_tick_delay(uint32_t ticks) {
 285              		.loc 2 109 54
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 16
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289 0000 00B5     		push	{lr}
 290              		.cfi_def_cfa_offset 4
 291              		.cfi_offset 14, -4
 292 0002 85B0     		sub	sp, sp, #20
 293              		.cfi_def_cfa_offset 24
 294 0004 0190     		str	r0, [sp, #4]
 110:Modules/OS/OSAL/src/osal.c **** 
 111:Modules/OS/OSAL/src/osal.c ****     const uint32_t tickstart = osal_get_tick();
 295              		.loc 2 111 32
 296 0006 FFF7FEFF 		bl	osal_get_tick
 297 000a 0390     		str	r0, [sp, #12]
 112:Modules/OS/OSAL/src/osal.c **** 
 113:Modules/OS/OSAL/src/osal.c ****     while (osal_get_tick() < tickstart + ticks) {
 298              		.loc 2 113 11
 299 000c 00BF     		nop
 300              	.L24:
 301              		.loc 2 113 12 discriminator 1
 302 000e FFF7FEFF 		bl	osal_get_tick
 303 0012 0146     		mov	r1, r0
 304              		.loc 2 113 40 discriminator 1
 305 0014 039A     		ldr	r2, [sp, #12]
 306 0016 019B     		ldr	r3, [sp, #4]
 307 0018 1344     		add	r3, r3, r2
 308              		.loc 2 113 11 discriminator 1
 309 001a 9942     		cmp	r1, r3
 310 001c F7D3     		bcc	.L24
 114:Modules/OS/OSAL/src/osal.c ****         ;
 115:Modules/OS/OSAL/src/osal.c ****     }
 116:Modules/OS/OSAL/src/osal.c **** }
 311              		.loc 2 116 1
 312 001e 00BF     		nop
 313 0020 00BF     		nop
 314 0022 05B0     		add	sp, sp, #20
 315              		.cfi_def_cfa_offset 4
 316              		@ sp needed
 317 0024 5DF804FB 		ldr	pc, [sp], #4
 318              		.cfi_endproc
 319              	.LFE411:
 321              		.section	.text.osal_systick_s2tk,"ax",%progbits
 322              		.align	1
 323              		.p2align 4,,15
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	osal_systick_s2tk:
 329              	.LFB412:
 117:Modules/OS/OSAL/src/osal.c **** 
 118:Modules/OS/OSAL/src/osal.c **** /**
 119:Modules/OS/OSAL/src/osal.c ****  * @brief   Converts seconds into number of ticks
 120:Modules/OS/OSAL/src/osal.c ****  *
 121:Modules/OS/OSAL/src/osal.c ****  * @param[in] sec       number of seconds
 122:Modules/OS/OSAL/src/osal.c ****  * @return              number of ticks
 123:Modules/OS/OSAL/src/osal.c ****  *
 124:Modules/OS/OSAL/src/osal.c ****  * @notapi
 125:Modules/OS/OSAL/src/osal.c ****  */
 126:Modules/OS/OSAL/src/osal.c **** __STATIC_INLINE uint32_t osal_systick_s2tk(uint32_t sec) {
 330              		.loc 2 126 58
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 8
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 82B0     		sub	sp, sp, #8
 336              		.cfi_def_cfa_offset 8
 337 0002 0190     		str	r0, [sp, #4]
 127:Modules/OS/OSAL/src/osal.c **** 
 128:Modules/OS/OSAL/src/osal.c ****     return ((uint32_t)((sec) * (osal_ticks_per_sec)));
 338              		.loc 2 128 30
 339 0004 034B     		ldr	r3, .L27
 340 0006 1B68     		ldr	r3, [r3]
 341              		.loc 2 128 13
 342 0008 019A     		ldr	r2, [sp, #4]
 343 000a 02FB03F3 		mul	r3, r2, r3
 129:Modules/OS/OSAL/src/osal.c **** }
 344              		.loc 2 129 1
 345 000e 1846     		mov	r0, r3
 346 0010 02B0     		add	sp, sp, #8
 347              		.cfi_def_cfa_offset 0
 348              		@ sp needed
 349 0012 7047     		bx	lr
 350              	.L28:
 351              		.align	2
 352              	.L27:
 353 0014 00000000 		.word	osal_ticks_per_sec
 354              		.cfi_endproc
 355              	.LFE412:
 357              		.section	.text.osal_systick_ms2tk,"ax",%progbits
 358              		.align	1
 359              		.p2align 4,,15
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 364              	osal_systick_ms2tk:
 365              	.LFB413:
 130:Modules/OS/OSAL/src/osal.c **** 
 131:Modules/OS/OSAL/src/osal.c **** /**
 132:Modules/OS/OSAL/src/osal.c ****  * @brief   Converts milliseconds into number of ticks
 133:Modules/OS/OSAL/src/osal.c ****  *
 134:Modules/OS/OSAL/src/osal.c ****  * @param[in] msec      number of milliseconds
 135:Modules/OS/OSAL/src/osal.c ****  * @return              number of ticks
 136:Modules/OS/OSAL/src/osal.c ****  *
 137:Modules/OS/OSAL/src/osal.c ****  * @notapi
 138:Modules/OS/OSAL/src/osal.c ****  */
 139:Modules/OS/OSAL/src/osal.c **** __STATIC_INLINE uint32_t osal_systick_ms2tk(uint32_t msec) {
 366              		.loc 2 139 60
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 8
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 371 0000 82B0     		sub	sp, sp, #8
 372              		.cfi_def_cfa_offset 8
 373 0002 0190     		str	r0, [sp, #4]
 140:Modules/OS/OSAL/src/osal.c **** 
 141:Modules/OS/OSAL/src/osal.c ****     return ((msec == 0U) ? ((uint32_t) 0) :
 374              		.loc 2 141 43
 375 0004 019B     		ldr	r3, [sp, #4]
 376 0006 002B     		cmp	r3, #0
 377 0008 0BD0     		beq	.L30
 142:Modules/OS/OSAL/src/osal.c ****                            ((uint32_t)((((msec) * (osal_ticks_per_sec) - 1UL) / 1000UL) + 1UL)));
 378              		.loc 2 142 49 discriminator 1
 379 000a 084B     		ldr	r3, .L33
 380 000c 1B68     		ldr	r3, [r3]
 381 000e 019A     		ldr	r2, [sp, #4]
 382 0010 02FB03F3 		mul	r3, r2, r3
 383              		.loc 2 142 72 discriminator 1
 384 0014 013B     		subs	r3, r3, #1
 385              		.loc 2 142 79 discriminator 1
 386 0016 064A     		ldr	r2, .L33+4
 387 0018 A2FB0323 		umull	r2, r3, r2, r3
 388 001c 9B09     		lsrs	r3, r3, #6
 141:Modules/OS/OSAL/src/osal.c ****                            ((uint32_t)((((msec) * (osal_ticks_per_sec) - 1UL) / 1000UL) + 1UL)));
 389              		.loc 2 141 43 discriminator 1
 390 001e 0133     		adds	r3, r3, #1
 391 0020 00E0     		b	.L32
 392              	.L30:
 141:Modules/OS/OSAL/src/osal.c ****                            ((uint32_t)((((msec) * (osal_ticks_per_sec) - 1UL) / 1000UL) + 1UL)));
 393              		.loc 2 141 43 is_stmt 0 discriminator 2
 394 0022 0023     		movs	r3, #0
 395              	.L32:
 143:Modules/OS/OSAL/src/osal.c **** }
 396              		.loc 2 143 1 is_stmt 1 discriminator 5
 397 0024 1846     		mov	r0, r3
 398 0026 02B0     		add	sp, sp, #8
 399              		.cfi_def_cfa_offset 0
 400              		@ sp needed
 401 0028 7047     		bx	lr
 402              	.L34:
 403 002a 00BF     		.align	2
 404              	.L33:
 405 002c 00000000 		.word	osal_ticks_per_sec
 406 0030 D34D6210 		.word	274877907
 407              		.cfi_endproc
 408              	.LFE413:
 410              		.section	.text.osal_systick_us2tk,"ax",%progbits
 411              		.align	1
 412              		.p2align 4,,15
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	osal_systick_us2tk:
 418              	.LFB414:
 144:Modules/OS/OSAL/src/osal.c **** 
 145:Modules/OS/OSAL/src/osal.c **** /**
 146:Modules/OS/OSAL/src/osal.c ****  * @brief   Converts microseconds into number of ticks
 147:Modules/OS/OSAL/src/osal.c ****  *
 148:Modules/OS/OSAL/src/osal.c ****  * @param[in] usec      number of microseconds
 149:Modules/OS/OSAL/src/osal.c ****  * @return              number of ticks
 150:Modules/OS/OSAL/src/osal.c ****  *
 151:Modules/OS/OSAL/src/osal.c ****  * @notapi
 152:Modules/OS/OSAL/src/osal.c ****  */
 153:Modules/OS/OSAL/src/osal.c **** __STATIC_INLINE uint32_t osal_systick_us2tk(uint32_t usec) {
 419              		.loc 2 153 60
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 8
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 424 0000 82B0     		sub	sp, sp, #8
 425              		.cfi_def_cfa_offset 8
 426 0002 0190     		str	r0, [sp, #4]
 154:Modules/OS/OSAL/src/osal.c **** 
 155:Modules/OS/OSAL/src/osal.c ****     return ((usec == 0U) ? ((uint32_t) 0) :
 427              		.loc 2 155 43
 428 0004 019B     		ldr	r3, [sp, #4]
 429 0006 002B     		cmp	r3, #0
 430 0008 0BD0     		beq	.L36
 156:Modules/OS/OSAL/src/osal.c ****                            ((uint32_t)((((usec) * (osal_ticks_per_sec) - 1UL) / 1000000UL) + 1UL)))
 431              		.loc 2 156 49 discriminator 1
 432 000a 084B     		ldr	r3, .L39
 433 000c 1B68     		ldr	r3, [r3]
 434 000e 019A     		ldr	r2, [sp, #4]
 435 0010 02FB03F3 		mul	r3, r2, r3
 436              		.loc 2 156 72 discriminator 1
 437 0014 013B     		subs	r3, r3, #1
 438              		.loc 2 156 79 discriminator 1
 439 0016 064A     		ldr	r2, .L39+4
 440 0018 A2FB0323 		umull	r2, r3, r2, r3
 441 001c 9B0C     		lsrs	r3, r3, #18
 155:Modules/OS/OSAL/src/osal.c ****                            ((uint32_t)((((usec) * (osal_ticks_per_sec) - 1UL) / 1000000UL) + 1UL)))
 442              		.loc 2 155 43 discriminator 1
 443 001e 0133     		adds	r3, r3, #1
 444 0020 00E0     		b	.L38
 445              	.L36:
 155:Modules/OS/OSAL/src/osal.c ****                            ((uint32_t)((((usec) * (osal_ticks_per_sec) - 1UL) / 1000000UL) + 1UL)))
 446              		.loc 2 155 43 is_stmt 0 discriminator 2
 447 0022 0023     		movs	r3, #0
 448              	.L38:
 157:Modules/OS/OSAL/src/osal.c **** }
 449              		.loc 2 157 1 is_stmt 1 discriminator 5
 450 0024 1846     		mov	r0, r3
 451 0026 02B0     		add	sp, sp, #8
 452              		.cfi_def_cfa_offset 0
 453              		@ sp needed
 454 0028 7047     		bx	lr
 455              	.L40:
 456 002a 00BF     		.align	2
 457              	.L39:
 458 002c 00000000 		.word	osal_ticks_per_sec
 459 0030 83DE1B43 		.word	1125899907
 460              		.cfi_endproc
 461              	.LFE414:
 463              		.section	.text.osal_init,"ax",%progbits
 464              		.align	1
 465              		.p2align 4,,15
 466              		.global	osal_init
 467              		.syntax unified
 468              		.thumb
 469              		.thumb_func
 471              	osal_init:
 472              	.LFB415:
 158:Modules/OS/OSAL/src/osal.c **** 
 159:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 160:Modules/OS/OSAL/src/osal.c **** /* Local function prototypes                                                 */
 161:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 162:Modules/OS/OSAL/src/osal.c **** 
 163:Modules/OS/OSAL/src/osal.c **** IRQ_HANDLER(SysTick_Handler);
 164:Modules/OS/OSAL/src/osal.c **** 
 165:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 166:Modules/OS/OSAL/src/osal.c **** /* Hook function prototypes                                                  */
 167:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 168:Modules/OS/OSAL/src/osal.c **** 
 169:Modules/OS/OSAL/src/osal.c **** /**
 170:Modules/OS/OSAL/src/osal.c ****  * @brief   OSAL Tick hook function prototype
 171:Modules/OS/OSAL/src/osal.c ****  * @details When OSAL_CFG_USE_TICK_HOOK is set to TRUE, the application must
 172:Modules/OS/OSAL/src/osal.c ****  *          provide a hook function with the following prototype that will be
 173:Modules/OS/OSAL/src/osal.c ****  *          invoked each time the SysTick generate an interrupt.
 174:Modules/OS/OSAL/src/osal.c ****  */
 175:Modules/OS/OSAL/src/osal.c **** #if (OSAL_CFG_USE_TICK_HOOK == TRUE)
 176:Modules/OS/OSAL/src/osal.c **** extern void osal_tick_hook(void);
 177:Modules/OS/OSAL/src/osal.c **** #endif
 178:Modules/OS/OSAL/src/osal.c **** 
 179:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 180:Modules/OS/OSAL/src/osal.c **** /* Module interrupt handlers.                                                */
 181:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 182:Modules/OS/OSAL/src/osal.c **** 
 183:Modules/OS/OSAL/src/osal.c **** /**
 184:Modules/OS/OSAL/src/osal.c ****  * @brief   SysTick interrupt handler
 185:Modules/OS/OSAL/src/osal.c ****  *
 186:Modules/OS/OSAL/src/osal.c ****  * @isr
 187:Modules/OS/OSAL/src/osal.c ****  */
 188:Modules/OS/OSAL/src/osal.c **** // IRQ_HANDLER(SysTick_Handler) {
 189:Modules/OS/OSAL/src/osal.c **** 
 190:Modules/OS/OSAL/src/osal.c **** //     IRQ_PROLOGUE();
 191:Modules/OS/OSAL/src/osal.c **** 
 192:Modules/OS/OSAL/src/osal.c **** //     osal_inc_tick();
 193:Modules/OS/OSAL/src/osal.c **** 
 194:Modules/OS/OSAL/src/osal.c **** // #if (OSAL_CFG_USE_TICK_HOOK == TRUE)
 195:Modules/OS/OSAL/src/osal.c **** //     osal_tick_hook();
 196:Modules/OS/OSAL/src/osal.c **** // #endif
 197:Modules/OS/OSAL/src/osal.c **** 
 198:Modules/OS/OSAL/src/osal.c **** //     IRQ_EPILOGUE();
 199:Modules/OS/OSAL/src/osal.c **** // }
 200:Modules/OS/OSAL/src/osal.c **** 
 201:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 202:Modules/OS/OSAL/src/osal.c **** /* Module exported functions.                                                */
 203:Modules/OS/OSAL/src/osal.c **** /*===========================================================================*/
 204:Modules/OS/OSAL/src/osal.c **** 
 205:Modules/OS/OSAL/src/osal.c **** void osal_init(void) {
 473              		.loc 2 205 22
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477 0000 08B5     		push	{r3, lr}
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 3, -8
 480              		.cfi_offset 14, -4
 206:Modules/OS/OSAL/src/osal.c **** 
 207:Modules/OS/OSAL/src/osal.c ****     (void)osal_init_systick(OSAL_CFG_TICKS_PER_SEC, OSAL_CFG_TICK_INT_PRIO);
 481              		.loc 2 207 11
 482 0002 0421     		movs	r1, #4
 483 0004 4FF47A70 		mov	r0, #1000
 484 0008 FFF7FEFF 		bl	osal_init_systick
 208:Modules/OS/OSAL/src/osal.c ****     osal_tick_cnt = 0;
 485              		.loc 2 208 19
 486 000c 024B     		ldr	r3, .L42
 487 000e 0022     		movs	r2, #0
 488 0010 1A60     		str	r2, [r3]
 209:Modules/OS/OSAL/src/osal.c **** }
 489              		.loc 2 209 1
 490 0012 00BF     		nop
 491 0014 08BD     		pop	{r3, pc}
 492              	.L43:
 493 0016 00BF     		.align	2
 494              	.L42:
 495 0018 00000000 		.word	osal_tick_cnt
 496              		.cfi_endproc
 497              	.LFE415:
 499              		.section	.text.osal_get_tick,"ax",%progbits
 500              		.align	1
 501              		.p2align 4,,15
 502              		.global	osal_get_tick
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	osal_get_tick:
 508              	.LFB416:
 210:Modules/OS/OSAL/src/osal.c **** 
 211:Modules/OS/OSAL/src/osal.c **** uint32_t osal_get_tick(void) {
 509              		.loc 2 211 30
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 212:Modules/OS/OSAL/src/osal.c **** 
 213:Modules/OS/OSAL/src/osal.c ****     return osal_tick_cnt;
 514              		.loc 2 213 12
 515 0000 014B     		ldr	r3, .L46
 516 0002 1B68     		ldr	r3, [r3]
 214:Modules/OS/OSAL/src/osal.c **** }
 517              		.loc 2 214 1
 518 0004 1846     		mov	r0, r3
 519 0006 7047     		bx	lr
 520              	.L47:
 521              		.align	2
 522              	.L46:
 523 0008 00000000 		.word	osal_tick_cnt
 524              		.cfi_endproc
 525              	.LFE416:
 527              		.section	.text.osal_delay_sec,"ax",%progbits
 528              		.align	1
 529              		.p2align 4,,15
 530              		.global	osal_delay_sec
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	osal_delay_sec:
 536              	.LFB417:
 215:Modules/OS/OSAL/src/osal.c **** 
 216:Modules/OS/OSAL/src/osal.c **** void osal_delay_sec(uint32_t sec) {
 537              		.loc 2 216 35
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 8
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541 0000 00B5     		push	{lr}
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 14, -4
 544 0002 83B0     		sub	sp, sp, #12
 545              		.cfi_def_cfa_offset 16
 546 0004 0190     		str	r0, [sp, #4]
 217:Modules/OS/OSAL/src/osal.c **** 
 218:Modules/OS/OSAL/src/osal.c ****     osal_tick_delay(osal_systick_s2tk(sec));
 547              		.loc 2 218 5
 548 0006 0198     		ldr	r0, [sp, #4]
 549 0008 FFF7FEFF 		bl	osal_systick_s2tk
 550 000c 0346     		mov	r3, r0
 551 000e 1846     		mov	r0, r3
 552 0010 FFF7FEFF 		bl	osal_tick_delay
 219:Modules/OS/OSAL/src/osal.c **** }
 553              		.loc 2 219 1
 554 0014 00BF     		nop
 555 0016 03B0     		add	sp, sp, #12
 556              		.cfi_def_cfa_offset 4
 557              		@ sp needed
 558 0018 5DF804FB 		ldr	pc, [sp], #4
 559              		.cfi_endproc
 560              	.LFE417:
 562              		.section	.text.osal_delay_millisec,"ax",%progbits
 563              		.align	1
 564              		.p2align 4,,15
 565              		.global	osal_delay_millisec
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	osal_delay_millisec:
 571              	.LFB418:
 220:Modules/OS/OSAL/src/osal.c **** 
 221:Modules/OS/OSAL/src/osal.c **** void osal_delay_millisec(uint32_t msec) {
 572              		.loc 2 221 41
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 8
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576 0000 00B5     		push	{lr}
 577              		.cfi_def_cfa_offset 4
 578              		.cfi_offset 14, -4
 579 0002 83B0     		sub	sp, sp, #12
 580              		.cfi_def_cfa_offset 16
 581 0004 0190     		str	r0, [sp, #4]
 222:Modules/OS/OSAL/src/osal.c **** 
 223:Modules/OS/OSAL/src/osal.c ****     osal_tick_delay(osal_systick_ms2tk(msec));
 582              		.loc 2 223 5
 583 0006 0198     		ldr	r0, [sp, #4]
 584 0008 FFF7FEFF 		bl	osal_systick_ms2tk
 585 000c 0346     		mov	r3, r0
 586 000e 1846     		mov	r0, r3
 587 0010 FFF7FEFF 		bl	osal_tick_delay
 224:Modules/OS/OSAL/src/osal.c **** }
 588              		.loc 2 224 1
 589 0014 00BF     		nop
 590 0016 03B0     		add	sp, sp, #12
 591              		.cfi_def_cfa_offset 4
 592              		@ sp needed
 593 0018 5DF804FB 		ldr	pc, [sp], #4
 594              		.cfi_endproc
 595              	.LFE418:
 597              		.section	.text.osal_delay_microsec,"ax",%progbits
 598              		.align	1
 599              		.p2align 4,,15
 600              		.global	osal_delay_microsec
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	osal_delay_microsec:
 606              	.LFB419:
 225:Modules/OS/OSAL/src/osal.c **** 
 226:Modules/OS/OSAL/src/osal.c **** void osal_delay_microsec(uint32_t usec) {
 607              		.loc 2 226 41
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 8
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611 0000 00B5     		push	{lr}
 612              		.cfi_def_cfa_offset 4
 613              		.cfi_offset 14, -4
 614 0002 83B0     		sub	sp, sp, #12
 615              		.cfi_def_cfa_offset 16
 616 0004 0190     		str	r0, [sp, #4]
 227:Modules/OS/OSAL/src/osal.c **** 
 228:Modules/OS/OSAL/src/osal.c ****     osal_tick_delay(osal_systick_us2tk(usec));
 617              		.loc 2 228 5
 618 0006 0198     		ldr	r0, [sp, #4]
 619 0008 FFF7FEFF 		bl	osal_systick_us2tk
 620 000c 0346     		mov	r3, r0
 621 000e 1846     		mov	r0, r3
 622 0010 FFF7FEFF 		bl	osal_tick_delay
 229:Modules/OS/OSAL/src/osal.c **** }
 623              		.loc 2 229 1
 624 0014 00BF     		nop
 625 0016 03B0     		add	sp, sp, #12
 626              		.cfi_def_cfa_offset 4
 627              		@ sp needed
 628 0018 5DF804FB 		ldr	pc, [sp], #4
 629              		.cfi_endproc
 630              	.LFE419:
 632              		.section	.text.osal_tk2s,"ax",%progbits
 633              		.align	1
 634              		.p2align 4,,15
 635              		.global	osal_tk2s
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 640              	osal_tk2s:
 641              	.LFB420:
 230:Modules/OS/OSAL/src/osal.c **** 
 231:Modules/OS/OSAL/src/osal.c **** uint32_t osal_tk2s(uint32_t ticks) {
 642              		.loc 2 231 36
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 8
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 646              		@ link register save eliminated.
 647 0000 82B0     		sub	sp, sp, #8
 648              		.cfi_def_cfa_offset 8
 649 0002 0190     		str	r0, [sp, #4]
 232:Modules/OS/OSAL/src/osal.c **** 
 233:Modules/OS/OSAL/src/osal.c ****     return (uint32_t)(((uint64_t)ticks ) / ((uint64_t)osal_ticks_per_sec));
 650              		.loc 2 233 12
 651 0004 034B     		ldr	r3, .L53
 652 0006 1B68     		ldr	r3, [r3]
 653 0008 019A     		ldr	r2, [sp, #4]
 654 000a B2FBF3F3 		udiv	r3, r2, r3
 234:Modules/OS/OSAL/src/osal.c **** }
 655              		.loc 2 234 1
 656 000e 1846     		mov	r0, r3
 657 0010 02B0     		add	sp, sp, #8
 658              		.cfi_def_cfa_offset 0
 659              		@ sp needed
 660 0012 7047     		bx	lr
 661              	.L54:
 662              		.align	2
 663              	.L53:
 664 0014 00000000 		.word	osal_ticks_per_sec
 665              		.cfi_endproc
 666              	.LFE420:
 668              		.global	__aeabi_uldivmod
 669              		.section	.text.osal_tk2ms,"ax",%progbits
 670              		.align	1
 671              		.p2align 4,,15
 672              		.global	osal_tk2ms
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	osal_tk2ms:
 678              	.LFB421:
 235:Modules/OS/OSAL/src/osal.c **** 
 236:Modules/OS/OSAL/src/osal.c **** uint32_t osal_tk2ms(uint32_t ticks) {
 679              		.loc 2 236 37
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 684              		.cfi_def_cfa_offset 36
 685              		.cfi_offset 4, -36
 686              		.cfi_offset 5, -32
 687              		.cfi_offset 6, -28
 688              		.cfi_offset 7, -24
 689              		.cfi_offset 8, -20
 690              		.cfi_offset 9, -16
 691              		.cfi_offset 10, -12
 692              		.cfi_offset 11, -8
 693              		.cfi_offset 14, -4
 694 0004 83B0     		sub	sp, sp, #12
 695              		.cfi_def_cfa_offset 48
 696 0006 0190     		str	r0, [sp, #4]
 237:Modules/OS/OSAL/src/osal.c **** 
 238:Modules/OS/OSAL/src/osal.c ****     return (uint32_t)(((uint64_t)ticks * 1000ULL) / ((uint64_t)osal_ticks_per_sec));
 697              		.loc 2 238 24
 698 0008 0199     		ldr	r1, [sp, #4]
 699 000a 0020     		movs	r0, #0
 700 000c 0C46     		mov	r4, r1
 701 000e 0546     		mov	r5, r0
 702              		.loc 2 238 40
 703 0010 2046     		mov	r0, r4
 704 0012 2946     		mov	r1, r5
 705 0014 4FF00008 		mov	r8, #0
 706 0018 4FF00009 		mov	r9, #0
 707 001c 4FEA4119 		lsl	r9, r1, #5
 708 0020 49EAD069 		orr	r9, r9, r0, lsr #27
 709 0024 4FEA4018 		lsl	r8, r0, #5
 710 0028 4046     		mov	r0, r8
 711 002a 4946     		mov	r1, r9
 712 002c 021B     		subs	r2, r0, r4
 713 002e 61EB0503 		sbc	r3, r1, r5
 714 0032 4FF00000 		mov	r0, #0
 715 0036 4FF00001 		mov	r1, #0
 716 003a 9900     		lsls	r1, r3, #2
 717 003c 41EA9271 		orr	r1, r1, r2, lsr #30
 718 0040 9000     		lsls	r0, r2, #2
 719 0042 0246     		mov	r2, r0
 720 0044 0B46     		mov	r3, r1
 721 0046 1619     		adds	r6, r2, r4
 722 0048 43EB0507 		adc	r7, r3, r5
 723 004c 4FF00002 		mov	r2, #0
 724 0050 4FF00003 		mov	r3, #0
 725 0054 FB00     		lsls	r3, r7, #3
 726 0056 43EA5673 		orr	r3, r3, r6, lsr #29
 727 005a F200     		lsls	r2, r6, #3
 728 005c 1646     		mov	r6, r2
 729 005e 1F46     		mov	r7, r3
 730 0060 3046     		mov	r0, r6
 731 0062 3946     		mov	r1, r7
 732              		.loc 2 238 54
 733 0064 074B     		ldr	r3, .L57
 734 0066 1B68     		ldr	r3, [r3]
 735 0068 0022     		movs	r2, #0
 736 006a 9A46     		mov	r10, r3
 737 006c 9346     		mov	fp, r2
 738              		.loc 2 238 51
 739 006e 5246     		mov	r2, r10
 740 0070 5B46     		mov	r3, fp
 741 0072 FFF7FEFF 		bl	__aeabi_uldivmod
 742 0076 0246     		mov	r2, r0
 743 0078 0B46     		mov	r3, r1
 744              		.loc 2 238 12
 745 007a 1346     		mov	r3, r2
 239:Modules/OS/OSAL/src/osal.c **** }
 746              		.loc 2 239 1
 747 007c 1846     		mov	r0, r3
 748 007e 03B0     		add	sp, sp, #12
 749              		.cfi_def_cfa_offset 36
 750              		@ sp needed
 751 0080 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 752              	.L58:
 753              		.align	2
 754              	.L57:
 755 0084 00000000 		.word	osal_ticks_per_sec
 756              		.cfi_endproc
 757              	.LFE421:
 759              		.section	.text.osal_tk2us,"ax",%progbits
 760              		.align	1
 761              		.p2align 4,,15
 762              		.global	osal_tk2us
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	osal_tk2us:
 768              	.LFB422:
 240:Modules/OS/OSAL/src/osal.c **** 
 241:Modules/OS/OSAL/src/osal.c **** uint32_t osal_tk2us(uint32_t ticks) {
 769              		.loc 2 241 37
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 24
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 774              		.cfi_def_cfa_offset 36
 775              		.cfi_offset 4, -36
 776              		.cfi_offset 5, -32
 777              		.cfi_offset 6, -28
 778              		.cfi_offset 7, -24
 779              		.cfi_offset 8, -20
 780              		.cfi_offset 9, -16
 781              		.cfi_offset 10, -12
 782              		.cfi_offset 11, -8
 783              		.cfi_offset 14, -4
 784 0004 87B0     		sub	sp, sp, #28
 785              		.cfi_def_cfa_offset 64
 786 0006 0590     		str	r0, [sp, #20]
 242:Modules/OS/OSAL/src/osal.c **** 
 243:Modules/OS/OSAL/src/osal.c ****     return (uint32_t)(((uint64_t)ticks * 1000000ULL) / ((uint64_t)osal_ticks_per_sec));
 787              		.loc 2 243 24
 788 0008 059B     		ldr	r3, [sp, #20]
 789 000a 0022     		movs	r2, #0
 790 000c 9846     		mov	r8, r3
 791 000e 9146     		mov	r9, r2
 792              		.loc 2 243 40
 793 0010 4246     		mov	r2, r8
 794 0012 4B46     		mov	r3, r9
 795 0014 4FF00000 		mov	r0, #0
 796 0018 4FF00001 		mov	r1, #0
 797 001c 5901     		lsls	r1, r3, #5
 798 001e 41EAD261 		orr	r1, r1, r2, lsr #27
 799 0022 5001     		lsls	r0, r2, #5
 800 0024 0246     		mov	r2, r0
 801 0026 0B46     		mov	r3, r1
 802 0028 B2EB0804 		subs	r4, r2, r8
 803 002c 63EB0905 		sbc	r5, r3, r9
 804 0030 4FF00002 		mov	r2, #0
 805 0034 4FF00003 		mov	r3, #0
 806 0038 6B02     		lsls	r3, r5, #9
 807 003a 43EAD453 		orr	r3, r3, r4, lsr #23
 808 003e 6202     		lsls	r2, r4, #9
 809 0040 1446     		mov	r4, r2
 810 0042 1D46     		mov	r5, r3
 811 0044 14EB0806 		adds	r6, r4, r8
 812 0048 45EB0907 		adc	r7, r5, r9
 813 004c 4FF00002 		mov	r2, #0
 814 0050 4FF00003 		mov	r3, #0
 815 0054 BB01     		lsls	r3, r7, #6
 816 0056 43EA9663 		orr	r3, r3, r6, lsr #26
 817 005a B201     		lsls	r2, r6, #6
 818 005c B2EB060A 		subs	r10, r2, r6
 819 0060 63EB070B 		sbc	fp, r3, r7
 820 0064 1AEB0803 		adds	r3, r10, r8
 821 0068 0093     		str	r3, [sp]
 822 006a 4BEB0903 		adc	r3, fp, r9
 823 006e 0193     		str	r3, [sp, #4]
 824              		.loc 2 243 57
 825 0070 084B     		ldr	r3, .L61
 826 0072 1B68     		ldr	r3, [r3]
 827 0074 0022     		movs	r2, #0
 828 0076 0293     		str	r3, [sp, #8]
 829 0078 0392     		str	r2, [sp, #12]
 830              		.loc 2 243 54
 831 007a DDE90223 		ldrd	r2, [sp, #8]
 832 007e DDE90001 		ldrd	r0, [sp]
 833 0082 FFF7FEFF 		bl	__aeabi_uldivmod
 834 0086 0246     		mov	r2, r0
 835 0088 0B46     		mov	r3, r1
 836              		.loc 2 243 12
 837 008a 1346     		mov	r3, r2
 244:Modules/OS/OSAL/src/osal.c **** }
 838              		.loc 2 244 1
 839 008c 1846     		mov	r0, r3
 840 008e 07B0     		add	sp, sp, #28
 841              		.cfi_def_cfa_offset 36
 842              		@ sp needed
 843 0090 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 844              	.L62:
 845              		.align	2
 846              	.L61:
 847 0094 00000000 		.word	osal_ticks_per_sec
 848              		.cfi_endproc
 849              	.LFE422:
 851              		.text
 852              	.Letext0:
 853              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 854              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 855              		.file 5 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\clock\\include
DEFINED SYMBOLS
                            *ABS*:00000000 osal.c
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:19     .text.__NVIC_SetPriority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:25     .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:84     .text.__NVIC_SetPriority:00000048 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:90     .text.SysTick_Config:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:96     .text.SysTick_Config:00000000 SysTick_Config
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:151    .text.SysTick_Config:0000003c $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:160    .bss.osal_tick_cnt:00000000 osal_tick_cnt
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:157    .bss.osal_tick_cnt:00000000 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:163    .bss.osal_ticks_per_sec:00000000 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:166    .bss.osal_ticks_per_sec:00000000 osal_ticks_per_sec
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:169    .text.osal_inc_tick:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:176    .text.osal_inc_tick:00000000 osal_inc_tick
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:196    .text.osal_inc_tick:00000010 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:201    .text.osal_init_systick:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:207    .text.osal_init_systick:00000000 osal_init_systick
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:271    .text.osal_init_systick:00000050 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:277    .text.osal_tick_delay:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:283    .text.osal_tick_delay:00000000 osal_tick_delay
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:507    .text.osal_get_tick:00000000 osal_get_tick
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:322    .text.osal_systick_s2tk:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:328    .text.osal_systick_s2tk:00000000 osal_systick_s2tk
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:353    .text.osal_systick_s2tk:00000014 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:358    .text.osal_systick_ms2tk:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:364    .text.osal_systick_ms2tk:00000000 osal_systick_ms2tk
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:405    .text.osal_systick_ms2tk:0000002c $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:411    .text.osal_systick_us2tk:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:417    .text.osal_systick_us2tk:00000000 osal_systick_us2tk
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:458    .text.osal_systick_us2tk:0000002c $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:464    .text.osal_init:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:471    .text.osal_init:00000000 osal_init
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:495    .text.osal_init:00000018 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:500    .text.osal_get_tick:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:523    .text.osal_get_tick:00000008 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:528    .text.osal_delay_sec:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:535    .text.osal_delay_sec:00000000 osal_delay_sec
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:563    .text.osal_delay_millisec:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:570    .text.osal_delay_millisec:00000000 osal_delay_millisec
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:598    .text.osal_delay_microsec:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:605    .text.osal_delay_microsec:00000000 osal_delay_microsec
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:633    .text.osal_tk2s:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:640    .text.osal_tk2s:00000000 osal_tk2s
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:664    .text.osal_tk2s:00000014 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:670    .text.osal_tk2ms:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:677    .text.osal_tk2ms:00000000 osal_tk2ms
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:755    .text.osal_tk2ms:00000084 $d
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:760    .text.osal_tk2us:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:767    .text.osal_tk2us:00000000 osal_tk2us
C:\Users\AAA\AppData\Local\Temp\cceMtXio.s:847    .text.osal_tk2us:00000094 $d
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.osal_cfg.h.23.b97ea04faf646103324df3ecc2655260
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.osal.h.38.40390df6c87bbed5f1c054e622a926ee
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce

UNDEFINED SYMBOLS
SystemCoreClock
__aeabi_uldivmod
