;redcode
;assert 1
	SPL -9, @-16
	MOV -1, <-26
	ADD 421, 1
	ADD 421, 1
	ADD 370, 50
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #-54
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMN -77, #50
	SLT 325, 10
	ADD 421, 1
	SLT 1, <0
	SLT 1, <0
	SUB 0, <0
	SUB <-0, -2
	SUB <0, -2
	MOV #800, 610
	SUB 220, 0
	SLT 1, <2
	MOV #129, 109
	SPL 0, 300
	SPL 0, 300
	CMP #1, <21
	SLT 301, <0
	SUB <0, -2
	ADD 900, 30
	SUB <0, -2
	SUB 21, -1
	SUB 21, -1
	SLT 221, 10
	SUB <0, -2
	JMN @1, @21
	SLT 221, 10
	SPL <221, 10
	ADD 900, 30
	SPL <221, 10
	SPL <221, 10
	SPL <221, 10
	ADD 421, 1
	SPL <221, 10
	ADD 421, 1
	ADD 421, 1
	ADD 421, 1
	ADD 421, 1
	SLT 12, <10
	SLT 12, <10
	SPL -9, @-16
