Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:55:24 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : diffeq_f_systemC
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 4.797ns (69.805%)  route 2.075ns (30.195%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.886    uport2_i_2__0/O[6]
    DSP48E2_X7Y41        net (fo=2, unset)            0.372     6.258    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.244     6.502    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.502    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.581    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.581    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.099    uport2/uport2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.099    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.199    uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.199    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.736    uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.736    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.807    uport2/uport2/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y97         net (fo=1, unset)            0.344     8.151    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.188    uport[31]_i_71/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     8.188    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.366    uport_reg[31]_i_53/CO[7]
    SLICE_X48Y98         net (fo=1, unset)            0.000     8.366    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.500    uport_reg[31]_i_51/O[1]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.703    n_14_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.075     8.778    uport[31]_i_24/O
    SLICE_X47Y98         net (fo=1, unset)            0.177     8.955    n_0_uport[31]_i_24
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     9.215    uport_reg[31]_i_2/O[5]
    DSP48E2_X7Y40        net (fo=2, unset)            0.419     9.634    temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.300     9.402    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 4.767ns (69.826%)  route 2.060ns (30.174%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.886    uport2_i_2__0/O[6]
    DSP48E2_X7Y41        net (fo=2, unset)            0.372     6.258    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.244     6.502    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.502    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.581    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.581    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.099    uport2/uport2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.099    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.199    uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.199    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.736    uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.736    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.807    uport2/uport2/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y97         net (fo=1, unset)            0.344     8.151    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.188    uport[31]_i_71/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     8.188    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.366    uport_reg[31]_i_53/CO[7]
    SLICE_X48Y98         net (fo=1, unset)            0.000     8.366    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.500    uport_reg[31]_i_51/O[1]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.703    n_14_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.075     8.778    uport[31]_i_24/O
    SLICE_X47Y98         net (fo=1, unset)            0.177     8.955    n_0_uport[31]_i_24
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.230     9.185    uport_reg[31]_i_2/O[4]
    DSP48E2_X7Y40        net (fo=2, unset)            0.404     9.589    temp/temp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.301     9.401    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 4.793ns (70.022%)  route 2.052ns (29.978%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.246     5.886    uport2_i_2__0/CO[7]
    SLICE_X48Y94         net (fo=1, unset)            0.000     5.886    n_0_uport2_i_2__0
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.020    uport2_i_1__0/O[1]
    DSP48E2_X7Y41        net (fo=2, unset)            0.377     6.397    uport2/uport2/B[8]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.221     6.618    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     6.696    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.696    uport2/uport2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.234    uport2/uport2/DSP_MULTIPLIER_INST/V[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.234    uport2/uport2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.338    uport2/uport2/DSP_M_DATA_INST/V_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.338    uport2/uport2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     7.852    uport2/uport2/DSP_ALU_INST/ALU_OUT[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.852    uport2/uport2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     7.926    uport2/uport2/DSP_OUTPUT_INST/P[8]
    SLICE_X48Y98         net (fo=1, unset)            0.325     8.251    n_97_uport2/uport2
    SLICE_X48Y98         LUT2 (Prop_LUT2_I1_O)        0.037     8.288    uport[31]_i_61/O
    SLICE_X48Y98         net (fo=1, routed)           0.000     8.288    n_0_uport[31]_i_61
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.276     8.564    uport_reg[31]_i_51/O[5]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.767    n_10_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.077     8.844    uport[31]_i_20/O
    SLICE_X47Y98         net (fo=1, unset)            0.286     9.130    n_0_uport[31]_i_20
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.306    uport_reg[31]_i_2/O[7]
    DSP48E2_X7Y40        net (fo=2, unset)            0.301     9.607    temp/temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.243     9.459    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 4.774ns (70.915%)  route 1.958ns (29.085%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.246     5.886    uport2_i_2__0/CO[7]
    SLICE_X48Y94         net (fo=1, unset)            0.000     5.886    n_0_uport2_i_2__0
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.020    uport2_i_1__0/O[1]
    DSP48E2_X7Y41        net (fo=2, unset)            0.377     6.397    uport2/uport2/B[8]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.221     6.618    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     6.696    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.696    uport2/uport2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.234    uport2/uport2/DSP_MULTIPLIER_INST/V[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.234    uport2/uport2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.338    uport2/uport2/DSP_M_DATA_INST/V_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.338    uport2/uport2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     7.852    uport2/uport2/DSP_ALU_INST/ALU_OUT[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.852    uport2/uport2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     7.926    uport2/uport2/DSP_OUTPUT_INST/P[8]
    SLICE_X48Y98         net (fo=1, unset)            0.325     8.251    n_97_uport2/uport2
    SLICE_X48Y98         LUT2 (Prop_LUT2_I1_O)        0.037     8.288    uport[31]_i_61/O
    SLICE_X48Y98         net (fo=1, routed)           0.000     8.288    n_0_uport[31]_i_61
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.246     8.534    uport_reg[31]_i_51/O[4]
    SLICE_X47Y99         net (fo=3, unset)            0.208     8.742    n_11_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.079     8.821    uport[31]_i_21/O
    SLICE_X47Y98         net (fo=1, unset)            0.186     9.007    n_0_uport[31]_i_21
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     9.192    uport_reg[31]_i_2/O[6]
    DSP48E2_X7Y40        net (fo=2, unset)            0.302     9.494    temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.303     9.399    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 4.684ns (70.278%)  route 1.981ns (29.722%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     8.999    uport_reg[23]_i_1/CO[7]
    SLICE_X47Y98         net (fo=1, unset)            0.000     8.999    n_0_uport_reg[23]_i_1
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.133    uport_reg[31]_i_2/O[1]
    DSP48E2_X7Y40        net (fo=2, unset)            0.294     9.427    temp/temp/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.227     9.475    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 4.688ns (70.232%)  route 1.987ns (29.768%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     8.999    uport_reg[23]_i_1/CO[7]
    SLICE_X47Y98         net (fo=1, unset)            0.000     8.999    n_0_uport_reg[23]_i_1
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     9.137    uport_reg[31]_i_2/O[3]
    DSP48E2_X7Y40        net (fo=2, unset)            0.300     9.437    temp/temp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.206     9.496    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 4.679ns (70.446%)  route 1.963ns (29.554%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.886    uport2_i_2__0/O[6]
    DSP48E2_X7Y41        net (fo=2, unset)            0.372     6.258    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.244     6.502    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.502    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.581    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.581    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.099    uport2/uport2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.099    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.199    uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.199    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.736    uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.736    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.807    uport2/uport2/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y97         net (fo=1, unset)            0.344     8.151    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.188    uport[31]_i_71/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     8.188    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.366    uport_reg[31]_i_53/CO[7]
    SLICE_X48Y98         net (fo=1, unset)            0.000     8.366    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.471    uport_reg[31]_i_51/O[0]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.674    n_15_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.080     8.754    uport[31]_i_25/O
    SLICE_X47Y98         net (fo=1, unset)            0.185     8.939    n_0_uport[31]_i_25
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.166     9.105    uport_reg[31]_i_2/O[2]
    DSP48E2_X7Y40        net (fo=2, unset)            0.299     9.404    temp/temp/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.219     9.483    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 4.655ns (69.916%)  route 2.003ns (30.084%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     8.999    uport_reg[23]_i_1/CO[7]
    SLICE_X47Y98         net (fo=1, unset)            0.000     8.999    n_0_uport_reg[23]_i_1
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.104    uport_reg[31]_i_2/O[0]
    DSP48E2_X7Y40        net (fo=2, unset)            0.316     9.420    temp/temp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.195     9.507    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 4.565ns (69.684%)  route 1.986ns (30.316%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.014    uport_reg[23]_i_1/O[7]
    DSP48E2_X7Y40        net (fo=2, unset)            0.299     9.313    temp/temp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[6])
                                                     -0.215     9.487    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.487    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 4.352ns (67.016%)  route 2.142ns (32.984%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.875    uport_reg[31]_i_53/O[2]
    SLICE_X46Y97         net (fo=3, unset)            0.329     8.204    n_13_uport_reg[31]_i_53
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.082     8.286    uport[23]_i_6/O
    SLICE_X47Y97         net (fo=1, unset)            0.299     8.585    n_0_uport[23]_i_6
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     8.837    uport_reg[23]_i_1/O[5]
    DSP48E2_X7Y40        net (fo=2, unset)            0.419     9.256    temp/temp/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[4])
                                                     -0.219     9.483    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 4.548ns (70.250%)  route 1.926ns (29.750%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     8.197    uport_reg[31]_i_53/O[4]
    SLICE_X48Y96         net (fo=3, unset)            0.153     8.350    n_11_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.081     8.431    uport[23]_i_4/O
    SLICE_X47Y97         net (fo=1, unset)            0.320     8.751    n_0_uport[23]_i_4
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     8.936    uport_reg[23]_i_1/O[6]
    DSP48E2_X7Y40        net (fo=2, unset)            0.300     9.236    temp/temp/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[5])
                                                     -0.237     9.465    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 4.323ns (67.044%)  route 2.125ns (32.956%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.875    uport_reg[31]_i_53/O[2]
    SLICE_X46Y97         net (fo=3, unset)            0.329     8.204    n_13_uport_reg[31]_i_53
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.082     8.286    uport[23]_i_6/O
    SLICE_X47Y97         net (fo=1, unset)            0.299     8.585    n_0_uport[23]_i_6
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_O[4])
                                                      0.223     8.808    uport_reg[23]_i_1/O[4]
    DSP48E2_X7Y40        net (fo=2, unset)            0.402     9.210    temp/temp/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[3])
                                                     -0.248     9.454    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 4.793ns (73.243%)  route 1.751ns (26.757%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 9.392 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.698ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.246     5.886    uport2_i_2__0/CO[7]
    SLICE_X48Y94         net (fo=1, unset)            0.000     5.886    n_0_uport2_i_2__0
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.020    uport2_i_1__0/O[1]
    DSP48E2_X7Y41        net (fo=2, unset)            0.377     6.397    uport2/uport2/B[8]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.221     6.618    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     6.696    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.696    uport2/uport2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.234    uport2/uport2/DSP_MULTIPLIER_INST/V[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.234    uport2/uport2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.338    uport2/uport2/DSP_M_DATA_INST/V_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.338    uport2/uport2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     7.852    uport2/uport2/DSP_ALU_INST/ALU_OUT[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.852    uport2/uport2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     7.926    uport2/uport2/DSP_OUTPUT_INST/P[8]
    SLICE_X48Y98         net (fo=1, unset)            0.325     8.251    n_97_uport2/uport2
    SLICE_X48Y98         LUT2 (Prop_LUT2_I1_O)        0.037     8.288    uport[31]_i_61/O
    SLICE_X48Y98         net (fo=1, routed)           0.000     8.288    n_0_uport[31]_i_61
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.276     8.564    uport_reg[31]_i_51/O[5]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.767    n_10_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.077     8.844    uport[31]_i_20/O
    SLICE_X47Y98         net (fo=1, unset)            0.286     9.130    n_0_uport[31]_i_20
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.306    uport_reg[31]_i_2/O[7]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.306    uport00_out[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.562     9.392    clk_IBUF_BUFG
                         clock pessimism              0.295     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.022     9.674    uport_reg[31]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 4.797ns (74.338%)  route 1.656ns (25.662%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 9.392 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.698ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.886    uport2_i_2__0/O[6]
    DSP48E2_X7Y41        net (fo=2, unset)            0.372     6.258    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.244     6.502    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.502    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.581    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.581    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.099    uport2/uport2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.099    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.199    uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.199    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.736    uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.736    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.807    uport2/uport2/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y97         net (fo=1, unset)            0.344     8.151    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.188    uport[31]_i_71/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     8.188    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.366    uport_reg[31]_i_53/CO[7]
    SLICE_X48Y98         net (fo=1, unset)            0.000     8.366    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.500    uport_reg[31]_i_51/O[1]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.703    n_14_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.075     8.778    uport[31]_i_24/O
    SLICE_X47Y98         net (fo=1, unset)            0.177     8.955    n_0_uport[31]_i_24
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     9.215    uport_reg[31]_i_2/O[5]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.215    uport00_out[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.562     9.392    clk_IBUF_BUFG
                         clock pessimism              0.295     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.029     9.681    uport_reg[29]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 4.774ns (74.246%)  route 1.656ns (25.754%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 9.392 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.698ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.246     5.886    uport2_i_2__0/CO[7]
    SLICE_X48Y94         net (fo=1, unset)            0.000     5.886    n_0_uport2_i_2__0
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.020    uport2_i_1__0/O[1]
    DSP48E2_X7Y41        net (fo=2, unset)            0.377     6.397    uport2/uport2/B[8]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.221     6.618    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     6.696    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.696    uport2/uport2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.234    uport2/uport2/DSP_MULTIPLIER_INST/V[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.234    uport2/uport2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.338    uport2/uport2/DSP_M_DATA_INST/V_DATA[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.338    uport2/uport2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     7.852    uport2/uport2/DSP_ALU_INST/ALU_OUT[8]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.852    uport2/uport2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     7.926    uport2/uport2/DSP_OUTPUT_INST/P[8]
    SLICE_X48Y98         net (fo=1, unset)            0.325     8.251    n_97_uport2/uport2
    SLICE_X48Y98         LUT2 (Prop_LUT2_I1_O)        0.037     8.288    uport[31]_i_61/O
    SLICE_X48Y98         net (fo=1, routed)           0.000     8.288    n_0_uport[31]_i_61
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.246     8.534    uport_reg[31]_i_51/O[4]
    SLICE_X47Y99         net (fo=3, unset)            0.208     8.742    n_11_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.079     8.821    uport[31]_i_21/O
    SLICE_X47Y98         net (fo=1, unset)            0.186     9.007    n_0_uport[31]_i_21
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     9.192    uport_reg[31]_i_2/O[6]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.192    uport00_out[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.562     9.392    clk_IBUF_BUFG
                         clock pessimism              0.295     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.029     9.681    uport_reg[30]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 4.767ns (74.218%)  route 1.656ns (25.782%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 9.392 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.698ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.886    uport2_i_2__0/O[6]
    DSP48E2_X7Y41        net (fo=2, unset)            0.372     6.258    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.244     6.502    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.502    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.581    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.581    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.099    uport2/uport2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.099    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.199    uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.199    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.736    uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.736    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.807    uport2/uport2/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y97         net (fo=1, unset)            0.344     8.151    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.188    uport[31]_i_71/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     8.188    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.366    uport_reg[31]_i_53/CO[7]
    SLICE_X48Y98         net (fo=1, unset)            0.000     8.366    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.500    uport_reg[31]_i_51/O[1]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.703    n_14_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.075     8.778    uport[31]_i_24/O
    SLICE_X47Y98         net (fo=1, unset)            0.177     8.955    n_0_uport[31]_i_24
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.230     9.185    uport_reg[31]_i_2/O[4]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.185    uport00_out[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.562     9.392    clk_IBUF_BUFG
                         clock pessimism              0.295     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.034     9.686    uport_reg[28]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 4.688ns (73.537%)  route 1.687ns (26.463%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 9.393 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.698ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     8.999    uport_reg[23]_i_1/CO[7]
    SLICE_X47Y98         net (fo=1, unset)            0.000     8.999    n_0_uport_reg[23]_i_1
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     9.137    uport_reg[31]_i_2/O[3]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.137    uport00_out[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.563     9.393    clk_IBUF_BUFG
                         clock pessimism              0.295     9.688    
                         clock uncertainty           -0.035     9.653    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.023     9.676    uport_reg[27]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 4.684ns (73.521%)  route 1.687ns (26.479%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 9.393 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.698ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     8.999    uport_reg[23]_i_1/CO[7]
    SLICE_X47Y98         net (fo=1, unset)            0.000     8.999    n_0_uport_reg[23]_i_1
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.133    uport_reg[31]_i_2/O[1]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.133    uport00_out[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.563     9.393    clk_IBUF_BUFG
                         clock pessimism              0.295     9.688    
                         clock uncertainty           -0.035     9.653    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.022     9.675    uport_reg[25]
  -------------------------------------------------------------------
                         required time                          9.675    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 4.679ns (73.766%)  route 1.664ns (26.234%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 9.393 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.698ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.937    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.937    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.047    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y93         net (fo=2, unset)            0.558     5.605    n_102_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.035     5.640    uport2_i_16__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.640    n_0_uport2_i_16__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.886    uport2_i_2__0/O[6]
    DSP48E2_X7Y41        net (fo=2, unset)            0.372     6.258    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.244     6.502    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.502    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.581    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.581    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.099    uport2/uport2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.099    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.199    uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.199    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.736    uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.736    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.807    uport2/uport2/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y97         net (fo=1, unset)            0.344     8.151    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.188    uport[31]_i_71/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     8.188    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.366    uport_reg[31]_i_53/CO[7]
    SLICE_X48Y98         net (fo=1, unset)            0.000     8.366    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.471    uport_reg[31]_i_51/O[0]
    SLICE_X47Y99         net (fo=3, unset)            0.203     8.674    n_15_uport_reg[31]_i_51
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.080     8.754    uport[31]_i_25/O
    SLICE_X47Y98         net (fo=1, unset)            0.185     8.939    n_0_uport[31]_i_25
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.166     9.105    uport_reg[31]_i_2/O[2]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.105    uport00_out[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.563     9.393    clk_IBUF_BUFG
                         clock pessimism              0.295     9.688    
                         clock uncertainty           -0.035     9.653    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.021     9.674    uport_reg[26]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 4.655ns (73.400%)  route 1.687ns (26.600%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 9.393 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.698ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     8.999    uport_reg[23]_i_1/CO[7]
    SLICE_X47Y98         net (fo=1, unset)            0.000     8.999    n_0_uport_reg[23]_i_1
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.104    uport_reg[31]_i_2/O[0]
    SLICE_X47Y98         net (fo=2, routed)           0.000     9.104    uport00_out[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y98         net (fo=114, routed)         1.563     9.393    clk_IBUF_BUFG
                         clock pessimism              0.295     9.688    
                         clock uncertainty           -0.035     9.653    
    SLICE_X47Y98         FDRE (Setup_FDRE_C_D)        0.031     9.684    uport_reg[24]
  -------------------------------------------------------------------
                         required time                          9.684    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 4.171ns (68.658%)  route 1.904ns (31.342%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     7.777    uport_reg[31]_i_53/O[1]
    SLICE_X46Y97         net (fo=3, unset)            0.258     8.035    n_14_uport_reg[31]_i_53
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.075     8.110    uport[23]_i_7/O
    SLICE_X47Y97         net (fo=1, unset)            0.253     8.363    n_0_uport[23]_i_7
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     8.539    uport_reg[23]_i_1/O[3]
    DSP48E2_X7Y40        net (fo=2, unset)            0.298     8.837    temp/temp/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[2])
                                                     -0.274     9.428    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 4.565ns (73.017%)  route 1.687ns (26.983%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 9.391 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.698ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.226    uport_reg[31]_i_53/O[5]
    SLICE_X48Y96         net (fo=3, unset)            0.237     8.463    n_10_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.078     8.541    uport[23]_i_3/O
    SLICE_X47Y97         net (fo=1, unset)            0.297     8.838    n_0_uport[23]_i_3
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.014    uport_reg[23]_i_1/O[7]
    SLICE_X47Y97         net (fo=2, routed)           0.000     9.014    uport00_out[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y97         net (fo=114, routed)         1.561     9.391    clk_IBUF_BUFG
                         clock pessimism              0.295     9.686    
                         clock uncertainty           -0.035     9.651    
    SLICE_X47Y97         FDRE (Setup_FDRE_C_D)        0.022     9.673    uport_reg[23]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 4.548ns (73.664%)  route 1.626ns (26.336%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 9.391 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.698ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     3.010    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.010    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.107    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.107    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.757    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.757    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.815    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.815    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.372    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.372    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.443    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y37        net (fo=1, unset)            0.002     4.445    temp__1/temp/PCIN[19]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.925    temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.925    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.029    temp__1/temp/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y93         net (fo=2, unset)            0.510     5.539    n_103_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.576    uport2_i_17__0/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.576    n_0_uport2_i_17__0
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.800    uport2_i_2__0/O[4]
    DSP48E2_X7Y41        net (fo=2, unset)            0.311     6.111    uport2/uport2/B[3]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.254     6.365    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.365    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.442    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.442    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     6.939    uport2/uport2/DSP_MULTIPLIER_INST/U[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.939    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.009    uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.009    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.502    uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.502    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.606    uport2/uport2/DSP_OUTPUT_INST/P[2]
    SLICE_X48Y97         net (fo=1, unset)            0.330     7.936    n_103_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.973    uport[31]_i_75/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.973    n_0_uport[31]_i_75
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     8.197    uport_reg[31]_i_53/O[4]
    SLICE_X48Y96         net (fo=3, unset)            0.153     8.350    n_11_uport_reg[31]_i_53
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.081     8.431    uport[23]_i_4/O
    SLICE_X47Y97         net (fo=1, unset)            0.320     8.751    n_0_uport[23]_i_4
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     8.936    uport_reg[23]_i_1/O[6]
    SLICE_X47Y97         net (fo=2, routed)           0.000     8.936    uport00_out[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y97         net (fo=114, routed)         1.561     9.391    clk_IBUF_BUFG
                         clock pessimism              0.295     9.686    
                         clock uncertainty           -0.035     9.651    
    SLICE_X47Y97         FDRE (Setup_FDRE_C_D)        0.029     9.680    uport_reg[22]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 4.352ns (71.638%)  route 1.723ns (28.362%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 9.391 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.698ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.875    uport_reg[31]_i_53/O[2]
    SLICE_X46Y97         net (fo=3, unset)            0.329     8.204    n_13_uport_reg[31]_i_53
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.082     8.286    uport[23]_i_6/O
    SLICE_X47Y97         net (fo=1, unset)            0.299     8.585    n_0_uport[23]_i_6
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     8.837    uport_reg[23]_i_1/O[5]
    SLICE_X47Y97         net (fo=2, routed)           0.000     8.837    uport00_out[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y97         net (fo=114, routed)         1.561     9.391    clk_IBUF_BUFG
                         clock pessimism              0.295     9.686    
                         clock uncertainty           -0.035     9.651    
    SLICE_X47Y97         FDRE (Setup_FDRE_C_D)        0.029     9.680    uport_reg[21]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 4.184ns (71.644%)  route 1.656ns (28.356%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.875    uport_reg[31]_i_53/O[2]
    SLICE_X47Y97         net (fo=3, unset)            0.262     8.137    n_13_uport_reg[31]_i_53
    SLICE_X47Y97         LUT6 (Prop_LUT6_I1_O)        0.082     8.219    uport[23]_i_15/O
    SLICE_X47Y97         net (fo=1, routed)           0.000     8.219    n_0_uport[23]_i_15
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.084     8.303    uport_reg[23]_i_1/O[2]
    DSP48E2_X7Y40        net (fo=2, unset)            0.299     8.602    temp/temp/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[1])
                                                     -0.246     9.456    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 4.323ns (71.502%)  route 1.723ns (28.498%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 9.391 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.698ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.875    uport_reg[31]_i_53/O[2]
    SLICE_X46Y97         net (fo=3, unset)            0.329     8.204    n_13_uport_reg[31]_i_53
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.082     8.286    uport[23]_i_6/O
    SLICE_X47Y97         net (fo=1, unset)            0.299     8.585    n_0_uport[23]_i_6
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_O[4])
                                                      0.223     8.808    uport_reg[23]_i_1/O[4]
    SLICE_X47Y97         net (fo=2, routed)           0.000     8.808    uport00_out[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y97         net (fo=114, routed)         1.561     9.391    clk_IBUF_BUFG
                         clock pessimism              0.295     9.686    
                         clock uncertainty           -0.035     9.651    
    SLICE_X47Y97         FDRE (Setup_FDRE_C_D)        0.034     9.685    uport_reg[20]
  -------------------------------------------------------------------
                         required time                          9.685    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 4.076ns (72.721%)  route 1.529ns (27.279%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 9.399 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.698ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     7.777    uport_reg[31]_i_53/O[1]
    SLICE_X47Y97         net (fo=3, unset)            0.140     7.917    n_14_uport_reg[31]_i_53
    SLICE_X47Y97         LUT4 (Prop_LUT4_I1_O)        0.076     7.993    uport[23]_i_16/O
    SLICE_X47Y97         net (fo=1, routed)           0.000     7.993    n_0_uport[23]_i_16
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     8.073    uport_reg[23]_i_1/O[1]
    DSP48E2_X7Y40        net (fo=2, unset)            0.294     8.367    temp/temp/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y40        net (fo=114, routed)         1.569     9.399    temp/temp/CLK
                         clock pessimism              0.338     9.737    
                         clock uncertainty           -0.035     9.702    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[0])
                                                     -0.255     9.447    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 4.171ns (72.200%)  route 1.606ns (27.800%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 9.392 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.698ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     7.777    uport_reg[31]_i_53/O[1]
    SLICE_X46Y97         net (fo=3, unset)            0.258     8.035    n_14_uport_reg[31]_i_53
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.075     8.110    uport[23]_i_7/O
    SLICE_X47Y97         net (fo=1, unset)            0.253     8.363    n_0_uport[23]_i_7
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     8.539    uport_reg[23]_i_1/O[3]
    SLICE_X47Y97         net (fo=2, routed)           0.000     8.539    uport00_out[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y97         net (fo=114, routed)         1.562     9.392    clk_IBUF_BUFG
                         clock pessimism              0.295     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X47Y97         FDRE (Setup_FDRE_C_D)        0.023     9.675    uport_reg[19]
  -------------------------------------------------------------------
                         required time                          9.675    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            uport_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 4.184ns (75.510%)  route 1.357ns (24.490%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 9.392 - 7.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.764ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.698ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.743     2.762    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.253     3.015    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780    temp__0/temp/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839    temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379    temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X7Y36        net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455    temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X7Y37        net (fo=1, unset)            0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863    temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y37        net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018    temp__1/temp/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y93         net (fo=2, unset)            0.359     5.377    n_105_temp__1/temp
    SLICE_X48Y93         LUT2 (Prop_LUT2_I0_O)        0.037     5.414    uport2_i_19/O
    SLICE_X48Y93         net (fo=1, routed)           0.000     5.414    n_0_uport2_i_19
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     5.592    uport2_i_2__0/O[2]
    DSP48E2_X7Y41        net (fo=2, unset)            0.393     5.985    uport2/uport2/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.248     6.233    uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.233    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.306    uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.306    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.728    uport2/uport2/DSP_MULTIPLIER_INST/V[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.728    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.782    uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     6.782    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.181    uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X7Y41        net (fo=1, routed)           0.000     7.181    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.336    uport2/uport2/DSP_OUTPUT_INST/P[0]
    SLICE_X48Y97         net (fo=1, unset)            0.324     7.660    n_105_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     7.697    uport[31]_i_77/O
    SLICE_X48Y97         net (fo=1, routed)           0.000     7.697    n_0_uport[31]_i_77
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.875    uport_reg[31]_i_53/O[2]
    SLICE_X47Y97         net (fo=3, unset)            0.262     8.137    n_13_uport_reg[31]_i_53
    SLICE_X47Y97         LUT6 (Prop_LUT6_I1_O)        0.082     8.219    uport[23]_i_15/O
    SLICE_X47Y97         net (fo=1, routed)           0.000     8.219    n_0_uport[23]_i_15
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.084     8.303    uport_reg[23]_i_1/O[2]
    SLICE_X47Y97         net (fo=2, routed)           0.000     8.303    uport00_out[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    SLICE_X47Y97         net (fo=114, routed)         1.562     9.392    clk_IBUF_BUFG
                         clock pessimism              0.295     9.687    
                         clock uncertainty           -0.035     9.652    
    SLICE_X47Y97         FDRE (Setup_FDRE_C_D)        0.021     9.673    uport_reg[18]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 xport_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp__0/temp/DSP_A_B_DATA_INST/A[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 2.641ns (52.788%)  route 2.362ns (47.212%))
  Logic Levels:           12  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 9.386 - 7.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.764ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.698ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    SLICE_X47Y155        net (fo=114, routed)         1.782     2.801    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y155        FDRE (Prop_FDRE_C_Q)         0.156     2.957    xport_reg[4]/Q
    SLICE_X48Y153        net (fo=7, unset)            0.411     3.368    xport_OBUF[4]
    SLICE_X48Y153        LUT2 (Prop_LUT2_I0_O)        0.037     3.405    uport2_i_33/O
    SLICE_X48Y153        net (fo=1, routed)           0.000     3.405    n_0_uport2_i_33
    SLICE_X48Y153        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     3.709    uport2_i_4/CO[7]
    SLICE_X48Y154        net (fo=1, unset)            0.000     3.709    n_0_uport2_i_4
    SLICE_X48Y154        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     3.847    uport2_i_3/O[3]
    DSP48E2_X7Y38        net (fo=2, unset)            0.757     4.604    uport2__0/uport2/B[12]
    DSP48E2_X7Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B2_DATA[12])
                                                      0.296     4.900    uport2__0/uport2/DSP_A_B_DATA_INST/B2_DATA[12]
    DSP48E2_X7Y38        net (fo=1, routed)           0.000     4.900    uport2__0/uport2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[12]_B2B1[12])
                                                      0.084     4.984    uport2__0/uport2/DSP_PREADD_DATA_INST/B2B1[12]
    DSP48E2_X7Y38        net (fo=1, routed)           0.000     4.984    uport2__0/uport2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[12]_V[13])
                                                      0.620     5.604    uport2__0/uport2/DSP_MULTIPLIER_INST/V[13]
    DSP48E2_X7Y38        net (fo=1, routed)           0.000     5.604    uport2__0/uport2/DSP_MULTIPLIER.V<13>
    DSP48E2_X7Y38        DSP_M_DATA (Prop_DSP_M_DATA_V[13]_V_DATA[13])
                                                      0.071     5.675    uport2__0/uport2/DSP_M_DATA_INST/V_DATA[13]
    DSP48E2_X7Y38        net (fo=1, routed)           0.000     5.675    uport2__0/uport2/DSP_M_DATA.V_DATA<13>
    DSP48E2_X7Y38        DSP_ALU (Prop_DSP_ALU_V_DATA[13]_ALU_OUT[13])
                                                      0.481     6.156    uport2__0/uport2/DSP_ALU_INST/ALU_OUT[13]
    DSP48E2_X7Y38        net (fo=1, routed)           0.000     6.156    uport2__0/uport2/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.068     6.224    uport2__0/uport2/DSP_OUTPUT_INST/P[13]
    SLICE_X47Y96         net (fo=2, unset)            0.443     6.667    n_92_uport2__0/uport2
    SLICE_X47Y96         LUT3 (Prop_LUT3_I0_O)        0.066     6.733    uport[15]_i_3/O
    SLICE_X47Y96         net (fo=2, unset)            0.397     7.130    n_0_uport[15]_i_3
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.215     7.345    uport_reg[15]_i_1/CO[7]
    SLICE_X47Y97         net (fo=1, unset)            0.000     7.345    n_0_uport_reg[15]_i_1
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.450    uport_reg[23]_i_1/O[0]
    DSP48E2_X7Y36        net (fo=2, unset)            0.354     7.804    temp__0/temp/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AG12                                              0.000     7.000    clk
    AG12                 net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     7.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     7.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     7.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     7.830    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y36        net (fo=114, routed)         1.556     9.386    temp__0/temp/CLK
                         clock pessimism              0.255     9.641    
                         clock uncertainty           -0.035     9.605    
    DSP48E2_X7Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[16])
                                                     -0.292     9.313    temp__0/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  1.510    




