0.7
2020.2
Nov 18 2020
09:47:47
F:/FPGA/signgle_cycle/prj/single_riscv.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
F:/FPGA/signgle_cycle/rtl/ALU.v,1744536875,verilog,,F:/FPGA/signgle_cycle/rtl/ALU_control.v,,ALU,,,,,,,,
F:/FPGA/signgle_cycle/rtl/ALU_control.v,1744536594,verilog,,F:/FPGA/signgle_cycle/rtl/CPU.v,,ALU_control,,,,,,,,
F:/FPGA/signgle_cycle/rtl/CPU.v,1744536946,verilog,,F:/FPGA/signgle_cycle/rtl/DM_module.v,,CPU,,,,,,,,
F:/FPGA/signgle_cycle/rtl/DM_module.v,1744537174,verilog,,F:/FPGA/signgle_cycle/rtl/ImmExtend.v,,DM_module,,,,,,,,
F:/FPGA/signgle_cycle/rtl/ImmExtend.v,1744627335,verilog,,F:/FPGA/signgle_cycle/rtl/PC_module.v,,ImmExtend,,,,,,,,
F:/FPGA/signgle_cycle/rtl/PC_module.v,1744537069,verilog,,F:/FPGA/signgle_cycle/rtl/PM_module.v,,PC_module,,,,,,,,
F:/FPGA/signgle_cycle/rtl/PM_module.v,1744537512,verilog,,F:/FPGA/signgle_cycle/rtl/Register_file.v,,PM_module,,,,,,,,
F:/FPGA/signgle_cycle/rtl/Register_file.v,1744537531,verilog,,F:/FPGA/signgle_cycle/rtl/control.v,,Register_file,,,,,,,,
F:/FPGA/signgle_cycle/rtl/control.v,1744536343,verilog,,F:/FPGA/signgle_cycle/tb/tb_CPU.v,,control,,,,,,,,
F:/FPGA/signgle_cycle/tb/tb_CPU.v,1744627891,verilog,,,,CPU_tb,,,,,,,,
