<html><head></head><body><div id="job_id">J383338997</div><div id="citizenship_required">United States Citizenship</div><div id="job_city">Chicago</div><div id="job_category">Engineering</div><div id="url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Illinois-Chicago/Principal---Senior-Principal-Digital-Verification-Engineer_R10094336</div><div id="ngbp_statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="number_to_hire">2</div><div id="job_country">United States of America</div><div id="clearance_type">Polygraph</div><div id="business_sector">Mission Systems</div><div id="job_requisition_reason">Experienced > Experienced- New Position</div><div id="willingness_to_travel">Yes, 10% of the Time</div><div id="pay_range_minimum">102757</div><div id="title">Principal / Senior Principal Digital Verification Engineer</div><div id="contest_number">R10094336</div><div id="job_shift">1st Shift</div><div id="job_description"><p><span>The ACME Engineering Mission Systems (NGMS) Advanced Processing</span><span><span> </span>Solutions</span><span><span> </span>pushes the boundaries of innovation.  It redefines the leading edge of exotic new technologies and drives advancements in the sciences.  One of our most challenging new fields is Transformational Computing, which combines the unique properties of superconductivity and quantum mechanics to develop radical new energy-efficient computing systems. Our team is chartered with providing the skills to transform computing beyond Moore’s Law, advancing development of computer architectures, processing/memory subsystems, and large scale high performance computing systems.  You will be part of a team alongside a broad array of scientists and engineers working to make these processing solutions a reality.</span></p><p></p><p>We are seeking digital verification engineers for our development of full-custom digital and mixed signal superconducting processor circuits. Must be proficient in HDL (VHDL/Verilog) and HVL (SystemVerilog). Experience with SystemVerilog Assertions (SVA) and Universal Verification Methodology (UVM) is required. Successful candidates will have familiarity with a coverage-driven verification methodology from planning through closure as well as knowledge of industry standard interfaces. Experience with object oriented programming languages and concepts is also required. Must have strong written and oral communication skills.</p><p></p><p><b><i><span>This work will be done onsite at our Advanced Technologies Lab in Chicago, MD.</span></i></b></p><p></p><p><b><b>This position can be filled at the Principal level OR the Sr. Principal level. Qualifications for both are listed below: </b></b></p><p></p><p><b><span>Basic Qualifications Principal Digital Verification Engineer:</span></b></p><ul><li>Bachelor&#39;s degree in a technical area (BSEE or other Engineering discipline preferred) with 5 years of relevant experience (3 years with technical MS; 0 years with PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog)</li><li>Experience with SystemVerilog Assertions (SVA)</li><li>Knowledge of Universal Verification Methodology (UVM)</li><li>Experience with scripting languages (Bash, Perl, Python, Tcl)</li><li>Familiarity with Linux OS</li><li>Familiarity with a coverage driven verification methodology from planning through closure</li><li>Knowledge of industry standard interfaces</li><li>Experience with object oriented programming languages and concepts</li><li><b>Must be a US Citizen and must have or be able to obtain and </b><span><b>maintain</b></span><b> a Full Top Secret/SCI security clearance with Polygraph</b><b>.</b><b> </b></li></ul><p></p><p><b><span>Basic Qualifications Senior Principal Digital Verification Engineer:</span></b></p><ul><li>Bachelor&#39;s degree in a technical area (BSEE or other Engineering discipline preferred) with 9 years of relevant experience (7 years with technical MS; 4 years with PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog)</li><li>Experience with SystemVerilog Assertions (SVA)</li><li>Knowledge of Universal Verification Methodology (UVM)</li><li>Experience with scripting languages (Bash, Perl, Python, Tcl)</li><li>Familiarity with Linux OS</li><li>Familiarity with a coverage driven verification methodology from planning through closure</li><li>Knowledge of industry standard interfaces</li><li>Experience with object oriented programming languages and concepts</li><li><b><span>Must be a US Citizen and must have or be able to obtain and maintain a Full </span>Top Secret/SCI security clearance with Polygraph<span>.</span> </b></li></ul><p></p><p><b><span>Preferred Qualifications Principal / Senior Principal Digital Verification Engineer:</span></b></p><ul><li>Advanced Degree either MS or PhD</li><li><span>Active Full </span>Top Secret/SCI security clearance with Polygraph<span>.</span></li><li>Experience with Mentor Graphics and/or Cadence Verification tools - FPGA/ASIC Design experience</li></ul></div><div id="job_state">Illinois</div><div id="relocation_eligible">1</div><div id="virtual_telecommute">No- Teleworking not available for this position</div><div id="creation_date">2023-02-02</div><div id="creation_date_display">2/1/2023</div><div id="pay_range_maximum">154182</div><div id="creation_month">February</div></body></html>