<html><body>
<pre>
 
cpldfit:  version H.41                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld_debug                          Date:  8- 2-2005,  2:40PM
Device Used: XC95144XL-5-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
22 /144 ( 15%) 2   /720  (  1%) 2  /432 (  1%)   0  /144 (  0%) 23 /81  ( 28%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        0/54        0/90       1/11
FB2           0/18        0/54        0/90       0/10
FB3           0/18        0/54        0/90       0/10
FB4           8/18        0/54        0/90       8/10
FB5           2/18        1/54        1/90       2/10
FB6           8/18        1/54        1/90       8/10
FB7           0/18        0/54        0/90       0/10
FB8           3/18        0/54        0/90       3/10
             -----       -----       -----      -----    
             22/144       2/432       2/720     22/81 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :    24      73
Output        :   22          22    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       4
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     24          24

** Power Data **

There are 22 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld:936 - The output buffer 'vmsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'vmsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'trs_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'smptebp1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'sd_hd_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'mutesd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'iop1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'edh_ins_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'det_trs_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_m_sd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'd_a1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'cs_1532_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'clk_s_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'busw_1532_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'blank_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'ancisd_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<2>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'amsd<0>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 22 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
scrbyp              0     0     FB1_2   11   I/O     O       STD  FAST 
vmhd<2>             0     0     FB4_2   87   I/O     O       STD  FAST 
vmhd<3>             0     0     FB4_5   89   I/O     O       STD  FAST 
amhd<0>             0     0     FB4_6   90   I/O     O       STD  FAST 
amhd<1>             0     0     FB4_8   91   I/O     O       STD  FAST 
dscbyp              0     0     FB4_9   92   I/O     O       STD  FAST 
mutehd              0     0     FB4_11  93   I/O     O       STD  FAST 
ancihd              0     0     FB4_12  94   I/O     O       STD  FAST 
m_d_hd              0     0     FB4_14  95   I/O     O       STD  FAST 
cs_f                1     1     FB5_6   37   I/O     O       STD  FAST 
rcbyp               0     0     FB5_11  41   I/O     O       STD  FAST 
busw_1560           0     0     FB6_2   74   I/O     O       STD  FAST 
iop1560             0     0     FB6_5   76   I/O     O       STD  FAST 
smptebp1560         0     0     FB6_6   77   I/O     O       STD  FAST 
fwen_dis            0     0     FB6_11  80   I/O     O       STD  FAST 
m_s_1560            0     0     FB6_12  81   I/O     O       STD  FAST 
tp_cf               1     1     FB6_14  82   I/O     O       STD  FAST 
vmhd<0>             0     0     FB6_15  85   I/O     O       STD  FAST 
vmhd<1>             0     0     FB6_17  86   I/O     O       STD  FAST 
cs_1560             0     0     FB8_14  71   I/O     O       STD  FAST 
d_a1560             0     0     FB8_15  72   I/O     O       STD  FAST 
sd_hd_1560          0     0     FB8_17  73   I/O     O       STD  FAST 

** 2 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
loc9023             FB5_5   36   I/O     I
loc1560             FB8_6   65   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
scrbyp                0       0     0   5     FB1_2   11    I/O     O
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   13    I/O     
(unused)              0       0     0   5     FB1_6   14    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   15    I/O     
(unused)              0       0     0   5     FB1_9   16    I/O     
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  17    I/O     
(unused)              0       0     0   5     FB1_12  18    I/O     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  19    I/O     
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  22    GCK/I/O 
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
scrbyp               ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O 
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O 
(unused)              0       0     0   5     FB2_6   2     GTS/I/O 
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O 
(unused)              0       0     0   5     FB2_9   4     GTS/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     
(unused)              0       0     0   5     FB2_12  7     I/O     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  8     I/O     
(unused)              0       0     0   5     FB2_15  9     I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  10    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O 
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   24    I/O     
(unused)              0       0     0   5     FB3_6   25    I/O     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O 
(unused)              0       0     0   5     FB3_9   28    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  29    I/O     
(unused)              0       0     0   5     FB3_12  30    I/O     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    I/O     
(unused)              0       0     0   5     FB3_15  33    I/O     
(unused)              0       0     0   5     FB3_16        (b)     
(unused)              0       0     0   5     FB3_17  34    I/O     
(unused)              0       0     0   5     FB3_18        (b)     
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
vmhd<2>               0       0     0   5     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
vmhd<3>               0       0     0   5     FB4_5   89    I/O     O
amhd<0>               0       0     0   5     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
amhd<1>               0       0     0   5     FB4_8   91    I/O     O
dscbyp                0       0     0   5     FB4_9   92    I/O     O
(unused)              0       0     0   5     FB4_10        (b)     
mutehd                0       0     0   5     FB4_11  93    I/O     O
ancihd                0       0     0   5     FB4_12  94    I/O     O
(unused)              0       0     0   5     FB4_13        (b)     
m_d_hd                0       0     0   5     FB4_14  95    I/O     O
(unused)              0       0     0   5     FB4_15  96    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  97    I/O     
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
vmhd<2>              ........................................ 0
vmhd<3>              ........................................ 0
amhd<0>              ........................................ 0
amhd<1>              ........................................ 0
dscbyp               ........................................ 0
mutehd               ........................................ 0
ancihd               ........................................ 0
m_d_hd               ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   35    I/O     
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     I
cs_f                  1       0     0   4     FB5_6   37    I/O     O
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     
(unused)              0       0     0   5     FB5_9   40    I/O     
(unused)              0       0     0   5     FB5_10        (b)     
rcbyp                 0       0     0   5     FB5_11  41    I/O     O
(unused)              0       0     0   5     FB5_12  42    I/O     
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  43    I/O     
(unused)              0       0     0   5     FB5_15  46    I/O     
(unused)              0       0     0   5     FB5_16        (b)     
(unused)              0       0     0   5     FB5_17  49    I/O     
(unused)              0       0     0   5     FB5_18        (b)     

Signals Used by Logic in Function Block
  1: loc9023          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
cs_f                 X....................................... 1
rcbyp                ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
busw_1560             0       0     0   5     FB6_2   74    I/O     O
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
iop1560               0       0     0   5     FB6_5   76    I/O     O
smptebp1560           0       0     0   5     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     
(unused)              0       0     0   5     FB6_9   79    I/O     
(unused)              0       0     0   5     FB6_10        (b)     
fwen_dis              0       0     0   5     FB6_11  80    I/O     O
m_s_1560              0       0     0   5     FB6_12  81    I/O     O
(unused)              0       0     0   5     FB6_13        (b)     
tp_cf                 1       0     0   4     FB6_14  82    I/O     O
vmhd<0>               0       0     0   5     FB6_15  85    I/O     O
(unused)              0       0     0   5     FB6_16        (b)     
vmhd<1>               0       0     0   5     FB6_17  86    I/O     O
(unused)              0       0     0   5     FB6_18        (b)     

Signals Used by Logic in Function Block
  1: loc1560          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
busw_1560            ........................................ 0
iop1560              ........................................ 0
smptebp1560          ........................................ 0
fwen_dis             ........................................ 0
m_s_1560             ........................................ 0
tp_cf                X....................................... 1
vmhd<0>              ........................................ 0
vmhd<1>              ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     
(unused)              0       0     0   5     FB7_6   53    I/O     
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     
(unused)              0       0     0   5     FB7_9   55    I/O     
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     
(unused)              0       0     0   5     FB7_15  60    I/O     
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     
(unused)              0       0     0   5     FB7_18        (b)     
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     
(unused)              0       0     0   5     FB8_6   65    I/O     I
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     
(unused)              0       0     0   5     FB8_9   67    I/O     
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     
(unused)              0       0     0   5     FB8_12  70    I/O     
(unused)              0       0     0   5     FB8_13        (b)     
cs_1560               0       0     0   5     FB8_14  71    I/O     O
d_a1560               0       0     0   5     FB8_15  72    I/O     O
(unused)              0       0     0   5     FB8_16        (b)     
sd_hd_1560            0       0     0   5     FB8_17  73    I/O     O
(unused)              0       0     0   5     FB8_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
cs_1560              ........................................ 0
d_a1560              ........................................ 0
sd_hd_1560           ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


amhd(0) <= '0';


amhd(1) <= '1';


ancihd <= '0';


busw_1560 <= '0';


cs_1560_I <= '0';
cs_1560 <= cs_1560_I when cs_1560_OE = '1' else 'Z';
cs_1560_OE <= '0';


cs_f <= loc9023;


d_a1560 <= '0';


dscbyp <= '1';


fwen_dis <= '1';


iop1560 <= '0';


m_d_hd <= '1';


m_s_1560 <= '0';


mutehd <= '0';


rcbyp <= '1';


scrbyp <= '0';


sd_hd_1560 <= '0';


smptebp1560 <= '1';


tp_cf <= loc1560;


vmhd(0) <= '0';


vmhd(1) <= '1';


vmhd(2) <= '0';


vmhd(3) <= '0';

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-5-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13               XC95144XL-5-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              51 VCC                           
  2 KPR                              52 KPR                           
  3 KPR                              53 KPR                           
  4 KPR                              54 KPR                           
  5 VCC                              55 KPR                           
  6 KPR                              56 KPR                           
  7 KPR                              57 VCC                           
  8 KPR                              58 KPR                           
  9 KPR                              59 KPR                           
 10 KPR                              60 KPR                           
 11 scrbyp                           61 KPR                           
 12 KPR                              62 GND                           
 13 KPR                              63 KPR                           
 14 KPR                              64 KPR                           
 15 KPR                              65 loc1560                       
 16 KPR                              66 KPR                           
 17 KPR                              67 KPR                           
 18 KPR                              68 KPR                           
 19 KPR                              69 GND                           
 20 KPR                              70 KPR                           
 21 GND                              71 cs_1560                       
 22 KPR                              72 d_a1560                       
 23 KPR                              73 sd_hd_1560                    
 24 KPR                              74 busw_1560                     
 25 KPR                              75 GND                           
 26 VCC                              76 iop1560                       
 27 KPR                              77 smptebp1560                   
 28 KPR                              78 KPR                           
 29 KPR                              79 KPR                           
 30 KPR                              80 fwen_dis                      
 31 GND                              81 m_s_1560                      
 32 KPR                              82 tp_cf                         
 33 KPR                              83 TDO                           
 34 KPR                              84 GND                           
 35 KPR                              85 vmhd<0>                       
 36 loc9023                          86 vmhd<1>                       
 37 cs_f                             87 vmhd<2>                       
 38 VCC                              88 VCC                           
 39 KPR                              89 vmhd<3>                       
 40 KPR                              90 amhd<0>                       
 41 rcbyp                            91 amhd<1>                       
 42 KPR                              92 dscbyp                        
 43 KPR                              93 mutehd                        
 44 GND                              94 ancihd                        
 45 TDI                              95 m_d_hd                        
 46 KPR                              96 KPR                           
 47 TMS                              97 KPR                           
 48 TCK                              98 VCC                           
 49 KPR                              99 KPR                           
 50 KPR                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-5-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
