set ::env(PROJECT_NAME) test_logic_cell
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/ql_designs/test_logic_cell/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/ql_designs/test_logic_cell/rtl/test_logic_cell.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) digital_design
