###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc05)
#  Generated on:      Thu May 16 16:16:20 2019
#  Design:            router
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin inSouth/outputPortSelect_reg[2]/CK 
Endpoint:   inSouth/outputPortSelect_reg[2]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         1.157
+ Phase Shift                   0.000
= Required Time                 6.178
- Arrival Time                 46.752
= Slack Time                  -40.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -40.525 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -40.484 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -15.357 | 
     | inSouth/U15/B0                    |   ^   | n74         | OAI21XLTS  |  0.372 |  25.590 |  -14.985 | 
     | inSouth/U15/Y                     |   v   | inSouth/n49 | OAI21XLTS  | 15.646 |  41.236 |    0.661 | 
     | inSouth/U12/AN                    |   v   | inSouth/n49 | NAND3BX1TS |  0.000 |  41.236 |    0.661 | 
     | inSouth/U12/Y                     |   v   | inSouth/n53 | NAND3BX1TS |  3.351 |  44.587 |    4.012 | 
     | inSouth/U9/A                      |   v   | inSouth/n53 | NOR2X1TS   |  0.001 |  44.588 |    4.013 | 
     | inSouth/U9/Y                      |   ^   | inSouth/n44 | NOR2X1TS   |  2.158 |  46.746 |    6.171 | 
     | inSouth/outputPortSelect_reg[2]/D |   ^   | inSouth/n44 | DFFQX1TS   |  0.007 |  46.752 |    6.178 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   46.575 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   46.583 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   46.907 | 
     | inSouth/outputPortSelect_reg[2]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   47.909 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin inWest/outputPortSelect_reg[2]/CK 
Endpoint:   inWest/outputPortSelect_reg[2]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.994
+ Phase Shift                   0.000
= Required Time                 6.341
- Arrival Time                 46.857
= Slack Time                  -40.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.050 |  -40.466 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.091 |  -40.425 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.218 |  -15.298 | 
     | inWest/U17/B0                    |   ^   | n74        | OAI21XLTS  |  0.370 |  25.588 |  -14.928 | 
     | inWest/U17/Y                     |   v   | inWest/n51 | OAI21XLTS  | 15.661 |  41.249 |    0.733 | 
     | inWest/U14/AN                    |   v   | inWest/n51 | NAND3BX1TS |  0.000 |  41.250 |    0.733 | 
     | inWest/U14/Y                     |   v   | inWest/n55 | NAND3BX1TS |  3.496 |  44.746 |    4.229 | 
     | inWest/U11/A                     |   v   | inWest/n55 | NOR2X1TS   |  0.002 |  44.747 |    4.231 | 
     | inWest/U11/Y                     |   ^   | inWest/n44 | NOR2X1TS   |  2.105 |  46.853 |    6.336 | 
     | inWest/outputPortSelect_reg[2]/D |   ^   | inWest/n44 | DFFQX1TS   |  0.005 |  46.857 |    6.341 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   46.516 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   46.525 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   46.848 | 
     | inWest/outputPortSelect_reg[2]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   47.851 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin inNorth/outputPortSelect_reg[2]/CK 
Endpoint:   inNorth/outputPortSelect_reg[2]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.913
+ Phase Shift                   0.000
= Required Time                 6.421
- Arrival Time                 45.756
= Slack Time                  -39.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -39.285 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -39.244 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -14.117 | 
     | inNorth/U25/B0                    |   ^   | n74         | OAI21XLTS  |  0.161 |  25.379 |  -13.956 | 
     | inNorth/U25/Y                     |   v   | inNorth/n20 | OAI21XLTS  | 15.587 |  40.966 |    1.631 | 
     | inNorth/U11/AN                    |   v   | inNorth/n20 | NAND3BX1TS |  0.000 |  40.966 |    1.631 | 
     | inNorth/U11/Y                     |   v   | inNorth/n16 | NAND3BX1TS |  3.087 |  44.053 |    4.718 | 
     | inNorth/U8/A                      |   v   | inNorth/n16 | NOR2X1TS   |  0.000 |  44.053 |    4.718 | 
     | inNorth/U8/Y                      |   ^   | inNorth/n44 | NOR2X1TS   |  1.700 |  45.753 |    6.418 | 
     | inNorth/outputPortSelect_reg[2]/D |   ^   | inNorth/n44 | DFFHQX4TS  |  0.004 |  45.756 |    6.421 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   45.335 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   45.343 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   45.667 | 
     | inNorth/outputPortSelect_reg[2]/CK |   ^   | clk__L1_N0 | DFFHQX4TS   | 1.002 |   7.334 |   46.669 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin inEast/outputPortSelect_reg[2]/CK 
Endpoint:   inEast/outputPortSelect_reg[2]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.816
+ Phase Shift                   0.000
= Required Time                 6.518
- Arrival Time                 44.797
= Slack Time                  -38.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.051 |  -38.228 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.092 |  -38.187 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.219 |  -13.060 | 
     | inEast/U16/B0                    |   ^   | n74        | OAI21XLTS  |  0.295 |  25.514 |  -12.765 | 
     | inEast/U16/Y                     |   v   | inEast/n50 | OAI21XLTS  | 16.791 |  42.304 |    4.025 | 
     | inEast/U13/AN                    |   v   | inEast/n50 | NAND3BX1TS |  0.001 |  42.305 |    4.026 | 
     | inEast/U13/Y                     |   v   | inEast/n54 | NAND3BX1TS |  1.284 |  43.589 |    5.310 | 
     | inEast/U10/A                     |   v   | inEast/n54 | NOR2X1TS   |  0.000 |  43.589 |    5.310 | 
     | inEast/U10/Y                     |   ^   | inEast/n44 | NOR2X1TS   |  1.206 |  44.794 |    6.515 | 
     | inEast/outputPortSelect_reg[2]/D |   ^   | inEast/n44 | DFFQX4TS   |  0.003 |  44.797 |    6.518 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   44.279 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   44.288 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   44.611 | 
     | inEast/outputPortSelect_reg[2]/CK |   ^   | clk__L1_N0 | DFFQX4TS    | 1.002 |   7.334 |   45.613 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin inSouth/outputPortSelect_reg[3]/CK 
Endpoint:   inSouth/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.424
+ Phase Shift                   0.000
= Required Time                 6.911
- Arrival Time                 45.178
= Slack Time                  -38.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -38.218 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -38.176 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -13.050 | 
     | inSouth/U15/B0                    |   ^   | n74         | OAI21XLTS  |  0.372 |  25.590 |  -12.678 | 
     | inSouth/U15/Y                     |   v   | inSouth/n49 | OAI21XLTS  | 15.646 |  41.236 |    2.968 | 
     | inSouth/U12/AN                    |   v   | inSouth/n49 | NAND3BX1TS |  0.000 |  41.236 |    2.968 | 
     | inSouth/U12/Y                     |   v   | inSouth/n53 | NAND3BX1TS |  3.351 |  44.587 |    6.319 | 
     | inSouth/U8/B                      |   v   | inSouth/n53 | NOR2BX1TS  |  0.001 |  44.588 |    6.320 | 
     | inSouth/U8/Y                      |   ^   | inSouth/n45 | NOR2BX1TS  |  0.590 |  45.178 |    6.910 | 
     | inSouth/outputPortSelect_reg[3]/D |   ^   | inSouth/n45 | DFFHQX1TS  |  0.001 |  45.178 |    6.911 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   44.268 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   44.276 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   44.600 | 
     | inSouth/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.334 |   45.602 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin inWest/outputPortSelect_reg[3]/CK 
Endpoint:   inWest/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.298
+ Phase Shift                   0.000
= Required Time                 7.037
- Arrival Time                 45.132
= Slack Time                  -38.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.050 |  -38.045 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.091 |  -38.004 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.218 |  -12.877 | 
     | inWest/U17/B0                    |   ^   | n74        | OAI21XLTS  |  0.370 |  25.588 |  -12.507 | 
     | inWest/U17/Y                     |   v   | inWest/n51 | OAI21XLTS  | 15.661 |  41.249 |    3.154 | 
     | inWest/U14/AN                    |   v   | inWest/n51 | NAND3BX1TS |  0.000 |  41.250 |    3.154 | 
     | inWest/U14/Y                     |   v   | inWest/n55 | NAND3BX1TS |  3.496 |  44.746 |    6.650 | 
     | inWest/U10/B                     |   v   | inWest/n55 | NOR2BX1TS  |  0.002 |  44.747 |    6.652 | 
     | inWest/U10/Y                     |   ^   | inWest/n45 | NOR2BX1TS  |  0.385 |  45.132 |    7.037 | 
     | inWest/outputPortSelect_reg[3]/D |   ^   | inWest/n45 | DFFQX1TS   |  0.000 |  45.132 |    7.037 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   44.095 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   44.104 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   44.427 | 
     | inWest/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   45.430 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin inSouth/outputPortSelect_reg[0]/CK 
Endpoint:   inSouth/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.594
+ Phase Shift                   0.000
= Required Time                 6.740
- Arrival Time                 44.579
= Slack Time                  -37.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -37.789 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -37.748 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -12.621 | 
     | inSouth/U15/B0                    |   ^   | n74         | OAI21XLTS  |  0.372 |  25.590 |  -12.249 | 
     | inSouth/U15/Y                     |   v   | inSouth/n49 | OAI21XLTS  | 15.646 |  41.236 |    3.397 | 
     | inSouth/U22/B0                    |   v   | inSouth/n49 | AOI211X1TS |  0.000 |  41.236 |    3.397 | 
     | inSouth/U22/Y                     |   ^   | inSouth/n42 | AOI211X1TS |  3.343 |  44.579 |    6.740 | 
     | inSouth/outputPortSelect_reg[0]/D |   ^   | inSouth/n42 | DFFHQX1TS  |  0.000 |  44.579 |    6.740 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   43.839 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.848 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   44.171 | 
     | inSouth/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.334 |   45.173 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin inWest/outputPortSelect_reg[0]/CK 
Endpoint:   inWest/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.540
+ Phase Shift                   0.000
= Required Time                 6.794
- Arrival Time                 44.418
= Slack Time                  -37.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.050 |  -37.574 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.091 |  -37.533 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.218 |  -12.406 | 
     | inWest/U17/B0                    |   ^   | n74        | OAI21XLTS  |  0.370 |  25.588 |  -12.036 | 
     | inWest/U17/Y                     |   v   | inWest/n51 | OAI21XLTS  | 15.661 |  41.249 |    3.625 | 
     | inWest/U24/B0                    |   v   | inWest/n51 | AOI211X1TS |  0.000 |  41.250 |    3.625 | 
     | inWest/U24/Y                     |   ^   | inWest/n42 | AOI211X1TS |  3.169 |  44.418 |    6.794 | 
     | inWest/outputPortSelect_reg[0]/D |   ^   | inWest/n42 | DFFQX1TS   |  0.000 |  44.418 |    6.794 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   43.624 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.633 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.956 | 
     | inWest/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   44.958 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin inNorth/outputPortSelect_reg[3]/CK 
Endpoint:   inNorth/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.385
+ Phase Shift                   0.000
= Required Time                 6.949
- Arrival Time                 44.452
= Slack Time                  -37.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -37.453 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -37.412 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -12.285 | 
     | inNorth/U25/B0                    |   ^   | n74         | OAI21XLTS  |  0.161 |  25.379 |  -12.125 | 
     | inNorth/U25/Y                     |   v   | inNorth/n20 | OAI21XLTS  | 15.587 |  40.966 |    3.462 | 
     | inNorth/U11/AN                    |   v   | inNorth/n20 | NAND3BX1TS |  0.000 |  40.966 |    3.462 | 
     | inNorth/U11/Y                     |   v   | inNorth/n16 | NAND3BX1TS |  3.087 |  44.053 |    6.549 | 
     | inNorth/U7/B                      |   v   | inNorth/n16 | NOR2BX1TS  |  0.000 |  44.053 |    6.549 | 
     | inNorth/U7/Y                      |   ^   | inNorth/n45 | NOR2BX1TS  |  0.400 |  44.452 |    6.949 | 
     | inNorth/outputPortSelect_reg[3]/D |   ^   | inNorth/n45 | DFFQX1TS   |  0.000 |  44.452 |    6.949 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   43.504 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.512 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.835 | 
     | inNorth/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   44.838 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin inEast/outputPortSelect_reg[3]/CK 
Endpoint:   inEast/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.504
+ Phase Shift                   0.000
= Required Time                 6.831
- Arrival Time                 44.215
= Slack Time                  -37.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.051 |  -37.333 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.092 |  -37.292 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.219 |  -12.166 | 
     | inEast/U16/B0                    |   ^   | n74        | OAI21XLTS  |  0.295 |  25.514 |  -11.871 | 
     | inEast/U16/Y                     |   v   | inEast/n50 | OAI21XLTS  | 16.791 |  42.304 |    4.920 | 
     | inEast/U13/AN                    |   v   | inEast/n50 | NAND3BX1TS |  0.001 |  42.305 |    4.921 | 
     | inEast/U13/Y                     |   v   | inEast/n54 | NAND3BX1TS |  1.284 |  43.589 |    6.205 | 
     | inEast/U9/B                      |   v   | inEast/n54 | NOR2BX1TS  |  0.000 |  43.589 |    6.205 | 
     | inEast/U9/Y                      |   ^   | inEast/n45 | NOR2BX1TS  |  0.625 |  44.214 |    6.830 | 
     | inEast/outputPortSelect_reg[3]/D |   ^   | inEast/n45 | DFFQX4TS   |  0.001 |  44.215 |    6.831 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   43.384 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.393 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.716 | 
     | inEast/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFQX4TS    | 1.002 |   7.334 |   44.718 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin inWest/outputPortSelect_reg[1]/CK 
Endpoint:   inWest/outputPortSelect_reg[1]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.751
+ Phase Shift                   0.000
= Required Time                 6.584
- Arrival Time                 43.937
= Slack Time                  -37.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.050 |  -37.303 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.091 |  -37.262 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.218 |  -12.135 | 
     | inWest/U17/B0                    |   ^   | n74        | OAI21XLTS  |  0.370 |  25.588 |  -11.765 | 
     | inWest/U17/Y                     |   v   | inWest/n51 | OAI21XLTS  | 15.661 |  41.249 |    3.896 | 
     | inWest/U27/B0                    |   v   | inWest/n51 | AOI211X1TS |  0.000 |  41.250 |    3.897 | 
     | inWest/U27/Y                     |   ^   | inWest/n43 | AOI211X1TS |  2.687 |  43.936 |    6.584 | 
     | inWest/outputPortSelect_reg[1]/D |   ^   | inWest/n43 | DFFQX1TS   |  0.000 |  43.937 |    6.584 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   43.353 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.362 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.685 | 
     | inWest/outputPortSelect_reg[1]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   44.687 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin inNorth/outputPortSelect_reg[0]/CK 
Endpoint:   inNorth/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.529
+ Phase Shift                   0.000
= Required Time                 6.805
- Arrival Time                 44.151
= Slack Time                  -37.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -37.295 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -37.254 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -12.127 | 
     | inNorth/U25/B0                    |   ^   | n74         | OAI21XLTS  |  0.161 |  25.379 |  -11.967 | 
     | inNorth/U25/Y                     |   v   | inNorth/n20 | OAI21XLTS  | 15.587 |  40.966 |    3.620 | 
     | inNorth/U29/B0                    |   v   | inNorth/n20 | AOI211X1TS |  0.000 |  40.966 |    3.620 | 
     | inNorth/U29/Y                     |   ^   | inNorth/n42 | AOI211X1TS |  3.184 |  44.150 |    6.804 | 
     | inNorth/outputPortSelect_reg[0]/D |   ^   | inNorth/n42 | DFFQX1TS   |  0.001 |  44.151 |    6.805 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   43.346 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.354 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.677 | 
     | inNorth/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   44.680 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin inNorth/outputPortSelect_reg[1]/CK 
Endpoint:   inNorth/outputPortSelect_reg[1]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.763
+ Phase Shift                   0.000
= Required Time                 6.571
- Arrival Time                 43.722
= Slack Time                  -37.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -37.101 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -37.059 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -11.933 | 
     | inNorth/U25/B0                    |   ^   | n74         | OAI21XLTS  |  0.161 |  25.379 |  -11.772 | 
     | inNorth/U25/Y                     |   v   | inNorth/n20 | OAI21XLTS  | 15.587 |  40.966 |    3.815 | 
     | inNorth/U32/B0                    |   v   | inNorth/n20 | AOI211X1TS |  0.000 |  40.966 |    3.815 | 
     | inNorth/U32/Y                     |   ^   | inNorth/n43 | AOI211X1TS |  2.755 |  43.721 |    6.570 | 
     | inNorth/outputPortSelect_reg[1]/D |   ^   | inNorth/n43 | DFFHQX1TS  |  0.000 |  43.722 |    6.571 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   43.151 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   43.159 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.483 | 
     | inNorth/outputPortSelect_reg[1]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.334 |   44.485 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin inEast/outputPortSelect_reg[0]/CK 
Endpoint:   inEast/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.487
+ Phase Shift                   0.000
= Required Time                 6.847
- Arrival Time                 43.715
= Slack Time                  -36.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.051 |  -36.818 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.092 |  -36.776 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.219 |  -11.650 | 
     | inEast/U16/B0                    |   ^   | n74        | OAI21XLTS  |  0.295 |  25.514 |  -11.355 | 
     | inEast/U16/Y                     |   v   | inEast/n50 | OAI21XLTS  | 16.791 |  42.304 |    5.436 | 
     | inEast/U23/B0                    |   v   | inEast/n50 | AOI211X1TS |  0.001 |  42.305 |    5.437 | 
     | inEast/U23/Y                     |   ^   | inEast/n42 | AOI211X1TS |  1.410 |  43.715 |    6.847 | 
     | inEast/outputPortSelect_reg[0]/D |   ^   | inEast/n42 | DFFQX1TS   |  0.000 |  43.715 |    6.847 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   42.868 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   42.877 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.200 | 
     | inEast/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   44.202 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin inSouth/outputPortSelect_reg[1]/CK 
Endpoint:   inSouth/outputPortSelect_reg[1]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.739
+ Phase Shift                   0.000
= Required Time                 6.595
- Arrival Time                 43.420
= Slack Time                  -36.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |             |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+------------+--------+---------+----------| 
     | reset                             |   v   | reset       |            |        |   0.050 |  -36.775 | 
     | U287/A                            |   v   | reset       | INVXLTS    |  0.041 |   0.091 |  -36.734 | 
     | U287/Y                            |   ^   | n74         | INVXLTS    | 25.127 |  25.218 |  -11.607 | 
     | inSouth/U15/B0                    |   ^   | n74         | OAI21XLTS  |  0.372 |  25.590 |  -11.235 | 
     | inSouth/U15/Y                     |   v   | inSouth/n49 | OAI21XLTS  | 15.646 |  41.236 |    4.411 | 
     | inSouth/U25/B0                    |   v   | inSouth/n49 | AOI211X1TS |  0.000 |  41.236 |    4.411 | 
     | inSouth/U25/Y                     |   ^   | inSouth/n43 | AOI211X1TS |  2.184 |  43.420 |    6.595 | 
     | inSouth/outputPortSelect_reg[1]/D |   ^   | inSouth/n43 | DFFQX4TS   |  0.000 |  43.420 |    6.595 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |   42.825 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   42.834 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   43.157 | 
     | inSouth/outputPortSelect_reg[1]/CK |   ^   | clk__L1_N0 | DFFQX4TS    | 1.002 |   7.334 |   44.159 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin inEast/outputPortSelect_reg[1]/CK 
Endpoint:   inEast/outputPortSelect_reg[1]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.444
+ Phase Shift                   0.000
= Required Time                 6.890
- Arrival Time                 43.203
= Slack Time                  -36.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |            |            |        |  Time   |   Time   | 
     |----------------------------------+-------+------------+------------+--------+---------+----------| 
     | reset                            |   v   | reset      |            |        |   0.050 |  -36.262 | 
     | U287/A                           |   v   | reset      | INVXLTS    |  0.041 |   0.092 |  -36.221 | 
     | U287/Y                           |   ^   | n74        | INVXLTS    | 25.127 |  25.218 |  -11.094 | 
     | inEast/U16/B0                    |   ^   | n74        | OAI21XLTS  |  0.295 |  25.513 |  -10.799 | 
     | inEast/U16/Y                     |   v   | inEast/n50 | OAI21XLTS  | 16.791 |  42.304 |    5.991 | 
     | inEast/U26/B0                    |   v   | inEast/n50 | AOI211X1TS |  0.001 |  42.305 |    5.992 | 
     | inEast/U26/Y                     |   ^   | inEast/n43 | AOI211X1TS |  0.898 |  43.203 |    6.890 | 
     | inEast/outputPortSelect_reg[1]/D |   ^   | inEast/n43 | DFFQX1TS   |  0.000 |  43.203 |    6.890 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |   42.313 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   42.321 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   42.645 | 
     | inEast/outputPortSelect_reg[1]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   43.647 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin inWest/memRead_reg/CK 
Endpoint:   inWest/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.394
+ Phase Shift                   0.000
= Required Time                 6.940
- Arrival Time                 41.414
= Slack Time                  -34.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    |  Delay | Arrival | Required | 
     |                      |       |            |           |        |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+--------+---------+----------| 
     | reset                |   v   | reset      |           |        |   0.050 |  -34.423 | 
     | U287/A               |   v   | reset      | INVXLTS   |  0.041 |   0.091 |  -34.382 | 
     | U287/Y               |   ^   | n74        | INVXLTS   | 25.127 |  25.218 |   -9.255 | 
     | inWest/U32/A1        |   ^   | n74        | AOI32XLTS |  0.368 |  25.587 |   -8.887 | 
     | inWest/U32/Y         |   v   | inWest/n58 | AOI32XLTS | 15.192 |  40.779 |    6.305 | 
     | inWest/U31/A         |   v   | inWest/n58 | INVX2TS   |  0.000 |  40.779 |    6.305 | 
     | inWest/U31/Y         |   ^   | inWest/n68 | INVX2TS   |  0.635 |  41.414 |    6.940 | 
     | inWest/memRead_reg/D |   ^   | inWest/n68 | DFFQX1TS  |  0.000 |  41.414 |    6.940 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |   6.000 |   40.473 | 
     | clk__L1_I0/A          |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.482 | 
     | clk__L1_I0/Y          |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.805 | 
     | inWest/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.808 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin inWest/memWrite_reg/CK 
Endpoint:   inWest/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.427
+ Phase Shift                   0.000
= Required Time                 6.908
- Arrival Time                 41.320
= Slack Time                  -34.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    |  Delay | Arrival | Required | 
     |                       |       |            |           |        |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+--------+---------+----------| 
     | reset                 |   v   | reset      |           |        |   0.050 |  -34.362 | 
     | U287/A                |   v   | reset      | INVXLTS   |  0.041 |   0.091 |  -34.321 | 
     | U287/Y                |   ^   | n74        | INVXLTS   | 25.127 |  25.218 |   -9.194 | 
     | inWest/U34/A1         |   ^   | n74        | AOI32XLTS |  0.368 |  25.586 |   -8.826 | 
     | inWest/U34/Y          |   v   | inWest/n37 | AOI32XLTS | 14.940 |  40.527 |    6.114 | 
     | inWest/U33/A          |   v   | inWest/n37 | INVX2TS   |  0.000 |  40.527 |    6.114 | 
     | inWest/U33/Y          |   ^   | inWest/n69 | INVX2TS   |  0.793 |  41.320 |    6.908 | 
     | inWest/memWrite_reg/D |   ^   | inWest/n69 | DFFQX1TS  |  0.000 |  41.320 |    6.908 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |   40.412 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.421 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.744 | 
     | inWest/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.747 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin inEast/memWrite_reg/CK 
Endpoint:   inEast/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.414
+ Phase Shift                   0.000
= Required Time                 6.921
- Arrival Time                 41.292
= Slack Time                  -34.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    |  Delay | Arrival | Required | 
     |                       |       |            |           |        |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+--------+---------+----------| 
     | reset                 |   v   | reset      |           |        |   0.050 |  -34.321 | 
     | U287/A                |   v   | reset      | INVXLTS   |  0.041 |   0.091 |  -34.280 | 
     | U287/Y                |   ^   | n74        | INVXLTS   | 25.127 |  25.218 |   -9.153 | 
     | inEast/U33/A1         |   ^   | n74        | AOI32XLTS |  0.294 |  25.511 |   -8.860 | 
     | inEast/U33/Y          |   v   | inEast/n36 | AOI32XLTS | 15.053 |  40.564 |    6.193 | 
     | inEast/U32/A          |   v   | inEast/n36 | INVX2TS   |  0.000 |  40.564 |    6.193 | 
     | inEast/U32/Y          |   ^   | inEast/n68 | INVX2TS   |  0.727 |  41.292 |    6.921 | 
     | inEast/memWrite_reg/D |   ^   | inEast/n68 | DFFQX1TS  |  0.000 |  41.292 |    6.921 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |   40.371 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.380 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.703 | 
     | inEast/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.705 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin inSouth/memWrite_reg/CK 
Endpoint:   inSouth/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.419
+ Phase Shift                   0.000
= Required Time                 6.915
- Arrival Time                 41.251
= Slack Time                  -34.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |   Cell    |  Delay | Arrival | Required | 
     |                        |       |             |           |        |  Time   |   Time   | 
     |------------------------+-------+-------------+-----------+--------+---------+----------| 
     | reset                  |   v   | reset       |           |        |   0.050 |  -34.286 | 
     | U287/A                 |   v   | reset       | INVXLTS   |  0.041 |   0.091 |  -34.245 | 
     | U287/Y                 |   ^   | n74         | INVXLTS   | 25.127 |  25.218 |   -9.118 | 
     | inSouth/U32/A1         |   ^   | n74         | AOI32XLTS |  0.250 |  25.468 |   -8.868 | 
     | inSouth/U32/Y          |   v   | inSouth/n35 | AOI32XLTS | 15.025 |  40.493 |    6.157 | 
     | inSouth/U31/A          |   v   | inSouth/n35 | INVX2TS   |  0.000 |  40.494 |    6.158 | 
     | inSouth/U31/Y          |   ^   | inSouth/n67 | INVX2TS   |  0.758 |  41.251 |    6.915 | 
     | inSouth/memWrite_reg/D |   ^   | inSouth/n67 | DFFQX1TS  |  0.000 |  41.251 |    6.915 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |   6.000 |   40.336 | 
     | clk__L1_I0/A            |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.345 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.668 | 
     | inSouth/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.670 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin inEast/memRead_reg/CK 
Endpoint:   inEast/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.412
+ Phase Shift                   0.000
= Required Time                 6.922
- Arrival Time                 41.230
= Slack Time                  -34.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    |  Delay | Arrival | Required | 
     |                      |       |            |           |        |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+--------+---------+----------| 
     | reset                |   v   | reset      |           |        |   0.050 |  -34.258 | 
     | U287/A               |   v   | reset      | INVXLTS   |  0.041 |   0.091 |  -34.217 | 
     | U287/Y               |   ^   | n74        | INVXLTS   | 25.127 |  25.218 |   -9.090 | 
     | inEast/U31/A1        |   ^   | n74        | AOI32XLTS |  0.294 |  25.512 |   -8.796 | 
     | inEast/U31/Y         |   v   | inEast/n57 | AOI32XLTS | 15.011 |  40.523 |    6.215 | 
     | inEast/U30/A         |   v   | inEast/n57 | INVX2TS   |  0.000 |  40.523 |    6.215 | 
     | inEast/U30/Y         |   ^   | inEast/n67 | INVX2TS   |  0.707 |  41.230 |    6.922 | 
     | inEast/memRead_reg/D |   ^   | inEast/n67 | DFFQX1TS  |  0.000 |  41.230 |    6.922 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |   6.000 |   40.308 | 
     | clk__L1_I0/A          |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.317 | 
     | clk__L1_I0/Y          |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.640 | 
     | inEast/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.642 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin inNorth/memRead_reg/CK 
Endpoint:   inNorth/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.404
+ Phase Shift                   0.000
= Required Time                 6.930
- Arrival Time                 41.235
= Slack Time                  -34.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    |  Delay | Arrival | Required | 
     |                       |       |             |           |        |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+--------+---------+----------| 
     | reset                 |   v   | reset       |           |        |   0.050 |  -34.255 | 
     | U287/A                |   v   | reset       | INVXLTS   |  0.041 |   0.091 |  -34.214 | 
     | U287/Y                |   ^   | n74         | INVXLTS   | 25.127 |  25.218 |   -9.087 | 
     | inNorth/U22/A1        |   ^   | n74         | AOI32XLTS |  0.161 |  25.379 |   -8.926 | 
     | inNorth/U22/Y         |   v   | inNorth/n13 | AOI32XLTS | 15.162 |  40.541 |    6.236 | 
     | inNorth/U21/A         |   v   | inNorth/n13 | INVX2TS   |  0.000 |  40.541 |    6.236 | 
     | inNorth/U21/Y         |   ^   | inNorth/n2  | INVX2TS   |  0.694 |  41.235 |    6.930 | 
     | inNorth/memRead_reg/D |   ^   | inNorth/n2  | DFFQX1TS  |  0.000 |  41.235 |    6.930 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |   40.305 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.313 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.637 | 
     | inNorth/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.639 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin inSouth/memRead_reg/CK 
Endpoint:   inSouth/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.422
+ Phase Shift                   0.000
= Required Time                 6.912
- Arrival Time                 41.192
= Slack Time                  -34.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    |  Delay | Arrival | Required | 
     |                       |       |             |           |        |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+--------+---------+----------| 
     | reset                 |   v   | reset       |           |        |   0.050 |  -34.229 | 
     | U287/A                |   v   | reset       | INVXLTS   |  0.041 |   0.091 |  -34.188 | 
     | U287/Y                |   ^   | n74         | INVXLTS   | 25.127 |  25.218 |   -9.061 | 
     | inSouth/U30/A1        |   ^   | n74         | AOI32XLTS |  0.260 |  25.478 |   -8.802 | 
     | inSouth/U30/Y         |   v   | inSouth/n56 | AOI32XLTS | 14.952 |  40.430 |    6.151 | 
     | inSouth/U29/A         |   v   | inSouth/n56 | INVX2TS   |  0.000 |  40.430 |    6.151 | 
     | inSouth/U29/Y         |   ^   | inSouth/n66 | INVX2TS   |  0.762 |  41.192 |    6.912 | 
     | inSouth/memRead_reg/D |   ^   | inSouth/n66 | DFFQX1TS  |  0.000 |  41.192 |    6.912 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |   40.279 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.288 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.611 | 
     | inSouth/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.614 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin inNorth/memWrite_reg/CK 
Endpoint:   inNorth/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                         0.404
+ Phase Shift                   0.000
= Required Time                 6.930
- Arrival Time                 41.208
= Slack Time                  -34.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |   Cell    |  Delay | Arrival | Required | 
     |                        |       |             |           |        |  Time   |   Time   | 
     |------------------------+-------+-------------+-----------+--------+---------+----------| 
     | reset                  |   v   | reset       |           |        |   0.050 |  -34.228 | 
     | U287/A                 |   v   | reset       | INVXLTS   |  0.041 |   0.091 |  -34.187 | 
     | U287/Y                 |   ^   | n74         | INVXLTS   | 25.127 |  25.218 |   -9.060 | 
     | inNorth/U24/A1         |   ^   | n74         | AOI32XLTS |  0.161 |  25.379 |   -8.900 | 
     | inNorth/U24/Y          |   v   | inNorth/n30 | AOI32XLTS | 15.140 |  40.518 |    6.240 | 
     | inNorth/U23/A          |   v   | inNorth/n30 | INVX2TS   |  0.000 |  40.519 |    6.240 | 
     | inNorth/U23/Y          |   ^   | inNorth/n1  | INVX2TS   |  0.690 |  41.208 |    6.930 | 
     | inNorth/memWrite_reg/D |   ^   | inNorth/n1  | DFFQX1TS  |  0.000 |  41.208 |    6.930 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |   6.000 |   40.278 | 
     | clk__L1_I0/A            |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   40.287 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   40.610 | 
     | inNorth/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.334 |   41.613 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin cacheController/prevRequesterAddress_B_
reg[1]/CKN 
Endpoint:   cacheController/prevRequesterAddress_B_reg[1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.319
+ Phase Shift                  12.000
= Required Time                13.068
- Arrival Time                 46.572
= Slack Time                  -33.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                                 |       |                       |            |        |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                           |   v   | reset                 |            |        |   0.050 |  -33.453 | 
     | U287/A                                          |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.412 | 
     | U287/Y                                          |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.285 | 
     | cacheController/U261/B0                         |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.992 | 
     | cacheController/U261/Y                          |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.667 | 
     | cacheController/U956/A                          |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.668 | 
     | cacheController/U956/Y                          |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   10.934 | 
     | cacheController/U950/A                          |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   10.934 | 
     | cacheController/U950/Y                          |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.684 | 
     | cacheController/U423/A                          |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.684 | 
     | cacheController/U423/Y                          |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.314 | 
     | cacheController/U1342/A0                        |   ^   | cacheController/n1578 | AOI222XLTS |  0.002 |  45.819 |   12.315 | 
     | cacheController/U1342/Y                         |   v   | cacheController/n1683 | AOI222XLTS |  0.391 |  46.210 |   12.706 | 
     | cacheController/U1341/C0                        |   v   | cacheController/n1683 | OAI221XLTS |  0.000 |  46.210 |   12.706 | 
     | cacheController/U1341/Y                         |   ^   | cacheController/n3201 | OAI221XLTS |  0.362 |  46.572 |   13.068 | 
     | cacheController/prevRequesterAddress_B_reg[1]/D |   ^   | cacheController/n3201 | DFFNSRX2TS |  0.000 |  46.572 |   13.068 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   33.503 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.512 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.889 | 
     | cacheController/prevRequesterAddress_B_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin cacheController/prevRequesterAddress_B_
reg[5]/CKN 
Endpoint:   cacheController/prevRequesterAddress_B_reg[5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.298
+ Phase Shift                  12.000
= Required Time                13.090
- Arrival Time                 46.590
= Slack Time                  -33.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                                 |       |                       |            |        |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                           |   v   | reset                 |            |        |   0.050 |  -33.450 | 
     | U287/A                                          |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.409 | 
     | U287/Y                                          |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.282 | 
     | cacheController/U261/B0                         |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.990 | 
     | cacheController/U261/Y                          |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.670 | 
     | cacheController/U956/A                          |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.670 | 
     | cacheController/U956/Y                          |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   10.937 | 
     | cacheController/U950/A                          |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   10.937 | 
     | cacheController/U950/Y                          |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.687 | 
     | cacheController/U423/A                          |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.687 | 
     | cacheController/U423/Y                          |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.317 | 
     | cacheController/U1350/A0                        |   ^   | cacheController/n1578 | AOI222XLTS |  0.001 |  45.819 |   12.318 | 
     | cacheController/U1350/Y                         |   v   | cacheController/n1687 | AOI222XLTS |  0.420 |  46.238 |   12.738 | 
     | cacheController/U1349/C0                        |   v   | cacheController/n1687 | OAI221XLTS |  0.000 |  46.238 |   12.738 | 
     | cacheController/U1349/Y                         |   ^   | cacheController/n3197 | OAI221XLTS |  0.352 |  46.590 |   13.090 | 
     | cacheController/prevRequesterAddress_B_reg[5]/D |   ^   | cacheController/n3197 | DFFNSRX2TS |  0.000 |  46.590 |   13.090 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   33.500 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.509 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.886 | 
     | cacheController/prevRequesterAddress_B_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.888 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin cacheController/prevRequesterAddress_B_
reg[0]/CKN 
Endpoint:   cacheController/prevRequesterAddress_B_reg[0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.293
+ Phase Shift                  12.000
= Required Time                13.095
- Arrival Time                 46.588
= Slack Time                  -33.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                                 |       |                       |            |        |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                           |   v   | reset                 |            |        |   0.050 |  -33.443 | 
     | U287/A                                          |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.402 | 
     | U287/Y                                          |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.275 | 
     | cacheController/U261/B0                         |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.982 | 
     | cacheController/U261/Y                          |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.678 | 
     | cacheController/U956/A                          |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.678 | 
     | cacheController/U956/Y                          |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   10.944 | 
     | cacheController/U950/A                          |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   10.944 | 
     | cacheController/U950/Y                          |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.695 | 
     | cacheController/U423/A                          |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.695 | 
     | cacheController/U423/Y                          |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.324 | 
     | cacheController/U1340/A0                        |   ^   | cacheController/n1578 | AOI222XLTS |  0.001 |  45.818 |   12.325 | 
     | cacheController/U1340/Y                         |   v   | cacheController/n1680 | AOI222XLTS |  0.424 |  46.243 |   12.750 | 
     | cacheController/U1339/C0                        |   v   | cacheController/n1680 | OAI221XLTS |  0.000 |  46.243 |   12.750 | 
     | cacheController/U1339/Y                         |   ^   | cacheController/n3202 | OAI221XLTS |  0.345 |  46.588 |   13.095 | 
     | cacheController/prevRequesterAddress_B_reg[0]/D |   ^   | cacheController/n3202 | DFFNSRX2TS |  0.000 |  46.588 |   13.095 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   33.493 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.501 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.878 | 
     | cacheController/prevRequesterAddress_B_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.881 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin cacheController/prevRequesterAddress_B_
reg[3]/CKN 
Endpoint:   cacheController/prevRequesterAddress_B_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.297
+ Phase Shift                  12.000
= Required Time                13.091
- Arrival Time                 46.579
= Slack Time                  -33.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                                 |       |                       |            |        |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                           |   v   | reset                 |            |        |   0.050 |  -33.438 | 
     | U287/A                                          |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.397 | 
     | U287/Y                                          |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.270 | 
     | cacheController/U261/B0                         |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.977 | 
     | cacheController/U261/Y                          |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.683 | 
     | cacheController/U956/A                          |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.683 | 
     | cacheController/U956/Y                          |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   10.949 | 
     | cacheController/U950/A                          |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   10.949 | 
     | cacheController/U950/Y                          |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.700 | 
     | cacheController/U423/A                          |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.700 | 
     | cacheController/U423/Y                          |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.329 | 
     | cacheController/U1346/A0                        |   ^   | cacheController/n1578 | AOI222XLTS |  0.001 |  45.818 |   12.331 | 
     | cacheController/U1346/Y                         |   v   | cacheController/n1685 | AOI222XLTS |  0.418 |  46.237 |   12.749 | 
     | cacheController/U1345/C0                        |   v   | cacheController/n1685 | OAI221XLTS |  0.000 |  46.237 |   12.749 | 
     | cacheController/U1345/Y                         |   ^   | cacheController/n3199 | OAI221XLTS |  0.342 |  46.579 |   13.091 | 
     | cacheController/prevRequesterAddress_B_reg[3]/D |   ^   | cacheController/n3199 | DFFNSRX2TS |  0.000 |  46.579 |   13.091 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   33.488 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.496 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.873 | 
     | cacheController/prevRequesterAddress_B_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin cacheController/prevRequesterAddress_B_
reg[2]/CKN 
Endpoint:   cacheController/prevRequesterAddress_B_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.299
+ Phase Shift                  12.000
= Required Time                13.089
- Arrival Time                 46.565
= Slack Time                  -33.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                                 |       |                       |            |        |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                           |   v   | reset                 |            |        |   0.050 |  -33.425 | 
     | U287/A                                          |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.384 | 
     | U287/Y                                          |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.257 | 
     | cacheController/U261/B0                         |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.965 | 
     | cacheController/U261/Y                          |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.695 | 
     | cacheController/U956/A                          |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.695 | 
     | cacheController/U956/Y                          |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   10.962 | 
     | cacheController/U950/A                          |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   10.962 | 
     | cacheController/U950/Y                          |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.712 | 
     | cacheController/U423/A                          |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.712 | 
     | cacheController/U423/Y                          |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.342 | 
     | cacheController/U1344/A0                        |   ^   | cacheController/n1578 | AOI222XLTS |  0.002 |  45.819 |   12.343 | 
     | cacheController/U1344/Y                         |   v   | cacheController/n1684 | AOI222XLTS |  0.396 |  46.214 |   12.739 | 
     | cacheController/U1343/C0                        |   v   | cacheController/n1684 | OAI221XLTS |  0.000 |  46.214 |   12.739 | 
     | cacheController/U1343/Y                         |   ^   | cacheController/n3200 | OAI221XLTS |  0.351 |  46.565 |   13.089 | 
     | cacheController/prevRequesterAddress_B_reg[2]/D |   ^   | cacheController/n3200 | DFFNSRX2TS |  0.000 |  46.565 |   13.089 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   33.475 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.484 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.861 | 
     | cacheController/prevRequesterAddress_B_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.863 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin cacheController/prevRequesterAddress_B_
reg[4]/CKN 
Endpoint:   cacheController/prevRequesterAddress_B_reg[4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.290
+ Phase Shift                  12.000
= Required Time                13.098
- Arrival Time                 46.562
= Slack Time                  -33.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                                 |       |                       |            |        |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                           |   v   | reset                 |            |        |   0.050 |  -33.414 | 
     | U287/A                                          |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.373 | 
     | U287/Y                                          |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.246 | 
     | cacheController/U261/B0                         |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.953 | 
     | cacheController/U261/Y                          |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.707 | 
     | cacheController/U956/A                          |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.707 | 
     | cacheController/U956/Y                          |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   10.973 | 
     | cacheController/U950/A                          |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   10.973 | 
     | cacheController/U950/Y                          |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.723 | 
     | cacheController/U423/A                          |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.724 | 
     | cacheController/U423/Y                          |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.353 | 
     | cacheController/U1348/A0                        |   ^   | cacheController/n1578 | AOI222XLTS |  0.001 |  45.818 |   12.354 | 
     | cacheController/U1348/Y                         |   v   | cacheController/n1686 | AOI222XLTS |  0.406 |  46.224 |   12.760 | 
     | cacheController/U1347/C0                        |   v   | cacheController/n1686 | OAI221XLTS |  0.000 |  46.224 |   12.760 | 
     | cacheController/U1347/Y                         |   ^   | cacheController/n3198 | OAI221XLTS |  0.338 |  46.562 |   13.098 | 
     | cacheController/prevRequesterAddress_B_reg[4]/D |   ^   | cacheController/n3198 | DFFNSRX2TS |  0.000 |  46.562 |   13.098 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   33.464 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.473 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.850 | 
     | cacheController/prevRequesterAddress_B_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.852 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin cacheController/prevRequesterPort_B_
reg[0]/CKN 
Endpoint:   cacheController/prevRequesterPort_B_reg[0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.252
+ Phase Shift                  12.000
= Required Time                13.136
- Arrival Time                 46.429
= Slack Time                  -33.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                              |       |                       |            |        |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                        |   v   | reset                 |            |        |   0.050 |  -33.243 | 
     | U287/A                                       |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.202 | 
     | U287/Y                                       |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.075 | 
     | cacheController/U261/B0                      |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.782 | 
     | cacheController/U261/Y                       |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.878 | 
     | cacheController/U956/A                       |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.878 | 
     | cacheController/U956/Y                       |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   11.144 | 
     | cacheController/U950/A                       |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   11.144 | 
     | cacheController/U950/Y                       |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.187 |   11.894 | 
     | cacheController/U423/A                       |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.894 | 
     | cacheController/U423/Y                       |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.524 | 
     | cacheController/U70/A                        |   ^   | cacheController/n1578 | INVXLTS    |  0.001 |  45.818 |   12.525 | 
     | cacheController/U70/Y                        |   v   | cacheController/n140  | INVXLTS    |  0.414 |  46.232 |   12.939 | 
     | cacheController/U2246/B0                     |   v   | cacheController/n140  | OAI211X1TS |  0.000 |  46.232 |   12.939 | 
     | cacheController/U2246/Y                      |   ^   | cacheController/n3265 | OAI211X1TS |  0.197 |  46.429 |   13.136 | 
     | cacheController/prevRequesterPort_B_reg[0]/D |   ^   | cacheController/n3265 | DFFNSRX2TS |  0.000 |  46.429 |   13.136 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                            |   ^   | clk        |             |       |   0.000 |   33.293 | 
     | clk__L1_I0/A                                   |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.302 | 
     | clk__L1_I0/Y                                   |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.679 | 
     | cacheController/prevRequesterPort_B_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.681 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin cacheController/prevRequesterPort_B_
reg[1]/CKN 
Endpoint:   cacheController/prevRequesterPort_B_reg[1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.238
+ Phase Shift                  12.000
= Required Time                13.149
- Arrival Time                 46.408
= Slack Time                  -33.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |          Net          |    Cell    |  Delay | Arrival | Required | 
     |                                              |       |                       |            |        |  Time   |   Time   | 
     |----------------------------------------------+-------+-----------------------+------------+--------+---------+----------| 
     | reset                                        |   v   | reset                 |            |        |   0.050 |  -33.209 | 
     | U287/A                                       |   v   | reset                 | INVXLTS    |  0.041 |   0.091 |  -33.168 | 
     | U287/Y                                       |   ^   | n74                   | INVXLTS    | 25.127 |  25.218 |   -8.041 | 
     | cacheController/U261/B0                      |   ^   | n74                   | OAI31X1TS  |  0.293 |  25.511 |   -7.748 | 
     | cacheController/U261/Y                       |   v   | cacheController/n1576 | OAI31X1TS  | 15.660 |  41.171 |    7.912 | 
     | cacheController/U956/A                       |   v   | cacheController/n1576 | INVX2TS    |  0.000 |  41.171 |    7.912 | 
     | cacheController/U956/Y                       |   ^   | cacheController/n816  | INVX2TS    |  3.266 |  44.437 |   11.178 | 
     | cacheController/U950/A                       |   ^   | cacheController/n816  | NAND2X1TS  |  0.000 |  44.437 |   11.178 | 
     | cacheController/U950/Y                       |   v   | cacheController/n1573 | NAND2X1TS  |  0.750 |  45.188 |   11.929 | 
     | cacheController/U423/A                       |   v   | cacheController/n1573 | NOR2X1TS   |  0.000 |  45.188 |   11.929 | 
     | cacheController/U423/Y                       |   ^   | cacheController/n1578 | NOR2X1TS   |  0.629 |  45.817 |   12.558 | 
     | cacheController/U70/A                        |   ^   | cacheController/n1578 | INVXLTS    |  0.001 |  45.818 |   12.559 | 
     | cacheController/U70/Y                        |   v   | cacheController/n140  | INVXLTS    |  0.414 |  46.232 |   12.973 | 
     | cacheController/U2248/B0                     |   v   | cacheController/n140  | OAI211X1TS |  0.000 |  46.232 |   12.973 | 
     | cacheController/U2248/Y                      |   ^   | cacheController/n3264 | OAI211X1TS |  0.176 |  46.408 |   13.149 | 
     | cacheController/prevRequesterPort_B_reg[1]/D |   ^   | cacheController/n3264 | DFFNSRX2TS |  0.000 |  46.408 |   13.149 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                            |   ^   | clk        |             |       |   0.000 |   33.259 | 
     | clk__L1_I0/A                                   |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   33.267 | 
     | clk__L1_I0/Y                                   |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   33.644 | 
     | cacheController/prevRequesterPort_B_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |   34.647 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin destinationAddressInBuffer_SOUTH_reg[11]/
CK 
Endpoint:   destinationAddressInBuffer_SOUTH_reg[11]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.590
= Slack Time                  -31.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                             |       |       |           |        |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                       |   v   | reset |           |        |   0.050 |  -31.797 | 
     | U287/A                                      |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                      |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.629 | 
     | destinationAddressInBuffer_SOUTH_reg[11]/RN |   ^   | n74   | DFFTRX2TS |  0.372 |  25.590 |   -6.257 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   v   | clk        |             |       |   6.000 |   37.847 | 
     | clk__L1_I0/A                                |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                                |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.179 | 
     | destinationAddressInBuffer_SOUTH_reg[11]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin writeInBuffer_SOUTH_reg/CK 
Endpoint:   writeInBuffer_SOUTH_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                      (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.590
= Slack Time                  -31.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                            |       |       |           |        |  Time   |   Time   | 
     |----------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                      |   v   | reset |           |        |   0.050 |  -31.797 | 
     | U287/A                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.629 | 
     | writeInBuffer_SOUTH_reg/RN |   ^   | n74   | DFFTRX2TS |  0.372 |  25.590 |   -6.257 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                            |       |            |             |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                        |   v   | clk        |             |       |   6.000 |   37.847 | 
     | clk__L1_I0/A               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.179 | 
     | writeInBuffer_SOUTH_reg/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin destinationAddressInBuffer_WEST_reg[8]/
CK 
Endpoint:   destinationAddressInBuffer_WEST_reg[8]/RN (^) checked with trailing 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                           |       |       |           |        |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                     |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                    |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                    |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_WEST_reg[8]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                           |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                       |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                              |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                              |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_WEST_reg[8]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin destinationAddressInBuffer_WEST_reg[10]/
CK 
Endpoint:   destinationAddressInBuffer_WEST_reg[10]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                      (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                            |       |       |           |        |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                      |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_WEST_reg[10]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_WEST_reg[10]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin destinationAddressInBuffer_WEST_reg[12]/
CK 
Endpoint:   destinationAddressInBuffer_WEST_reg[12]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                      (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                            |       |       |           |        |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                      |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_WEST_reg[12]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_WEST_reg[12]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin destinationAddressInBuffer_WEST_reg[13]/
CK 
Endpoint:   destinationAddressInBuffer_WEST_reg[13]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                      (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                            |       |       |           |        |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                      |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_WEST_reg[13]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_WEST_reg[13]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin destinationAddressInBuffer_SOUTH_reg[10]/
CK 
Endpoint:   destinationAddressInBuffer_SOUTH_reg[10]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                             |       |       |           |        |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                       |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                      |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                      |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_SOUTH_reg[10]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                                |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                                |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_SOUTH_reg[10]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin destinationAddressInBuffer_SOUTH_reg[12]/
CK 
Endpoint:   destinationAddressInBuffer_SOUTH_reg[12]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                             |       |       |           |        |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                       |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                      |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                      |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_SOUTH_reg[12]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                                |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                                |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_SOUTH_reg[12]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin destinationAddressInBuffer_WEST_reg[9]/
CK 
Endpoint:   destinationAddressInBuffer_WEST_reg[9]/RN (^) checked with trailing 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                           |       |       |           |        |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                     |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                    |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                    |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_WEST_reg[9]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                           |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                       |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                              |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                              |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_WEST_reg[9]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.181 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin destinationAddressInBuffer_WEST_reg[11]/
CK 
Endpoint:   destinationAddressInBuffer_WEST_reg[11]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                      (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                            |       |       |           |        |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                      |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_WEST_reg[11]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_WEST_reg[11]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.180 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin readInBuffer_WEST_reg/CK 
Endpoint:   readInBuffer_WEST_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                          |       |       |           |        |  Time   |   Time   | 
     |--------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                    |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                   |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                   |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | readInBuffer_WEST_reg/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A             |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y             |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | readInBuffer_WEST_reg/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.180 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin writeInBuffer_WEST_reg/CK 
Endpoint:   writeInBuffer_WEST_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: reset                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                           |       |       |           |        |  Time   |   Time   | 
     |---------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                     |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                    |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                    |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | writeInBuffer_WEST_reg/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                           |       |            |             |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                       |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A              |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y              |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | writeInBuffer_WEST_reg/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.180 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin destinationAddressInBuffer_SOUTH_reg[8]/
CK 
Endpoint:   destinationAddressInBuffer_SOUTH_reg[8]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                      (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.589
= Slack Time                  -31.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                            |       |       |           |        |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                      |   v   | reset |           |        |   0.050 |  -31.796 | 
     | U287/A                                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.755 | 
     | U287/Y                                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.628 | 
     | destinationAddressInBuffer_SOUTH_reg[8]/RN |   ^   | n74   | DFFTRX2TS |  0.371 |  25.589 |   -6.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   v   | clk        |             |       |   6.000 |   37.846 | 
     | clk__L1_I0/A                               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.855 | 
     | clk__L1_I0/Y                               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.178 | 
     | destinationAddressInBuffer_SOUTH_reg[8]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.180 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin destinationAddressInBuffer_SOUTH_reg[9]/
CK 
Endpoint:   destinationAddressInBuffer_SOUTH_reg[9]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                      (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.588
= Slack Time                  -31.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                            |       |       |           |        |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                      |   v   | reset |           |        |   0.050 |  -31.795 | 
     | U287/A                                     |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.754 | 
     | U287/Y                                     |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.627 | 
     | destinationAddressInBuffer_SOUTH_reg[9]/RN |   ^   | n74   | DFFTRX2TS |  0.370 |  25.588 |   -6.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   v   | clk        |             |       |   6.000 |   37.845 | 
     | clk__L1_I0/A                               |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.854 | 
     | clk__L1_I0/Y                               |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.177 | 
     | destinationAddressInBuffer_SOUTH_reg[9]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.180 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin destinationAddressInBuffer_SOUTH_reg[13]/
CK 
Endpoint:   destinationAddressInBuffer_SOUTH_reg[13]/RN (^) checked with 
trailing edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.588
= Slack Time                  -31.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                             |       |       |           |        |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                       |   v   | reset |           |        |   0.050 |  -31.795 | 
     | U287/A                                      |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.754 | 
     | U287/Y                                      |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.627 | 
     | destinationAddressInBuffer_SOUTH_reg[13]/RN |   ^   | n74   | DFFTRX2TS |  0.370 |  25.588 |   -6.257 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   v   | clk        |             |       |   6.000 |   37.845 | 
     | clk__L1_I0/A                                |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.853 | 
     | clk__L1_I0/Y                                |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.177 | 
     | destinationAddressInBuffer_SOUTH_reg[13]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.179 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin requesterAddressInBuffer_SOUTH_reg[4]/CK 
Endpoint:   requesterAddressInBuffer_SOUTH_reg[4]/RN (^) checked with trailing 
edge of 'clk'
Beginpoint: reset                                    (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.585
= Slack Time                  -31.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                          |       |       |           |        |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                    |   v   | reset |           |        |   0.050 |  -31.792 | 
     | U287/A                                   |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.751 | 
     | U287/Y                                   |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.624 | 
     | requesterAddressInBuffer_SOUTH_reg[4]/RN |   ^   | n74   | DFFTRX2TS |  0.367 |  25.585 |   -6.257 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   v   | clk        |             |       |   6.000 |   37.842 | 
     | clk__L1_I0/A                             |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.851 | 
     | clk__L1_I0/Y                             |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.174 | 
     | requesterAddressInBuffer_SOUTH_reg[4]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.177 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin requesterAddressInBuffer_SOUTH_reg[5]/CK 
Endpoint:   requesterAddressInBuffer_SOUTH_reg[5]/RN (^) checked with trailing 
edge of 'clk'
Beginpoint: reset                                    (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.585
= Slack Time                  -31.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                          |       |       |           |        |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                    |   v   | reset |           |        |   0.050 |  -31.792 | 
     | U287/A                                   |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.751 | 
     | U287/Y                                   |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.624 | 
     | requesterAddressInBuffer_SOUTH_reg[5]/RN |   ^   | n74   | DFFTRX2TS |  0.367 |  25.585 |   -6.257 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   v   | clk        |             |       |   6.000 |   37.842 | 
     | clk__L1_I0/A                             |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.851 | 
     | clk__L1_I0/Y                             |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.174 | 
     | requesterAddressInBuffer_SOUTH_reg[5]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.177 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin requesterAddressInBuffer_SOUTH_reg[1]/CK 
Endpoint:   requesterAddressInBuffer_SOUTH_reg[1]/RN (^) checked with trailing 
edge of 'clk'
Beginpoint: reset                                    (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.334
- Setup                        13.591
+ Phase Shift                   0.000
= Required Time                -6.257
- Arrival Time                 25.585
= Slack Time                  -31.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    |  Delay | Arrival | Required | 
     |                                          |       |       |           |        |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+--------+---------+----------| 
     | reset                                    |   v   | reset |           |        |   0.050 |  -31.792 | 
     | U287/A                                   |   v   | reset | INVXLTS   |  0.041 |   0.091 |  -31.751 | 
     | U287/Y                                   |   ^   | n74   | INVXLTS   | 25.127 |  25.218 |   -6.624 | 
     | requesterAddressInBuffer_SOUTH_reg[1]/RN |   ^   | n74   | DFFTRX2TS |  0.367 |  25.585 |   -6.257 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   v   | clk        |             |       |   6.000 |   37.842 | 
     | clk__L1_I0/A                             |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |   37.851 | 
     | clk__L1_I0/Y                             |   ^   | clk__L1_N0 | CLKINVX16TS | 0.323 |   6.332 |   38.174 | 
     | requesterAddressInBuffer_SOUTH_reg[1]/CK |   ^   | clk__L1_N0 | DFFTRX2TS   | 1.002 |   7.334 |   39.176 | 
     +----------------------------------------------------------------------------------------------------------+ 

