// Seed: 227913640
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  logic id_3 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5
);
  wire id_7 = id_4, id_8, id_9;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_0  = 32'd33,
    parameter id_20 = 32'd57
) (
    input supply0 _id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input wand id_5,
    input wor id_6,
    output tri id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11,
    input tri0 id_12,
    input wor id_13,
    input tri id_14
    , id_23,
    input supply1 id_15,
    input wand id_16,
    output wand id_17,
    input wand id_18,
    output wire id_19,
    output wire _id_20,
    output tri id_21
);
  logic [id_20 : id_0] id_24;
  parameter id_25 = -1;
  module_0 modCall_1 (
      id_1,
      id_12
  );
  initial begin : LABEL_0
    #1;
  end
  and primCall (id_8, id_15, id_23, id_9, id_13, id_18, id_5, id_10);
endmodule
