
RTPCombined.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce70  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800d02c  0800d02c  0001d02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d09c  0800d09c  000202cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800d09c  0800d09c  0001d09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0a4  0800d0a4  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0a4  0800d0a4  0001d0a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0a8  0800d0a8  0001d0a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800d0ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200002d0  0800d378  000202d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007ec  0800d378  000207ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022e1c  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036b7  00000000  00000000  00043118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  000467d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001818  00000000  00000000  00048140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000051af  00000000  00000000  00049958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e91a  00000000  00000000  0004eb07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011aaef  00000000  00000000  0006d421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00187f10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cf4  00000000  00000000  00187f60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	200002d0 	.word	0x200002d0
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800d014 	.word	0x0800d014

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	200002d4 	.word	0x200002d4
 80001f8:	0800d014 	.word	0x0800d014

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b974 	b.w	80004fc <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468e      	mov	lr, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d14d      	bne.n	80002d6 <__udivmoddi4+0xaa>
 800023a:	428a      	cmp	r2, r1
 800023c:	4694      	mov	ip, r2
 800023e:	d969      	bls.n	8000314 <__udivmoddi4+0xe8>
 8000240:	fab2 f282 	clz	r2, r2
 8000244:	b152      	cbz	r2, 800025c <__udivmoddi4+0x30>
 8000246:	fa01 f302 	lsl.w	r3, r1, r2
 800024a:	f1c2 0120 	rsb	r1, r2, #32
 800024e:	fa20 f101 	lsr.w	r1, r0, r1
 8000252:	fa0c fc02 	lsl.w	ip, ip, r2
 8000256:	ea41 0e03 	orr.w	lr, r1, r3
 800025a:	4094      	lsls	r4, r2
 800025c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000260:	0c21      	lsrs	r1, r4, #16
 8000262:	fbbe f6f8 	udiv	r6, lr, r8
 8000266:	fa1f f78c 	uxth.w	r7, ip
 800026a:	fb08 e316 	mls	r3, r8, r6, lr
 800026e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000272:	fb06 f107 	mul.w	r1, r6, r7
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 811f 	bcs.w	80004c4 <__udivmoddi4+0x298>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 811c 	bls.w	80004c4 <__udivmoddi4+0x298>
 800028c:	3e02      	subs	r6, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 f707 	mul.w	r7, r0, r7
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x92>
 80002a8:	eb1c 0404 	adds.w	r4, ip, r4
 80002ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b0:	f080 810a 	bcs.w	80004c8 <__udivmoddi4+0x29c>
 80002b4:	42a7      	cmp	r7, r4
 80002b6:	f240 8107 	bls.w	80004c8 <__udivmoddi4+0x29c>
 80002ba:	4464      	add	r4, ip
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c2:	1be4      	subs	r4, r4, r7
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa4>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0xc2>
 80002da:	2d00      	cmp	r5, #0
 80002dc:	f000 80ef 	beq.w	80004be <__udivmoddi4+0x292>
 80002e0:	2600      	movs	r6, #0
 80002e2:	e9c5 0100 	strd	r0, r1, [r5]
 80002e6:	4630      	mov	r0, r6
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	fab3 f683 	clz	r6, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d14a      	bne.n	800038c <__udivmoddi4+0x160>
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xd4>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 80f9 	bhi.w	80004f2 <__udivmoddi4+0x2c6>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb61 0303 	sbc.w	r3, r1, r3
 8000306:	2001      	movs	r0, #1
 8000308:	469e      	mov	lr, r3
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e0      	beq.n	80002d0 <__udivmoddi4+0xa4>
 800030e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000312:	e7dd      	b.n	80002d0 <__udivmoddi4+0xa4>
 8000314:	b902      	cbnz	r2, 8000318 <__udivmoddi4+0xec>
 8000316:	deff      	udf	#255	; 0xff
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	2a00      	cmp	r2, #0
 800031e:	f040 8092 	bne.w	8000446 <__udivmoddi4+0x21a>
 8000322:	eba1 010c 	sub.w	r1, r1, ip
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2601      	movs	r6, #1
 8000330:	0c20      	lsrs	r0, r4, #16
 8000332:	fbb1 f3f7 	udiv	r3, r1, r7
 8000336:	fb07 1113 	mls	r1, r7, r3, r1
 800033a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800033e:	fb0e f003 	mul.w	r0, lr, r3
 8000342:	4288      	cmp	r0, r1
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x12c>
 8000346:	eb1c 0101 	adds.w	r1, ip, r1
 800034a:	f103 38ff 	add.w	r8, r3, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x12a>
 8000350:	4288      	cmp	r0, r1
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2c0>
 8000356:	4643      	mov	r3, r8
 8000358:	1a09      	subs	r1, r1, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000360:	fb07 1110 	mls	r1, r7, r0, r1
 8000364:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x156>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x154>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000380:	4608      	mov	r0, r1
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800038a:	e79c      	b.n	80002c6 <__udivmoddi4+0x9a>
 800038c:	f1c6 0720 	rsb	r7, r6, #32
 8000390:	40b3      	lsls	r3, r6
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa20 f407 	lsr.w	r4, r0, r7
 800039e:	fa01 f306 	lsl.w	r3, r1, r6
 80003a2:	431c      	orrs	r4, r3
 80003a4:	40f9      	lsrs	r1, r7
 80003a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003aa:	fa00 f306 	lsl.w	r3, r0, r6
 80003ae:	fbb1 f8f9 	udiv	r8, r1, r9
 80003b2:	0c20      	lsrs	r0, r4, #16
 80003b4:	fa1f fe8c 	uxth.w	lr, ip
 80003b8:	fb09 1118 	mls	r1, r9, r8, r1
 80003bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c0:	fb08 f00e 	mul.w	r0, r8, lr
 80003c4:	4288      	cmp	r0, r1
 80003c6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b8>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2bc>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2bc>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4461      	add	r1, ip
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003ec:	fb09 1110 	mls	r1, r9, r0, r1
 80003f0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003f8:	458e      	cmp	lr, r1
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1e2>
 80003fc:	eb1c 0101 	adds.w	r1, ip, r1
 8000400:	f100 34ff 	add.w	r4, r0, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 8000406:	458e      	cmp	lr, r1
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 800040a:	3802      	subs	r0, #2
 800040c:	4461      	add	r1, ip
 800040e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000412:	fba0 9402 	umull	r9, r4, r0, r2
 8000416:	eba1 010e 	sub.w	r1, r1, lr
 800041a:	42a1      	cmp	r1, r4
 800041c:	46c8      	mov	r8, r9
 800041e:	46a6      	mov	lr, r4
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x2a4>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x2a0>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x212>
 8000426:	ebb3 0208 	subs.w	r2, r3, r8
 800042a:	eb61 010e 	sbc.w	r1, r1, lr
 800042e:	fa01 f707 	lsl.w	r7, r1, r7
 8000432:	fa22 f306 	lsr.w	r3, r2, r6
 8000436:	40f1      	lsrs	r1, r6
 8000438:	431f      	orrs	r7, r3
 800043a:	e9c5 7100 	strd	r7, r1, [r5]
 800043e:	2600      	movs	r6, #0
 8000440:	4631      	mov	r1, r6
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	f1c2 0320 	rsb	r3, r2, #32
 800044a:	40d8      	lsrs	r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa21 f303 	lsr.w	r3, r1, r3
 8000454:	4091      	lsls	r1, r2
 8000456:	4301      	orrs	r1, r0
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb3 f0f7 	udiv	r0, r3, r7
 8000464:	fb07 3610 	mls	r6, r7, r0, r3
 8000468:	0c0b      	lsrs	r3, r1, #16
 800046a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800046e:	fb00 f60e 	mul.w	r6, r0, lr
 8000472:	429e      	cmp	r6, r3
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x260>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 8000484:	429e      	cmp	r6, r3
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1b9b      	subs	r3, r3, r6
 800048e:	b289      	uxth	r1, r1
 8000490:	fbb3 f6f7 	udiv	r6, r3, r7
 8000494:	fb07 3316 	mls	r3, r7, r6, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb06 f30e 	mul.w	r3, r6, lr
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x28a>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f106 38ff 	add.w	r8, r6, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2b0>
 80004b2:	3e02      	subs	r6, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0x104>
 80004be:	462e      	mov	r6, r5
 80004c0:	4628      	mov	r0, r5
 80004c2:	e705      	b.n	80002d0 <__udivmoddi4+0xa4>
 80004c4:	4606      	mov	r6, r0
 80004c6:	e6e3      	b.n	8000290 <__udivmoddi4+0x64>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6f8      	b.n	80002be <__udivmoddi4+0x92>
 80004cc:	454b      	cmp	r3, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f8>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004d8:	3801      	subs	r0, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f8>
 80004dc:	4646      	mov	r6, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x28a>
 80004e0:	4620      	mov	r0, r4
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1e2>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x260>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b8>
 80004ec:	3b02      	subs	r3, #2
 80004ee:	4461      	add	r1, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x12c>
 80004f2:	4630      	mov	r0, r6
 80004f4:	e709      	b.n	800030a <__udivmoddi4+0xde>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x156>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <modeSwitch>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void modeSwitch(RTP_MODE mode){
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	71fb      	strb	r3, [r7, #7]
	rtpMode = mode;
 800050a:	4a59      	ldr	r2, [pc, #356]	; (8000670 <modeSwitch+0x170>)
 800050c:	79fb      	ldrb	r3, [r7, #7]
 800050e:	7013      	strb	r3, [r2, #0]

	//reset sub FSMs
	zeroMode = 0;
 8000510:	4b58      	ldr	r3, [pc, #352]	; (8000674 <modeSwitch+0x174>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]

	//adjust LED config and motor speed
	switch(mode){
 8000516:	79fb      	ldrb	r3, [r7, #7]
 8000518:	2b03      	cmp	r3, #3
 800051a:	f200 80a5 	bhi.w	8000668 <modeSwitch+0x168>
 800051e:	a201      	add	r2, pc, #4	; (adr r2, 8000524 <modeSwitch+0x24>)
 8000520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000524:	08000535 	.word	0x08000535
 8000528:	08000567 	.word	0x08000567
 800052c:	080005bd 	.word	0x080005bd
 8000530:	08000613 	.word	0x08000613
	case RTP_STANDBY:
		//write to LED
		HAL_GPIO_WritePin(statusLed1_GPIO_Port, statusLed1_Pin, 1);
 8000534:	2201      	movs	r2, #1
 8000536:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800053a:	484f      	ldr	r0, [pc, #316]	; (8000678 <modeSwitch+0x178>)
 800053c:	f001 ff4e 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed2_GPIO_Port, statusLed2_Pin, 0);
 8000540:	2200      	movs	r2, #0
 8000542:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000546:	484d      	ldr	r0, [pc, #308]	; (800067c <modeSwitch+0x17c>)
 8000548:	f001 ff48 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed3_GPIO_Port, statusLed3_Pin, 0);
 800054c:	2200      	movs	r2, #0
 800054e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000552:	484a      	ldr	r0, [pc, #296]	; (800067c <modeSwitch+0x17c>)
 8000554:	f001 ff42 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed4_GPIO_Port, statusLed4_Pin, 0);
 8000558:	2200      	movs	r2, #0
 800055a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800055e:	4846      	ldr	r0, [pc, #280]	; (8000678 <modeSwitch+0x178>)
 8000560:	f001 ff3c 	bl	80023dc <HAL_GPIO_WritePin>
		break;
 8000564:	e080      	b.n	8000668 <modeSwitch+0x168>
	case RTP_ZERO:
		HAL_GPIO_WritePin(statusLed1_GPIO_Port, statusLed1_Pin, 0);
 8000566:	2200      	movs	r2, #0
 8000568:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800056c:	4842      	ldr	r0, [pc, #264]	; (8000678 <modeSwitch+0x178>)
 800056e:	f001 ff35 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed2_GPIO_Port, statusLed2_Pin, 1);
 8000572:	2201      	movs	r2, #1
 8000574:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000578:	4840      	ldr	r0, [pc, #256]	; (800067c <modeSwitch+0x17c>)
 800057a:	f001 ff2f 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed3_GPIO_Port, statusLed3_Pin, 0);
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000584:	483d      	ldr	r0, [pc, #244]	; (800067c <modeSwitch+0x17c>)
 8000586:	f001 ff29 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed4_GPIO_Port, statusLed4_Pin, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000590:	4839      	ldr	r0, [pc, #228]	; (8000678 <modeSwitch+0x178>)
 8000592:	f001 ff23 	bl	80023dc <HAL_GPIO_WritePin>
		setSpeed(&rMotor, rMotor.PPS_ZeroDefault);
 8000596:	4b3a      	ldr	r3, [pc, #232]	; (8000680 <modeSwitch+0x180>)
 8000598:	695b      	ldr	r3, [r3, #20]
 800059a:	4619      	mov	r1, r3
 800059c:	4838      	ldr	r0, [pc, #224]	; (8000680 <modeSwitch+0x180>)
 800059e:	f000 ffb7 	bl	8001510 <setSpeed>
		setSpeed(&thetaMotor, thetaMotor.PPS_ZeroDefault);
 80005a2:	4b38      	ldr	r3, [pc, #224]	; (8000684 <modeSwitch+0x184>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	4619      	mov	r1, r3
 80005a8:	4836      	ldr	r0, [pc, #216]	; (8000684 <modeSwitch+0x184>)
 80005aa:	f000 ffb1 	bl	8001510 <setSpeed>
		setSpeed(&yMotor, yMotor.PPS_ZeroDefault);
 80005ae:	4b36      	ldr	r3, [pc, #216]	; (8000688 <modeSwitch+0x188>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	4619      	mov	r1, r3
 80005b4:	4834      	ldr	r0, [pc, #208]	; (8000688 <modeSwitch+0x188>)
 80005b6:	f000 ffab 	bl	8001510 <setSpeed>
		break;
 80005ba:	e055      	b.n	8000668 <modeSwitch+0x168>
	case RTP_TATTOO:
		HAL_GPIO_WritePin(statusLed1_GPIO_Port, statusLed1_Pin, 0);
 80005bc:	2200      	movs	r2, #0
 80005be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005c2:	482d      	ldr	r0, [pc, #180]	; (8000678 <modeSwitch+0x178>)
 80005c4:	f001 ff0a 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed2_GPIO_Port, statusLed2_Pin, 0);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005ce:	482b      	ldr	r0, [pc, #172]	; (800067c <modeSwitch+0x17c>)
 80005d0:	f001 ff04 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed3_GPIO_Port, statusLed3_Pin, 1);
 80005d4:	2201      	movs	r2, #1
 80005d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005da:	4828      	ldr	r0, [pc, #160]	; (800067c <modeSwitch+0x17c>)
 80005dc:	f001 fefe 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed4_GPIO_Port, statusLed4_Pin, 0);
 80005e0:	2200      	movs	r2, #0
 80005e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005e6:	4824      	ldr	r0, [pc, #144]	; (8000678 <modeSwitch+0x178>)
 80005e8:	f001 fef8 	bl	80023dc <HAL_GPIO_WritePin>
		setSpeed(&rMotor, rMotor.PPS_TattooDefault);
 80005ec:	4b24      	ldr	r3, [pc, #144]	; (8000680 <modeSwitch+0x180>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	4619      	mov	r1, r3
 80005f2:	4823      	ldr	r0, [pc, #140]	; (8000680 <modeSwitch+0x180>)
 80005f4:	f000 ff8c 	bl	8001510 <setSpeed>
		setSpeed(&thetaMotor, thetaMotor.PPS_TattooDefault);
 80005f8:	4b22      	ldr	r3, [pc, #136]	; (8000684 <modeSwitch+0x184>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	4619      	mov	r1, r3
 80005fe:	4821      	ldr	r0, [pc, #132]	; (8000684 <modeSwitch+0x184>)
 8000600:	f000 ff86 	bl	8001510 <setSpeed>
		setSpeed(&yMotor, yMotor.PPS_TattooDefault);
 8000604:	4b20      	ldr	r3, [pc, #128]	; (8000688 <modeSwitch+0x188>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	4619      	mov	r1, r3
 800060a:	481f      	ldr	r0, [pc, #124]	; (8000688 <modeSwitch+0x188>)
 800060c:	f000 ff80 	bl	8001510 <setSpeed>
		break;
 8000610:	e02a      	b.n	8000668 <modeSwitch+0x168>
	case RTP_SCAN:
		HAL_GPIO_WritePin(statusLed1_GPIO_Port, statusLed1_Pin, 1);
 8000612:	2201      	movs	r2, #1
 8000614:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000618:	4817      	ldr	r0, [pc, #92]	; (8000678 <modeSwitch+0x178>)
 800061a:	f001 fedf 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed2_GPIO_Port, statusLed2_Pin, 1);
 800061e:	2201      	movs	r2, #1
 8000620:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000624:	4815      	ldr	r0, [pc, #84]	; (800067c <modeSwitch+0x17c>)
 8000626:	f001 fed9 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed3_GPIO_Port, statusLed3_Pin, 1);
 800062a:	2201      	movs	r2, #1
 800062c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000630:	4812      	ldr	r0, [pc, #72]	; (800067c <modeSwitch+0x17c>)
 8000632:	f001 fed3 	bl	80023dc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(statusLed4_GPIO_Port, statusLed4_Pin, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800063c:	480e      	ldr	r0, [pc, #56]	; (8000678 <modeSwitch+0x178>)
 800063e:	f001 fecd 	bl	80023dc <HAL_GPIO_WritePin>
		setSpeed(&rMotor, rMotor.PPS_ScanDefault);
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <modeSwitch+0x180>)
 8000644:	69db      	ldr	r3, [r3, #28]
 8000646:	4619      	mov	r1, r3
 8000648:	480d      	ldr	r0, [pc, #52]	; (8000680 <modeSwitch+0x180>)
 800064a:	f000 ff61 	bl	8001510 <setSpeed>
		setSpeed(&thetaMotor, thetaMotor.PPS_ScanDefault);
 800064e:	4b0d      	ldr	r3, [pc, #52]	; (8000684 <modeSwitch+0x184>)
 8000650:	69db      	ldr	r3, [r3, #28]
 8000652:	4619      	mov	r1, r3
 8000654:	480b      	ldr	r0, [pc, #44]	; (8000684 <modeSwitch+0x184>)
 8000656:	f000 ff5b 	bl	8001510 <setSpeed>
		setSpeed(&yMotor, yMotor.PPS_ScanDefault);
 800065a:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <modeSwitch+0x188>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4619      	mov	r1, r3
 8000660:	4809      	ldr	r0, [pc, #36]	; (8000688 <modeSwitch+0x188>)
 8000662:	f000 ff55 	bl	8001510 <setSpeed>
		break;
 8000666:	bf00      	nop
	}

}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	2000054c 	.word	0x2000054c
 8000674:	2000054d 	.word	0x2000054d
 8000678:	48001400 	.word	0x48001400
 800067c:	48001000 	.word	0x48001000
 8000680:	200005c0 	.word	0x200005c0
 8000684:	20000550 	.word	0x20000550
 8000688:	20000588 	.word	0x20000588

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000692:	f001 faac 	bl	8001bee <HAL_Init>

  /* USER CODE BEGIN Init */

	//Initialize stepper structures
	initStepper(&thetaMotor, &htim3, TIM_CHANNEL_1, thetaDir_GPIO_Port, thetaDir_Pin, 33);
 8000696:	2321      	movs	r3, #33	; 0x21
 8000698:	9301      	str	r3, [sp, #4]
 800069a:	2320      	movs	r3, #32
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80006a2:	2200      	movs	r2, #0
 80006a4:	499c      	ldr	r1, [pc, #624]	; (8000918 <main+0x28c>)
 80006a6:	489d      	ldr	r0, [pc, #628]	; (800091c <main+0x290>)
 80006a8:	f000 feb4 	bl	8001414 <initStepper>
	initStepper(&yMotor,&htim2,TIM_CHANNEL_1,yDir_GPIO_Port,yDir_Pin, 400);
 80006ac:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	2340      	movs	r3, #64	; 0x40
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80006ba:	2200      	movs	r2, #0
 80006bc:	4998      	ldr	r1, [pc, #608]	; (8000920 <main+0x294>)
 80006be:	4899      	ldr	r0, [pc, #612]	; (8000924 <main+0x298>)
 80006c0:	f000 fea8 	bl	8001414 <initStepper>
	initStepper(&rMotor, &htim4, TIM_CHANNEL_3, rDir_GPIO_Port, rDir_Pin, 400);
 80006c4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80006c8:	9301      	str	r3, [sp, #4]
 80006ca:	2380      	movs	r3, #128	; 0x80
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80006d2:	2208      	movs	r2, #8
 80006d4:	4994      	ldr	r1, [pc, #592]	; (8000928 <main+0x29c>)
 80006d6:	4895      	ldr	r0, [pc, #596]	; (800092c <main+0x2a0>)
 80006d8:	f000 fe9c 	bl	8001414 <initStepper>
	yMotor.PPS_ZeroDefault = 200;
 80006dc:	4b91      	ldr	r3, [pc, #580]	; (8000924 <main+0x298>)
 80006de:	22c8      	movs	r2, #200	; 0xc8
 80006e0:	615a      	str	r2, [r3, #20]
	thetaMotor.PPS_ZeroDefault = 200;
 80006e2:	4b8e      	ldr	r3, [pc, #568]	; (800091c <main+0x290>)
 80006e4:	22c8      	movs	r2, #200	; 0xc8
 80006e6:	615a      	str	r2, [r3, #20]
	rMotor.PPS_ZeroDefault = 200;
 80006e8:	4b90      	ldr	r3, [pc, #576]	; (800092c <main+0x2a0>)
 80006ea:	22c8      	movs	r2, #200	; 0xc8
 80006ec:	615a      	str	r2, [r3, #20]

	InitSerialFromPC(&hlpuart1,rxBuffer);
 80006ee:	4990      	ldr	r1, [pc, #576]	; (8000930 <main+0x2a4>)
 80006f0:	4890      	ldr	r0, [pc, #576]	; (8000934 <main+0x2a8>)
 80006f2:	f000 fe79 	bl	80013e8 <InitSerialFromPC>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 f92b 	bl	8000950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f000 fc11 	bl	8000f20 <MX_GPIO_Init>
  MX_TIM2_Init();
 80006fe:	f000 fa59 	bl	8000bb4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000702:	f000 fb47 	bl	8000d94 <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 8000706:	f000 f9b5 	bl	8000a74 <MX_LPUART1_UART_Init>
  MX_I2C2_Init();
 800070a:	f000 f973 	bl	80009f4 <MX_I2C2_Init>
  MX_TIM3_Init();
 800070e:	f000 fac9 	bl	8000ca4 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000712:	f000 fbb7 	bl	8000e84 <MX_TIM5_Init>
  MX_TIM1_Init();
 8000716:	f000 f9f9 	bl	8000b0c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	//Enable Timer Interrupts
	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_UPDATE);
 800071a:	4b7f      	ldr	r3, [pc, #508]	; (8000918 <main+0x28c>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	68da      	ldr	r2, [r3, #12]
 8000720:	4b7d      	ldr	r3, [pc, #500]	; (8000918 <main+0x28c>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f042 0201 	orr.w	r2, r2, #1
 8000728:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 800072a:	4b7d      	ldr	r3, [pc, #500]	; (8000920 <main+0x294>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	68da      	ldr	r2, [r3, #12]
 8000730:	4b7b      	ldr	r3, [pc, #492]	; (8000920 <main+0x294>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f042 0201 	orr.w	r2, r2, #1
 8000738:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800073a:	4b7b      	ldr	r3, [pc, #492]	; (8000928 <main+0x29c>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	68da      	ldr	r2, [r3, #12]
 8000740:	4b79      	ldr	r3, [pc, #484]	; (8000928 <main+0x29c>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f042 0201 	orr.w	r2, r2, #1
 8000748:	60da      	str	r2, [r3, #12]

	Dev->I2cHandle = &hi2c2;
 800074a:	4b7b      	ldr	r3, [pc, #492]	; (8000938 <main+0x2ac>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a7b      	ldr	r2, [pc, #492]	; (800093c <main+0x2b0>)
 8000750:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	Dev->I2cDevAddr = 0x52;
 8000754:	4b78      	ldr	r3, [pc, #480]	; (8000938 <main+0x2ac>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2252      	movs	r2, #82	; 0x52
 800075a:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	// VL53L0X init for Single Measurement
	//

	VL53L0X_WaitDeviceBooted( Dev );
 800075e:	4b76      	ldr	r3, [pc, #472]	; (8000938 <main+0x2ac>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4618      	mov	r0, r3
 8000764:	f007 ff10 	bl	8008588 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 8000768:	4b73      	ldr	r3, [pc, #460]	; (8000938 <main+0x2ac>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4618      	mov	r0, r3
 800076e:	f007 fc25 	bl	8007fbc <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 8000772:	4b71      	ldr	r3, [pc, #452]	; (8000938 <main+0x2ac>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f007 fd84 	bl	8008284 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 800077c:	4b6e      	ldr	r3, [pc, #440]	; (8000938 <main+0x2ac>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	1c7a      	adds	r2, r7, #1
 8000782:	1cb9      	adds	r1, r7, #2
 8000784:	4618      	mov	r0, r3
 8000786:	f008 fc1f 	bl	8008fc8 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 800078a:	4b6b      	ldr	r3, [pc, #428]	; (8000938 <main+0x2ac>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	1cfa      	adds	r2, r7, #3
 8000790:	1d39      	adds	r1, r7, #4
 8000792:	4618      	mov	r0, r3
 8000794:	f009 f8a6 	bl	80098e4 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000798:	4b67      	ldr	r3, [pc, #412]	; (8000938 <main+0x2ac>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f007 ff90 	bl	80086c4 <VL53L0X_SetDeviceMode>

	// Enable/Disable Sigma and Signal check
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 80007a4:	4b64      	ldr	r3, [pc, #400]	; (8000938 <main+0x2ac>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2201      	movs	r2, #1
 80007aa:	2100      	movs	r1, #0
 80007ac:	4618      	mov	r0, r3
 80007ae:	f008 fa05 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80007b2:	4b61      	ldr	r3, [pc, #388]	; (8000938 <main+0x2ac>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2201      	movs	r2, #1
 80007b8:	2101      	movs	r1, #1
 80007ba:	4618      	mov	r0, r3
 80007bc:	f008 f9fe 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 80007c0:	4b5d      	ldr	r3, [pc, #372]	; (8000938 <main+0x2ac>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f641 1299 	movw	r2, #6553	; 0x1999
 80007c8:	2101      	movs	r1, #1
 80007ca:	4618      	mov	r0, r3
 80007cc:	f008 faa6 	bl	8008d1c <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80007d0:	4b59      	ldr	r3, [pc, #356]	; (8000938 <main+0x2ac>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f008 fa9e 	bl	8008d1c <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 80007e0:	4b55      	ldr	r3, [pc, #340]	; (8000938 <main+0x2ac>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f248 01e8 	movw	r1, #33000	; 0x80e8
 80007e8:	4618      	mov	r0, r3
 80007ea:	f007 ffc9 	bl	8008780 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80007ee:	4b52      	ldr	r3, [pc, #328]	; (8000938 <main+0x2ac>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	2212      	movs	r2, #18
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f007 ffe8 	bl	80087cc <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80007fc:	4b4e      	ldr	r3, [pc, #312]	; (8000938 <main+0x2ac>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	220e      	movs	r2, #14
 8000802:	2101      	movs	r1, #1
 8000804:	4618      	mov	r0, r3
 8000806:	f007 ffe1 	bl	80087cc <VL53L0X_SetVcselPulsePeriod>

	//Enable UART Enable IT
	HAL_UART_Receive_IT(&hlpuart1, rxBuffer, 6); //receive 6 bytes
 800080a:	2206      	movs	r2, #6
 800080c:	4948      	ldr	r1, [pc, #288]	; (8000930 <main+0x2a4>)
 800080e:	4849      	ldr	r0, [pc, #292]	; (8000934 <main+0x2a8>)
 8000810:	f005 fc30 	bl	8006074 <HAL_UART_Receive_IT>

	//Start timer for uSDelay for HX711
	HAL_TIM_Base_Start(&htim5);
 8000814:	484a      	ldr	r0, [pc, #296]	; (8000940 <main+0x2b4>)
 8000816:	f004 f955 	bl	8004ac4 <HAL_TIM_Base_Start>

	HAL_Delay(1000);
 800081a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800081e:	f001 fa5b 	bl	8001cd8 <HAL_Delay>
	//	pressureZero = hx711_value_ave(&loadCell, 5);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	timer = HAL_GetTick();
 8000822:	f001 fa4d 	bl	8001cc0 <HAL_GetTick>
 8000826:	4603      	mov	r3, r0
 8000828:	4a46      	ldr	r2, [pc, #280]	; (8000944 <main+0x2b8>)
 800082a:	6013      	str	r3, [r2, #0]
	modeSwitch(RTP_STANDBY);
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff fe67 	bl	8000500 <modeSwitch>
	//HAL_GPIO_WritePin(statusLed1_GPIO_Port, statusLed1_Pin, 1);

	while (1)
	{
		/*** STANDBY MODE ***/
		if(rtpMode == RTP_STANDBY){
 8000832:	4b45      	ldr	r3, [pc, #276]	; (8000948 <main+0x2bc>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d0fb      	beq.n	8000832 <main+0x1a6>

		}

		/*** ZEROING MODE ***/
		else if(rtpMode == RTP_ZERO){
 800083a:	4b43      	ldr	r3, [pc, #268]	; (8000948 <main+0x2bc>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d160      	bne.n	8000904 <main+0x278>
			//zeroing FSM
			switch(zeroMode){
 8000842:	4b42      	ldr	r3, [pc, #264]	; (800094c <main+0x2c0>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b06      	cmp	r3, #6
 8000848:	d8f3      	bhi.n	8000832 <main+0x1a6>
 800084a:	a201      	add	r2, pc, #4	; (adr r2, 8000850 <main+0x1c4>)
 800084c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000850:	0800086d 	.word	0x0800086d
 8000854:	08000881 	.word	0x08000881
 8000858:	0800089b 	.word	0x0800089b
 800085c:	080008af 	.word	0x080008af
 8000860:	080008c9 	.word	0x080008c9
 8000864:	080008dd 	.word	0x080008dd
 8000868:	080008f7 	.word	0x080008f7
			case 0:
				GoHome(&rMotor);
 800086c:	482f      	ldr	r0, [pc, #188]	; (800092c <main+0x2a0>)
 800086e:	f001 f96d 	bl	8001b4c <GoHome>
				zeroMode++;
 8000872:	4b36      	ldr	r3, [pc, #216]	; (800094c <main+0x2c0>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	3301      	adds	r3, #1
 8000878:	b2da      	uxtb	r2, r3
 800087a:	4b34      	ldr	r3, [pc, #208]	; (800094c <main+0x2c0>)
 800087c:	701a      	strb	r2, [r3, #0]
				break;
 800087e:	e04a      	b.n	8000916 <main+0x28a>
			case 1:
				if(rMotor.Status == Stopped) zeroMode++;
 8000880:	4b2a      	ldr	r3, [pc, #168]	; (800092c <main+0x2a0>)
 8000882:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2b03      	cmp	r3, #3
 800088a:	d13f      	bne.n	800090c <main+0x280>
 800088c:	4b2f      	ldr	r3, [pc, #188]	; (800094c <main+0x2c0>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	3301      	adds	r3, #1
 8000892:	b2da      	uxtb	r2, r3
 8000894:	4b2d      	ldr	r3, [pc, #180]	; (800094c <main+0x2c0>)
 8000896:	701a      	strb	r2, [r3, #0]
				break;
 8000898:	e038      	b.n	800090c <main+0x280>
			case 2:
				GoHome(&thetaMotor);
 800089a:	4820      	ldr	r0, [pc, #128]	; (800091c <main+0x290>)
 800089c:	f001 f956 	bl	8001b4c <GoHome>
				zeroMode++;
 80008a0:	4b2a      	ldr	r3, [pc, #168]	; (800094c <main+0x2c0>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	3301      	adds	r3, #1
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	4b28      	ldr	r3, [pc, #160]	; (800094c <main+0x2c0>)
 80008aa:	701a      	strb	r2, [r3, #0]
				break;
 80008ac:	e033      	b.n	8000916 <main+0x28a>
			case 3:
				if(thetaMotor.Status == Stopped) zeroMode++;
 80008ae:	4b1b      	ldr	r3, [pc, #108]	; (800091c <main+0x290>)
 80008b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	2b03      	cmp	r3, #3
 80008b8:	d12a      	bne.n	8000910 <main+0x284>
 80008ba:	4b24      	ldr	r3, [pc, #144]	; (800094c <main+0x2c0>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	3301      	adds	r3, #1
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b22      	ldr	r3, [pc, #136]	; (800094c <main+0x2c0>)
 80008c4:	701a      	strb	r2, [r3, #0]
				break;
 80008c6:	e023      	b.n	8000910 <main+0x284>
			case 4:
				GoHome(&yMotor);
 80008c8:	4816      	ldr	r0, [pc, #88]	; (8000924 <main+0x298>)
 80008ca:	f001 f93f 	bl	8001b4c <GoHome>
				zeroMode++;
 80008ce:	4b1f      	ldr	r3, [pc, #124]	; (800094c <main+0x2c0>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	3301      	adds	r3, #1
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b1d      	ldr	r3, [pc, #116]	; (800094c <main+0x2c0>)
 80008d8:	701a      	strb	r2, [r3, #0]
				break;
 80008da:	e01c      	b.n	8000916 <main+0x28a>
			case 5:
				if(yMotor.Status == Stopped) zeroMode++;
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <main+0x298>)
 80008de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	2b03      	cmp	r3, #3
 80008e6:	d115      	bne.n	8000914 <main+0x288>
 80008e8:	4b18      	ldr	r3, [pc, #96]	; (800094c <main+0x2c0>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	3301      	adds	r3, #1
 80008ee:	b2da      	uxtb	r2, r3
 80008f0:	4b16      	ldr	r3, [pc, #88]	; (800094c <main+0x2c0>)
 80008f2:	701a      	strb	r2, [r3, #0]
				break;
 80008f4:	e00e      	b.n	8000914 <main+0x288>
			case 6:
				zeroMode = 0;
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <main+0x2c0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
				modeSwitch(RTP_STANDBY);
 80008fc:	2000      	movs	r0, #0
 80008fe:	f7ff fdff 	bl	8000500 <modeSwitch>
				break;
 8000902:	e008      	b.n	8000916 <main+0x28a>
			}

		}

		/*** TATTOO MODE ***/
		else if(rtpMode == RTP_TATTOO){
 8000904:	4b10      	ldr	r3, [pc, #64]	; (8000948 <main+0x2bc>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	2b02      	cmp	r3, #2
 800090a:	e792      	b.n	8000832 <main+0x1a6>
				break;
 800090c:	bf00      	nop
 800090e:	e790      	b.n	8000832 <main+0x1a6>
				break;
 8000910:	bf00      	nop
 8000912:	e78e      	b.n	8000832 <main+0x1a6>
				break;
 8000914:	bf00      	nop
		if(rtpMode == RTP_STANDBY){
 8000916:	e78c      	b.n	8000832 <main+0x1a6>
 8000918:	20000468 	.word	0x20000468
 800091c:	20000550 	.word	0x20000550
 8000920:	2000041c 	.word	0x2000041c
 8000924:	20000588 	.word	0x20000588
 8000928:	200004b4 	.word	0x200004b4
 800092c:	200005c0 	.word	0x200005c0
 8000930:	2000078c 	.word	0x2000078c
 8000934:	20000340 	.word	0x20000340
 8000938:	20000000 	.word	0x20000000
 800093c:	200002ec 	.word	0x200002ec
 8000940:	20000500 	.word	0x20000500
 8000944:	20000788 	.word	0x20000788
 8000948:	2000054c 	.word	0x2000054c
 800094c:	2000054d 	.word	0x2000054d

08000950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b098      	sub	sp, #96	; 0x60
 8000954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000956:	f107 0318 	add.w	r3, r7, #24
 800095a:	2248      	movs	r2, #72	; 0x48
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f00c fb48 	bl	800cff4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000964:	1d3b      	adds	r3, r7, #4
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000972:	2000      	movs	r0, #0
 8000974:	f002 fb0c 	bl	8002f90 <HAL_PWREx_ControlVoltageScaling>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800097e:	f000 fd2d 	bl	80013dc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000982:	2310      	movs	r3, #16
 8000984:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000986:	2301      	movs	r3, #1
 8000988:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800098a:	2300      	movs	r3, #0
 800098c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800098e:	2360      	movs	r3, #96	; 0x60
 8000990:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000992:	2302      	movs	r3, #2
 8000994:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000996:	2301      	movs	r3, #1
 8000998:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 800099a:	2301      	movs	r3, #1
 800099c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 50;
 800099e:	2332      	movs	r3, #50	; 0x32
 80009a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a2:	2302      	movs	r3, #2
 80009a4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009a6:	2302      	movs	r3, #2
 80009a8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009aa:	2302      	movs	r3, #2
 80009ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ae:	f107 0318 	add.w	r3, r7, #24
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 fba0 	bl	80030f8 <HAL_RCC_OscConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80009be:	f000 fd0d 	bl	80013dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c2:	230f      	movs	r3, #15
 80009c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c6:	2303      	movs	r3, #3
 80009c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	2104      	movs	r1, #4
 80009da:	4618      	mov	r0, r3
 80009dc:	f003 f808 	bl	80039f0 <HAL_RCC_ClockConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80009e6:	f000 fcf9 	bl	80013dc <Error_Handler>
  }
}
 80009ea:	bf00      	nop
 80009ec:	3760      	adds	r7, #96	; 0x60
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009f8:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <MX_I2C2_Init+0x74>)
 80009fa:	4a1c      	ldr	r2, [pc, #112]	; (8000a6c <MX_I2C2_Init+0x78>)
 80009fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10C0ECFF;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a00:	4a1b      	ldr	r2, [pc, #108]	; (8000a70 <MX_I2C2_Init+0x7c>)
 8000a02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a04:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a0a:	4b17      	ldr	r3, [pc, #92]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a10:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a16:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a22:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a28:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a2e:	480e      	ldr	r0, [pc, #56]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a30:	f001 fd04 	bl	800243c <HAL_I2C_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a3a:	f000 fccf 	bl	80013dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a3e:	2100      	movs	r1, #0
 8000a40:	4809      	ldr	r0, [pc, #36]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a42:	f002 f9ed 	bl	8002e20 <HAL_I2CEx_ConfigAnalogFilter>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a4c:	f000 fcc6 	bl	80013dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a50:	2100      	movs	r1, #0
 8000a52:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_I2C2_Init+0x74>)
 8000a54:	f002 fa2f 	bl	8002eb6 <HAL_I2CEx_ConfigDigitalFilter>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a5e:	f000 fcbd 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200002ec 	.word	0x200002ec
 8000a6c:	40005800 	.word	0x40005800
 8000a70:	10c0ecff 	.word	0x10c0ecff

08000a74 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a78:	4b22      	ldr	r3, [pc, #136]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000a7a:	4a23      	ldr	r2, [pc, #140]	; (8000b08 <MX_LPUART1_UART_Init+0x94>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000a7e:	4b21      	ldr	r3, [pc, #132]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000a80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a84:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a86:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a8c:	4b1d      	ldr	r3, [pc, #116]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a92:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000a98:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9e:	4b19      	ldr	r3, [pc, #100]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000aaa:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000abc:	4811      	ldr	r0, [pc, #68]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000abe:	f005 fa89 	bl	8005fd4 <HAL_UART_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ac8:	f000 fc88 	bl	80013dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000acc:	2100      	movs	r1, #0
 8000ace:	480d      	ldr	r0, [pc, #52]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000ad0:	f007 f995 	bl	8007dfe <HAL_UARTEx_SetTxFifoThreshold>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ada:	f000 fc7f 	bl	80013dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4808      	ldr	r0, [pc, #32]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000ae2:	f007 f9ca 	bl	8007e7a <HAL_UARTEx_SetRxFifoThreshold>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000aec:	f000 fc76 	bl	80013dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000af0:	4804      	ldr	r0, [pc, #16]	; (8000b04 <MX_LPUART1_UART_Init+0x90>)
 8000af2:	f007 f94b 	bl	8007d8c <HAL_UARTEx_DisableFifoMode>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000afc:	f000 fc6e 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000340 	.word	0x20000340
 8000b08:	40008000 	.word	0x40008000

08000b0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b12:	f107 0310 	add.w	r3, r7, #16
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b2a:	4b20      	ldr	r3, [pc, #128]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b2c:	4a20      	ldr	r2, [pc, #128]	; (8000bb0 <MX_TIM1_Init+0xa4>)
 8000b2e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b30:	4b1e      	ldr	r3, [pc, #120]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b36:	4b1d      	ldr	r3, [pc, #116]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b42:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b44:	4b19      	ldr	r3, [pc, #100]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b4a:	4b18      	ldr	r3, [pc, #96]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b50:	4b16      	ldr	r3, [pc, #88]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b56:	4815      	ldr	r0, [pc, #84]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b58:	f003 ff5c 	bl	8004a14 <HAL_TIM_Base_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000b62:	f000 fc3b 	bl	80013dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b6a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b6c:	f107 0310 	add.w	r3, r7, #16
 8000b70:	4619      	mov	r1, r3
 8000b72:	480e      	ldr	r0, [pc, #56]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b74:	f004 fc66 	bl	8005444 <HAL_TIM_ConfigClockSource>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000b7e:	f000 fc2d 	bl	80013dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b82:	2300      	movs	r3, #0
 8000b84:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	4619      	mov	r1, r3
 8000b92:	4806      	ldr	r0, [pc, #24]	; (8000bac <MX_TIM1_Init+0xa0>)
 8000b94:	f005 f978 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000b9e:	f000 fc1d 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	3720      	adds	r7, #32
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	200003d0 	.word	0x200003d0
 8000bb0:	40012c00 	.word	0x40012c00

08000bb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08e      	sub	sp, #56	; 0x38
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc8:	f107 031c 	add.w	r3, r7, #28
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bd4:	463b      	mov	r3, r7
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	611a      	str	r2, [r3, #16]
 8000be2:	615a      	str	r2, [r3, #20]
 8000be4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000be6:	4b2e      	ldr	r3, [pc, #184]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000be8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000bee:	4b2c      	ldr	r3, [pc, #176]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000bf0:	2263      	movs	r2, #99	; 0x63
 8000bf2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf4:	4b2a      	ldr	r3, [pc, #168]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1250-1;
 8000bfa:	4b29      	ldr	r3, [pc, #164]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000bfc:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000c00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c02:	4b27      	ldr	r3, [pc, #156]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c08:	4b25      	ldr	r3, [pc, #148]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c0a:	2280      	movs	r2, #128	; 0x80
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c0e:	4824      	ldr	r0, [pc, #144]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c10:	f003 ff00 	bl	8004a14 <HAL_TIM_Base_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000c1a:	f000 fbdf 	bl	80013dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c22:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c28:	4619      	mov	r1, r3
 8000c2a:	481d      	ldr	r0, [pc, #116]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c2c:	f004 fc0a 	bl	8005444 <HAL_TIM_ConfigClockSource>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000c36:	f000 fbd1 	bl	80013dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c3a:	4819      	ldr	r0, [pc, #100]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c3c:	f003 ffd1 	bl	8004be2 <HAL_TIM_PWM_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000c46:	f000 fbc9 	bl	80013dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	4811      	ldr	r0, [pc, #68]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c5a:	f005 f915 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000c64:	f000 fbba 	bl	80013dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c68:	2360      	movs	r3, #96	; 0x60
 8000c6a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8000c6c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c70:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c72:	2300      	movs	r3, #0
 8000c74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c76:	2300      	movs	r3, #0
 8000c78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4807      	ldr	r0, [pc, #28]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c82:	f004 facb 	bl	800521c <HAL_TIM_PWM_ConfigChannel>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000c8c:	f000 fba6 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c90:	4803      	ldr	r0, [pc, #12]	; (8000ca0 <MX_TIM2_Init+0xec>)
 8000c92:	f000 fe43 	bl	800191c <HAL_TIM_MspPostInit>

}
 8000c96:	bf00      	nop
 8000c98:	3738      	adds	r7, #56	; 0x38
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	2000041c 	.word	0x2000041c

08000ca4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08e      	sub	sp, #56	; 0x38
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000caa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
 8000cd0:	611a      	str	r2, [r3, #16]
 8000cd2:	615a      	str	r2, [r3, #20]
 8000cd4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cd6:	4b2d      	ldr	r3, [pc, #180]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000cd8:	4a2d      	ldr	r2, [pc, #180]	; (8000d90 <MX_TIM3_Init+0xec>)
 8000cda:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8000cdc:	4b2b      	ldr	r3, [pc, #172]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000cde:	2263      	movs	r2, #99	; 0x63
 8000ce0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce2:	4b2a      	ldr	r3, [pc, #168]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1250-1;
 8000ce8:	4b28      	ldr	r3, [pc, #160]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000cea:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000cee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf0:	4b26      	ldr	r3, [pc, #152]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cf6:	4b25      	ldr	r3, [pc, #148]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000cf8:	2280      	movs	r2, #128	; 0x80
 8000cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cfc:	4823      	ldr	r0, [pc, #140]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000cfe:	f003 fe89 	bl	8004a14 <HAL_TIM_Base_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d08:	f000 fb68 	bl	80013dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d10:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d16:	4619      	mov	r1, r3
 8000d18:	481c      	ldr	r0, [pc, #112]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000d1a:	f004 fb93 	bl	8005444 <HAL_TIM_ConfigClockSource>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000d24:	f000 fb5a 	bl	80013dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d28:	4818      	ldr	r0, [pc, #96]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000d2a:	f003 ff5a 	bl	8004be2 <HAL_TIM_PWM_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000d34:	f000 fb52 	bl	80013dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d40:	f107 031c 	add.w	r3, r7, #28
 8000d44:	4619      	mov	r1, r3
 8000d46:	4811      	ldr	r0, [pc, #68]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000d48:	f005 f89e 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000d52:	f000 fb43 	bl	80013dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d56:	2360      	movs	r3, #96	; 0x60
 8000d58:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8000d5a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d5e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d64:	2300      	movs	r3, #0
 8000d66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d68:	463b      	mov	r3, r7
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4807      	ldr	r0, [pc, #28]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000d70:	f004 fa54 	bl	800521c <HAL_TIM_PWM_ConfigChannel>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000d7a:	f000 fb2f 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000d7e:	4803      	ldr	r0, [pc, #12]	; (8000d8c <MX_TIM3_Init+0xe8>)
 8000d80:	f000 fdcc 	bl	800191c <HAL_TIM_MspPostInit>

}
 8000d84:	bf00      	nop
 8000d86:	3738      	adds	r7, #56	; 0x38
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000468 	.word	0x20000468
 8000d90:	40000400 	.word	0x40000400

08000d94 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08e      	sub	sp, #56	; 0x38
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000db4:	463b      	mov	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	611a      	str	r2, [r3, #16]
 8000dc2:	615a      	str	r2, [r3, #20]
 8000dc4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000dc6:	4b2d      	ldr	r3, [pc, #180]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000dc8:	4a2d      	ldr	r2, [pc, #180]	; (8000e80 <MX_TIM4_Init+0xec>)
 8000dca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 8000dcc:	4b2b      	ldr	r3, [pc, #172]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000dce:	2263      	movs	r2, #99	; 0x63
 8000dd0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd2:	4b2a      	ldr	r3, [pc, #168]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1250-1;
 8000dd8:	4b28      	ldr	r3, [pc, #160]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000dda:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000dde:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de0:	4b26      	ldr	r3, [pc, #152]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000de6:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000de8:	2280      	movs	r2, #128	; 0x80
 8000dea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000dec:	4823      	ldr	r0, [pc, #140]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000dee:	f003 fe11 	bl	8004a14 <HAL_TIM_Base_Init>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000df8:	f000 faf0 	bl	80013dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000e02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e06:	4619      	mov	r1, r3
 8000e08:	481c      	ldr	r0, [pc, #112]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000e0a:	f004 fb1b 	bl	8005444 <HAL_TIM_ConfigClockSource>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000e14:	f000 fae2 	bl	80013dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000e18:	4818      	ldr	r0, [pc, #96]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000e1a:	f003 fee2 	bl	8004be2 <HAL_TIM_PWM_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000e24:	f000 fada 	bl	80013dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e30:	f107 031c 	add.w	r3, r7, #28
 8000e34:	4619      	mov	r1, r3
 8000e36:	4811      	ldr	r0, [pc, #68]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000e38:	f005 f826 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000e42:	f000 facb 	bl	80013dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e46:	2360      	movs	r3, #96	; 0x60
 8000e48:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8000e4a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e4e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e50:	2300      	movs	r3, #0
 8000e52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e58:	463b      	mov	r3, r7
 8000e5a:	2208      	movs	r2, #8
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4807      	ldr	r0, [pc, #28]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000e60:	f004 f9dc 	bl	800521c <HAL_TIM_PWM_ConfigChannel>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8000e6a:	f000 fab7 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e6e:	4803      	ldr	r0, [pc, #12]	; (8000e7c <MX_TIM4_Init+0xe8>)
 8000e70:	f000 fd54 	bl	800191c <HAL_TIM_MspPostInit>

}
 8000e74:	bf00      	nop
 8000e76:	3738      	adds	r7, #56	; 0x38
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	200004b4 	.word	0x200004b4
 8000e80:	40000800 	.word	0x40000800

08000e84 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e8a:	f107 0310 	add.w	r3, r7, #16
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000ea4:	4a1d      	ldr	r2, [pc, #116]	; (8000f1c <MX_TIM5_Init+0x98>)
 8000ea6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100-1;
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000eaa:	2263      	movs	r2, #99	; 0x63
 8000eac:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eae:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000eb4:	4b18      	ldr	r3, [pc, #96]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8000eba:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ebc:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec2:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000ec8:	4813      	ldr	r0, [pc, #76]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000eca:	f003 fda3 	bl	8004a14 <HAL_TIM_Base_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000ed4:	f000 fa82 	bl	80013dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000edc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000ede:	f107 0310 	add.w	r3, r7, #16
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	480c      	ldr	r0, [pc, #48]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000ee6:	f004 faad 	bl	8005444 <HAL_TIM_ConfigClockSource>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000ef0:	f000 fa74 	bl	80013dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000efc:	1d3b      	adds	r3, r7, #4
 8000efe:	4619      	mov	r1, r3
 8000f00:	4805      	ldr	r0, [pc, #20]	; (8000f18 <MX_TIM5_Init+0x94>)
 8000f02:	f004 ffc1 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000f0c:	f000 fa66 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000f10:	bf00      	nop
 8000f12:	3720      	adds	r7, #32
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000500 	.word	0x20000500
 8000f1c:	40000c00 	.word	0x40000c00

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08c      	sub	sp, #48	; 0x30
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 031c 	add.w	r3, r7, #28
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f36:	4b8f      	ldr	r3, [pc, #572]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3a:	4a8e      	ldr	r2, [pc, #568]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f3c:	f043 0310 	orr.w	r3, r3, #16
 8000f40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f42:	4b8c      	ldr	r3, [pc, #560]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	f003 0310 	and.w	r3, r3, #16
 8000f4a:	61bb      	str	r3, [r7, #24]
 8000f4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f4e:	4b89      	ldr	r3, [pc, #548]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f52:	4a88      	ldr	r2, [pc, #544]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f54:	f043 0320 	orr.w	r3, r3, #32
 8000f58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f5a:	4b86      	ldr	r3, [pc, #536]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5e:	f003 0320 	and.w	r3, r3, #32
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f66:	4b83      	ldr	r3, [pc, #524]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6a:	4a82      	ldr	r2, [pc, #520]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f72:	4b80      	ldr	r3, [pc, #512]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	4b7d      	ldr	r3, [pc, #500]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f82:	4a7c      	ldr	r2, [pc, #496]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f8a:	4b7a      	ldr	r3, [pc, #488]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f96:	4b77      	ldr	r3, [pc, #476]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	4a76      	ldr	r2, [pc, #472]	; (8001174 <MX_GPIO_Init+0x254>)
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa2:	4b74      	ldr	r3, [pc, #464]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa6:	f003 0308 	and.w	r3, r3, #8
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fae:	4b71      	ldr	r3, [pc, #452]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb2:	4a70      	ldr	r2, [pc, #448]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fba:	4b6e      	ldr	r3, [pc, #440]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000fc6:	f002 f887 	bl	80030d8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	4b6a      	ldr	r3, [pc, #424]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	4a69      	ldr	r2, [pc, #420]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd6:	4b67      	ldr	r3, [pc, #412]	; (8001174 <MX_GPIO_Init+0x254>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	f003 0304 	and.w	r3, r3, #4
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, thetaDir_Pin|yDir_Pin|rDir_Pin, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	21e0      	movs	r1, #224	; 0xe0
 8000fe6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fea:	f001 f9f7 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, statusLed4_Pin|statusLed1_Pin, GPIO_PIN_RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8000ff4:	4860      	ldr	r0, [pc, #384]	; (8001178 <MX_GPIO_Init+0x258>)
 8000ff6:	f001 f9f1 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, statusLed2_Pin|statusLed3_Pin, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 8001000:	485e      	ldr	r0, [pc, #376]	; (800117c <MX_GPIO_Init+0x25c>)
 8001002:	f001 f9eb 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, state3LED_Pin|state2LED_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800100c:	485c      	ldr	r0, [pc, #368]	; (8001180 <MX_GPIO_Init+0x260>)
 800100e:	f001 f9e5 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, loadCLK_Pin|tofXSHUT_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8001018:	485a      	ldr	r0, [pc, #360]	; (8001184 <MX_GPIO_Init+0x264>)
 800101a:	f001 f9df 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(state1LED_GPIO_Port, state1LED_Pin, GPIO_PIN_RESET);
 800101e:	2200      	movs	r2, #0
 8001020:	2180      	movs	r1, #128	; 0x80
 8001022:	4859      	ldr	r0, [pc, #356]	; (8001188 <MX_GPIO_Init+0x268>)
 8001024:	f001 f9da 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : thetaDir_Pin yDir_Pin rDir_Pin */
  GPIO_InitStruct.Pin = thetaDir_Pin|yDir_Pin|rDir_Pin;
 8001028:	23e0      	movs	r3, #224	; 0xe0
 800102a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	4619      	mov	r1, r3
 800103e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001042:	f001 f839 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : statusLed4_Pin statusLed1_Pin */
  GPIO_InitStruct.Pin = statusLed4_Pin|statusLed1_Pin;
 8001046:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800104a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001058:	f107 031c 	add.w	r3, r7, #28
 800105c:	4619      	mov	r1, r3
 800105e:	4846      	ldr	r0, [pc, #280]	; (8001178 <MX_GPIO_Init+0x258>)
 8001060:	f001 f82a 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : statusLed2_Pin statusLed3_Pin */
  GPIO_InitStruct.Pin = statusLed2_Pin|statusLed3_Pin;
 8001064:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106a:	2301      	movs	r3, #1
 800106c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	4619      	mov	r1, r3
 800107c:	483f      	ldr	r0, [pc, #252]	; (800117c <MX_GPIO_Init+0x25c>)
 800107e:	f001 f81b 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : thLim_Pin yLim_Pin rLim_Pin */
  GPIO_InitStruct.Pin = thLim_Pin|yLim_Pin|rLim_Pin;
 8001082:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8001086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001088:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800108c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108e:	2301      	movs	r3, #1
 8001090:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001092:	f107 031c 	add.w	r3, r7, #28
 8001096:	4619      	mov	r1, r3
 8001098:	4838      	ldr	r0, [pc, #224]	; (800117c <MX_GPIO_Init+0x25c>)
 800109a:	f001 f80d 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : state3LED_Pin state2LED_Pin */
  GPIO_InitStruct.Pin = state3LED_Pin|state2LED_Pin;
 800109e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80010a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b0:	f107 031c 	add.w	r3, r7, #28
 80010b4:	4619      	mov	r1, r3
 80010b6:	4832      	ldr	r0, [pc, #200]	; (8001180 <MX_GPIO_Init+0x260>)
 80010b8:	f000 fffe 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : loadCLK_Pin tofXSHUT_Pin */
  GPIO_InitStruct.Pin = loadCLK_Pin|tofXSHUT_Pin;
 80010bc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80010c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	2300      	movs	r3, #0
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ce:	f107 031c 	add.w	r3, r7, #28
 80010d2:	4619      	mov	r1, r3
 80010d4:	482b      	ldr	r0, [pc, #172]	; (8001184 <MX_GPIO_Init+0x264>)
 80010d6:	f000 ffef 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : loadDATA_Pin */
  GPIO_InitStruct.Pin = loadDATA_Pin;
 80010da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(loadDATA_GPIO_Port, &GPIO_InitStruct);
 80010e8:	f107 031c 	add.w	r3, r7, #28
 80010ec:	4619      	mov	r1, r3
 80010ee:	4825      	ldr	r0, [pc, #148]	; (8001184 <MX_GPIO_Init+0x264>)
 80010f0:	f000 ffe2 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : state1LED_Pin */
  GPIO_InitStruct.Pin = state1LED_Pin;
 80010f4:	2380      	movs	r3, #128	; 0x80
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(state1LED_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	481f      	ldr	r0, [pc, #124]	; (8001188 <MX_GPIO_Init+0x268>)
 800110c:	f000 ffd4 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : modeStandby_Pin modeZero_Pin modeTattoo_Pin modeScan_Pin */
  GPIO_InitStruct.Pin = modeStandby_Pin|modeZero_Pin|modeTattoo_Pin|modeScan_Pin;
 8001110:	2378      	movs	r3, #120	; 0x78
 8001112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001114:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001118:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800111a:	2301      	movs	r3, #1
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	4817      	ldr	r0, [pc, #92]	; (8001184 <MX_GPIO_Init+0x264>)
 8001126:	f000 ffc7 	bl	80020b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	2009      	movs	r0, #9
 8001130:	f000 fed1 	bl	8001ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001134:	2009      	movs	r0, #9
 8001136:	f000 feea 	bl	8001f0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	200a      	movs	r0, #10
 8001140:	f000 fec9 	bl	8001ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001144:	200a      	movs	r0, #10
 8001146:	f000 fee2 	bl	8001f0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2100      	movs	r1, #0
 800114e:	2017      	movs	r0, #23
 8001150:	f000 fec1 	bl	8001ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001154:	2017      	movs	r0, #23
 8001156:	f000 feda 	bl	8001f0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2028      	movs	r0, #40	; 0x28
 8001160:	f000 feb9 	bl	8001ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001164:	2028      	movs	r0, #40	; 0x28
 8001166:	f000 fed2 	bl	8001f0e <HAL_NVIC_EnableIRQ>

}
 800116a:	bf00      	nop
 800116c:	3730      	adds	r7, #48	; 0x30
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000
 8001178:	48001400 	.word	0x48001400
 800117c:	48001000 	.word	0x48001000
 8001180:	48000400 	.word	0x48000400
 8001184:	48000c00 	.word	0x48000c00
 8001188:	48000800 	.word	0x48000800

0800118c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void  HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 800118c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001190:	b088      	sub	sp, #32
 8001192:	af00      	add	r7, sp, #0
 8001194:	61f8      	str	r0, [r7, #28]
	//Theta Motor interrupts
	if(htim == &htim3){
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	4a5c      	ldr	r2, [pc, #368]	; (800130c <HAL_TIM_PeriodElapsedCallback+0x180>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d13b      	bne.n	8001216 <HAL_TIM_PeriodElapsedCallback+0x8a>
		if(thetaMotor.Status == RunningForward){
 800119e:	4b5c      	ldr	r3, [pc, #368]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d10d      	bne.n	80011c6 <HAL_TIM_PeriodElapsedCallback+0x3a>
			thetaMotor.CurrentPosition++;
 80011aa:	4b59      	ldr	r3, [pc, #356]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80011b0:	1c51      	adds	r1, r2, #1
 80011b2:	6139      	str	r1, [r7, #16]
 80011b4:	f143 0300 	adc.w	r3, r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
 80011ba:	4b55      	ldr	r3, [pc, #340]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011bc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80011c0:	e9c3 1208 	strd	r1, r2, [r3, #32]
 80011c4:	e012      	b.n	80011ec <HAL_TIM_PeriodElapsedCallback+0x60>
		}
		else if (thetaMotor.Status == RunningBackward){
 80011c6:	4b52      	ldr	r3, [pc, #328]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d10c      	bne.n	80011ec <HAL_TIM_PeriodElapsedCallback+0x60>
			thetaMotor.CurrentPosition--;
 80011d2:	4b4f      	ldr	r3, [pc, #316]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80011d8:	1e51      	subs	r1, r2, #1
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	f143 33ff 	adc.w	r3, r3, #4294967295
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	4b4b      	ldr	r3, [pc, #300]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011e4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80011e8:	e9c3 1208 	strd	r1, r2, [r3, #32]
		}
		if(thetaMotor.CurrentPosition == thetaMotor.TargetPosition){
 80011ec:	4b48      	ldr	r3, [pc, #288]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011ee:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80011f2:	4b47      	ldr	r3, [pc, #284]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80011f4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80011f8:	4299      	cmp	r1, r3
 80011fa:	bf08      	it	eq
 80011fc:	4290      	cmpeq	r0, r2
 80011fe:	d10a      	bne.n	8001216 <HAL_TIM_PeriodElapsedCallback+0x8a>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001200:	2100      	movs	r1, #0
 8001202:	4842      	ldr	r0, [pc, #264]	; (800130c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001204:	f003 fe54 	bl	8004eb0 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop(&htim3);
 8001208:	4840      	ldr	r0, [pc, #256]	; (800130c <HAL_TIM_PeriodElapsedCallback+0x180>)
 800120a:	f003 fcc3 	bl	8004b94 <HAL_TIM_Base_Stop>
			thetaMotor.Status = Stopped;
 800120e:	4b40      	ldr	r3, [pc, #256]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001210:	2203      	movs	r2, #3
 8001212:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		}
	}
	//yMotor Interrupts
	if(htim == &htim2){
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	4a3e      	ldr	r2, [pc, #248]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d138      	bne.n	8001290 <HAL_TIM_PeriodElapsedCallback+0x104>
		if(yMotor.Status == RunningForward){
 800121e:	4b3e      	ldr	r3, [pc, #248]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001220:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001224:	b2db      	uxtb	r3, r3
 8001226:	2b01      	cmp	r3, #1
 8001228:	d10d      	bne.n	8001246 <HAL_TIM_PeriodElapsedCallback+0xba>
			yMotor.CurrentPosition++;
 800122a:	4b3b      	ldr	r3, [pc, #236]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800122c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001230:	1c51      	adds	r1, r2, #1
 8001232:	6039      	str	r1, [r7, #0]
 8001234:	f143 0300 	adc.w	r3, r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b37      	ldr	r3, [pc, #220]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800123c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001240:	e9c3 1208 	strd	r1, r2, [r3, #32]
 8001244:	e00f      	b.n	8001266 <HAL_TIM_PeriodElapsedCallback+0xda>
		}
		else if (yMotor.Status == RunningBackward){
 8001246:	4b34      	ldr	r3, [pc, #208]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001248:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d109      	bne.n	8001266 <HAL_TIM_PeriodElapsedCallback+0xda>
			yMotor.CurrentPosition--;
 8001252:	4b31      	ldr	r3, [pc, #196]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001254:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001258:	f112 3aff 	adds.w	sl, r2, #4294967295
 800125c:	f143 3bff 	adc.w	fp, r3, #4294967295
 8001260:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001262:	e9c3 ab08 	strd	sl, fp, [r3, #32]
		}
		if(yMotor.CurrentPosition == yMotor.TargetPosition){
 8001266:	4b2c      	ldr	r3, [pc, #176]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001268:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800126c:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800126e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001272:	4299      	cmp	r1, r3
 8001274:	bf08      	it	eq
 8001276:	4290      	cmpeq	r0, r2
 8001278:	d10a      	bne.n	8001290 <HAL_TIM_PeriodElapsedCallback+0x104>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800127a:	2100      	movs	r1, #0
 800127c:	4825      	ldr	r0, [pc, #148]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800127e:	f003 fe17 	bl	8004eb0 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop(&htim2);
 8001282:	4824      	ldr	r0, [pc, #144]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001284:	f003 fc86 	bl	8004b94 <HAL_TIM_Base_Stop>
			yMotor.Status = Stopped;
 8001288:	4b23      	ldr	r3, [pc, #140]	; (8001318 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800128a:	2203      	movs	r2, #3
 800128c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		}
	}
	//rMotor Interrupts
	if(htim == &htim4){
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	4a22      	ldr	r2, [pc, #136]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d134      	bne.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x176>
		if(rMotor.Status == RunningForward){
 8001298:	4b21      	ldr	r3, [pc, #132]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 800129a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d10a      	bne.n	80012ba <HAL_TIM_PeriodElapsedCallback+0x12e>
			rMotor.CurrentPosition++;
 80012a4:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012aa:	f112 0801 	adds.w	r8, r2, #1
 80012ae:	f143 0900 	adc.w	r9, r3, #0
 80012b2:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012b4:	e9c3 8908 	strd	r8, r9, [r3, #32]
 80012b8:	e00e      	b.n	80012d8 <HAL_TIM_PeriodElapsedCallback+0x14c>
		}
		else if (rMotor.Status == RunningBackward){
 80012ba:	4b19      	ldr	r3, [pc, #100]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012bc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d108      	bne.n	80012d8 <HAL_TIM_PeriodElapsedCallback+0x14c>
			rMotor.CurrentPosition--;
 80012c6:	4b16      	ldr	r3, [pc, #88]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012cc:	1e54      	subs	r4, r2, #1
 80012ce:	f143 35ff 	adc.w	r5, r3, #4294967295
 80012d2:	4b13      	ldr	r3, [pc, #76]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012d4:	e9c3 4508 	strd	r4, r5, [r3, #32]
		}
		if(rMotor.CurrentPosition == rMotor.TargetPosition){
 80012d8:	4b11      	ldr	r3, [pc, #68]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012da:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012e0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80012e4:	4299      	cmp	r1, r3
 80012e6:	bf08      	it	eq
 80012e8:	4290      	cmpeq	r0, r2
 80012ea:	d10a      	bne.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x176>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80012ec:	2108      	movs	r1, #8
 80012ee:	480b      	ldr	r0, [pc, #44]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x190>)
 80012f0:	f003 fdde 	bl	8004eb0 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop(&htim4);
 80012f4:	4809      	ldr	r0, [pc, #36]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x190>)
 80012f6:	f003 fc4d 	bl	8004b94 <HAL_TIM_Base_Stop>
			rMotor.Status = Stopped;
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80012fc:	2203      	movs	r2, #3
 80012fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		}
	}
}
 8001302:	bf00      	nop
 8001304:	3720      	adds	r7, #32
 8001306:	46bd      	mov	sp, r7
 8001308:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800130c:	20000468 	.word	0x20000468
 8001310:	20000550 	.word	0x20000550
 8001314:	2000041c 	.word	0x2000041c
 8001318:	20000588 	.word	0x20000588
 800131c:	200004b4 	.word	0x200004b4
 8001320:	200005c0 	.word	0x200005c0

08001324 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	//set flag
	uartRecievedFlag = 1;
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <HAL_UART_RxCpltCallback+0x1c>)
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	2000079c 	.word	0x2000079c

08001344 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 800134e:	88fb      	ldrh	r3, [r7, #6]
 8001350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001354:	d01b      	beq.n	800138e <HAL_GPIO_EXTI_Callback+0x4a>
 8001356:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800135a:	dc34      	bgt.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
 800135c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001360:	d01d      	beq.n	800139e <HAL_GPIO_EXTI_Callback+0x5a>
 8001362:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001366:	dc2e      	bgt.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
 8001368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800136c:	d013      	beq.n	8001396 <HAL_GPIO_EXTI_Callback+0x52>
 800136e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001372:	dc28      	bgt.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
 8001374:	2b40      	cmp	r3, #64	; 0x40
 8001376:	d022      	beq.n	80013be <HAL_GPIO_EXTI_Callback+0x7a>
 8001378:	2b40      	cmp	r3, #64	; 0x40
 800137a:	dc24      	bgt.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
 800137c:	2b20      	cmp	r3, #32
 800137e:	d01a      	beq.n	80013b6 <HAL_GPIO_EXTI_Callback+0x72>
 8001380:	2b20      	cmp	r3, #32
 8001382:	dc20      	bgt.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
 8001384:	2b08      	cmp	r3, #8
 8001386:	d00e      	beq.n	80013a6 <HAL_GPIO_EXTI_Callback+0x62>
 8001388:	2b10      	cmp	r3, #16
 800138a:	d010      	beq.n	80013ae <HAL_GPIO_EXTI_Callback+0x6a>
	case modeScan_Pin:
		modeSwitch(RTP_SCAN);
		break;
	}

}
 800138c:	e01b      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		zeroStepper(&rMotor);
 800138e:	4810      	ldr	r0, [pc, #64]	; (80013d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001390:	f000 f934 	bl	80015fc <zeroStepper>
		break;
 8001394:	e017      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		zeroStepper(&thetaMotor);
 8001396:	480f      	ldr	r0, [pc, #60]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001398:	f000 f930 	bl	80015fc <zeroStepper>
		break;
 800139c:	e013      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		zeroStepper(&yMotor);
 800139e:	480e      	ldr	r0, [pc, #56]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x94>)
 80013a0:	f000 f92c 	bl	80015fc <zeroStepper>
		break;
 80013a4:	e00f      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		modeSwitch(RTP_STANDBY);
 80013a6:	2000      	movs	r0, #0
 80013a8:	f7ff f8aa 	bl	8000500 <modeSwitch>
		break;
 80013ac:	e00b      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		modeSwitch(RTP_ZERO);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f7ff f8a6 	bl	8000500 <modeSwitch>
		break;
 80013b4:	e007      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		modeSwitch(RTP_TATTOO);
 80013b6:	2002      	movs	r0, #2
 80013b8:	f7ff f8a2 	bl	8000500 <modeSwitch>
		break;
 80013bc:	e003      	b.n	80013c6 <HAL_GPIO_EXTI_Callback+0x82>
		modeSwitch(RTP_SCAN);
 80013be:	2003      	movs	r0, #3
 80013c0:	f7ff f89e 	bl	8000500 <modeSwitch>
		break;
 80013c4:	bf00      	nop
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200005c0 	.word	0x200005c0
 80013d4:	20000550 	.word	0x20000550
 80013d8:	20000588 	.word	0x20000588

080013dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e0:	b672      	cpsid	i
}
 80013e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80013e4:	e7fe      	b.n	80013e4 <Error_Handler+0x8>
	...

080013e8 <InitSerialFromPC>:
uint8_t newLine = '\n';
uint8_t carriageReturn = '\r';

UART_HandleTypeDef* huart;

void InitSerialFromPC(UART_HandleTypeDef* huartHandler, uint8_t* rxBuffer){
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
	huart = huartHandler;
 80013f2:	4a06      	ldr	r2, [pc, #24]	; (800140c <InitSerialFromPC+0x24>)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6013      	str	r3, [r2, #0]
	//allocate for buffer
	//usartInputBuffer = (uint8_t*)calloc(INPUT_BUFFER_SIZE,sizeof(uint8_t));
	usartOutputBuffer = rxBuffer;
 80013f8:	4a05      	ldr	r2, [pc, #20]	; (8001410 <InitSerialFromPC+0x28>)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	6013      	str	r3, [r2, #0]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	200007a4 	.word	0x200007a4
 8001410:	200007a0 	.word	0x200007a0

08001414 <initStepper>:
#include "stepperControl.h"

void initStepper(stepper * stepper, TIM_HandleTypeDef * tim, uint32_t  channel, GPIO_TypeDef * dirPort, uint16_t dirPin, uint32_t speed){
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]

	//Initialize values
	stepper->Timer = tim;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	601a      	str	r2, [r3, #0]
	stepper->Channel = channel;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	605a      	str	r2, [r3, #4]
	stepper->DIRPort = dirPort;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	609a      	str	r2, [r3, #8]
	stepper->DIRPin = dirPin;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	8b3a      	ldrh	r2, [r7, #24]
 8001438:	819a      	strh	r2, [r3, #12]
	stepper->PPS = speed;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	69fa      	ldr	r2, [r7, #28]
 800143e:	611a      	str	r2, [r3, #16]
	stepper->CurrentPosition = 0;
 8001440:	68f9      	ldr	r1, [r7, #12]
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	f04f 0300 	mov.w	r3, #0
 800144a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	stepper->TargetPosition =0;
 800144e:	68f9      	ldr	r1, [r7, #12]
 8001450:	f04f 0200 	mov.w	r2, #0
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	//Set status
	stepper->Status = Stopped;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2203      	movs	r2, #3
 8001460:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	//update timer to align with speed
	setSpeed(stepper, stepper->PPS);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	691b      	ldr	r3, [r3, #16]
 8001468:	4619      	mov	r1, r3
 800146a:	68f8      	ldr	r0, [r7, #12]
 800146c:	f000 f850 	bl	8001510 <setSpeed>
	//return stepper structure pointer

	//set default speeds
	stepper->PPS_ZeroDefault;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	695b      	ldr	r3, [r3, #20]
	stepper->PPS_TattooDefault;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	699b      	ldr	r3, [r3, #24]
	stepper->PPS_ScanDefault;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	69db      	ldr	r3, [r3, #28]
}
 800147c:	bf00      	nop
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <setTarget>:


void setTarget (stepper * stepper, uint64_t increment, char forward){
 8001484:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001488:	b084      	sub	sp, #16
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	e9c7 2300 	strd	r2, r3, [r7]
	//if positive move forward and add to current position
	if(forward){
 8001492:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001496:	2b00      	cmp	r3, #0
 8001498:	d00c      	beq.n	80014b4 <setTarget+0x30>
		stepper->TargetPosition+= increment;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80014a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014a4:	eb10 0802 	adds.w	r8, r0, r2
 80014a8:	eb41 0903 	adc.w	r9, r1, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28
 80014b2:	e00a      	b.n	80014ca <setTarget+0x46>
	}
	//if negative move backward and take away from current position
	else{
		stepper->TargetPosition-= increment;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80014ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014be:	1a84      	subs	r4, r0, r2
 80014c0:	eb61 0503 	sbc.w	r5, r1, r3
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
	}
	//TargetPosition can't be negative
	if(stepper->TargetPosition<0){
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
		stepper->TargetPosition=0;
	}
	//Start timer if it needs to be started
	if (stepper->Status == Stopped && stepper->TargetPosition != stepper->CurrentPosition){
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d111      	bne.n	8001500 <setTarget+0x7c>
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80014e8:	4299      	cmp	r1, r3
 80014ea:	bf08      	it	eq
 80014ec:	4290      	cmpeq	r0, r2
 80014ee:	d007      	beq.n	8001500 <setTarget+0x7c>
		//start pulses on timer
		HAL_TIM_PWM_Start(stepper->Timer, stepper->Channel);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4610      	mov	r0, r2
 80014fc:	f003 fbd2 	bl	8004ca4 <HAL_TIM_PWM_Start>
	}
	//Set Direction
	setDirection(stepper);
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f000 f827 	bl	8001554 <setDirection>
}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001510 <setSpeed>:

void setSpeed (stepper * stepper, uint32_t speed){
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
	//update pulse rate of stepper
	stepper->PPS = speed;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	611a      	str	r2, [r3, #16]
	//set duty cycle
	stepper->Timer->Instance->CCR1=1000000/(2*speed);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	005a      	lsls	r2, r3, #1
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4909      	ldr	r1, [pc, #36]	; (8001550 <setSpeed+0x40>)
 800152c:	fbb1 f2f2 	udiv	r2, r1, r2
 8001530:	635a      	str	r2, [r3, #52]	; 0x34
	//set timer period
	stepper->Timer->Instance->ARR=(1000000/speed)-1;
 8001532:	4a07      	ldr	r2, [pc, #28]	; (8001550 <setSpeed+0x40>)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	fbb2 f2f3 	udiv	r2, r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3a01      	subs	r2, #1
 8001542:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	000f4240 	.word	0x000f4240

08001554 <setDirection>:
	stepper->PPS_ScanDefault;

}

//set direction
void setDirection(stepper *stepper){
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	if(stepper->CurrentPosition > stepper->TargetPosition){
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	e9d1 010a 	ldrd	r0, r1, [r1, #40]	; 0x28
 8001568:	4290      	cmp	r0, r2
 800156a:	eb71 0303 	sbcs.w	r3, r1, r3
 800156e:	d20c      	bcs.n	800158a <setDirection+0x36>
		HAL_GPIO_WritePin(stepper->DIRPort, stepper->DIRPin, SET);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6898      	ldr	r0, [r3, #8]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	899b      	ldrh	r3, [r3, #12]
 8001578:	2201      	movs	r2, #1
 800157a:	4619      	mov	r1, r3
 800157c:	f000 ff2e 	bl	80023dc <HAL_GPIO_WritePin>
		stepper->Status = RunningBackward;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2202      	movs	r2, #2
 8001584:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
	else if(stepper->CurrentPosition < stepper->TargetPosition){
		HAL_GPIO_WritePin(stepper->DIRPort, stepper->DIRPin, RESET);
		stepper->Status = RunningForward;
	}
}
 8001588:	e015      	b.n	80015b6 <setDirection+0x62>
	else if(stepper->CurrentPosition < stepper->TargetPosition){
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001596:	4290      	cmp	r0, r2
 8001598:	eb71 0303 	sbcs.w	r3, r1, r3
 800159c:	d20b      	bcs.n	80015b6 <setDirection+0x62>
		HAL_GPIO_WritePin(stepper->DIRPort, stepper->DIRPin, RESET);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6898      	ldr	r0, [r3, #8]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	899b      	ldrh	r3, [r3, #12]
 80015a6:	2200      	movs	r2, #0
 80015a8:	4619      	mov	r1, r3
 80015aa:	f000 ff17 	bl	80023dc <HAL_GPIO_WritePin>
		stepper->Status = RunningForward;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2201      	movs	r2, #1
 80015b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <stopStepper>:

void stopStepper(stepper *stepper){
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(stepper->Timer, stepper->Channel);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4619      	mov	r1, r3
 80015d0:	4610      	mov	r0, r2
 80015d2:	f003 fc6d 	bl	8004eb0 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop(stepper->Timer);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f003 fada 	bl	8004b94 <HAL_TIM_Base_Stop>
	stepper->Status = Stopped;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2203      	movs	r2, #3
 80015e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	stepper->TargetPosition = stepper->CurrentPosition;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80015ee:	6879      	ldr	r1, [r7, #4]
 80015f0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <zeroStepper>:

void zeroStepper(stepper *stepper){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	stopStepper(stepper);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff ffda 	bl	80015be <stopStepper>
	stepper->CurrentPosition = 0;
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	e9c1 2308 	strd	r2, r3, [r1, #32]
	stepper->TargetPosition = 0;
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001636:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <HAL_MspInit+0x44>)
 8001638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800163a:	4a0e      	ldr	r2, [pc, #56]	; (8001674 <HAL_MspInit+0x44>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6613      	str	r3, [r2, #96]	; 0x60
 8001642:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <HAL_MspInit+0x44>)
 8001644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <HAL_MspInit+0x44>)
 8001650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001652:	4a08      	ldr	r2, [pc, #32]	; (8001674 <HAL_MspInit+0x44>)
 8001654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001658:	6593      	str	r3, [r2, #88]	; 0x58
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_MspInit+0x44>)
 800165c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001662:	603b      	str	r3, [r7, #0]
 8001664:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	40021000 	.word	0x40021000

08001678 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b0b0      	sub	sp, #192	; 0xc0
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	2298      	movs	r2, #152	; 0x98
 8001696:	2100      	movs	r1, #0
 8001698:	4618      	mov	r0, r3
 800169a:	f00b fcab 	bl	800cff4 <memset>
  if(hi2c->Instance==I2C2)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a21      	ldr	r2, [pc, #132]	; (8001728 <HAL_I2C_MspInit+0xb0>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d13a      	bne.n	800171e <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80016a8:	2380      	movs	r3, #128	; 0x80
 80016aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4618      	mov	r0, r3
 80016b6:	f002 fc59 	bl	8003f6c <HAL_RCCEx_PeriphCLKConfig>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80016c0:	f7ff fe8c 	bl	80013dc <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <HAL_I2C_MspInit+0xb4>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c8:	4a18      	ldr	r2, [pc, #96]	; (800172c <HAL_I2C_MspInit+0xb4>)
 80016ca:	f043 0320 	orr.w	r3, r3, #32
 80016ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d0:	4b16      	ldr	r3, [pc, #88]	; (800172c <HAL_I2C_MspInit+0xb4>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d4:	f003 0320 	and.w	r3, r3, #32
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016dc:	2303      	movs	r3, #3
 80016de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e2:	2312      	movs	r3, #18
 80016e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016f4:	2304      	movs	r3, #4
 80016f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016fa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80016fe:	4619      	mov	r1, r3
 8001700:	480b      	ldr	r0, [pc, #44]	; (8001730 <HAL_I2C_MspInit+0xb8>)
 8001702:	f000 fcd9 	bl	80020b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_I2C_MspInit+0xb4>)
 8001708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800170a:	4a08      	ldr	r2, [pc, #32]	; (800172c <HAL_I2C_MspInit+0xb4>)
 800170c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001710:	6593      	str	r3, [r2, #88]	; 0x58
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <HAL_I2C_MspInit+0xb4>)
 8001714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800171e:	bf00      	nop
 8001720:	37c0      	adds	r7, #192	; 0xc0
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40005800 	.word	0x40005800
 800172c:	40021000 	.word	0x40021000
 8001730:	48001400 	.word	0x48001400

08001734 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b0b0      	sub	sp, #192	; 0xc0
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2298      	movs	r2, #152	; 0x98
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f00b fc4d 	bl	800cff4 <memset>
  if(huart->Instance==LPUART1)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a26      	ldr	r2, [pc, #152]	; (80017f8 <HAL_UART_MspInit+0xc4>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d145      	bne.n	80017f0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001764:	2320      	movs	r3, #32
 8001766:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001768:	2300      	movs	r3, #0
 800176a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4618      	mov	r0, r3
 8001772:	f002 fbfb 	bl	8003f6c <HAL_RCCEx_PeriphCLKConfig>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800177c:	f7ff fe2e 	bl	80013dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001780:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <HAL_UART_MspInit+0xc8>)
 8001782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001784:	4a1d      	ldr	r2, [pc, #116]	; (80017fc <HAL_UART_MspInit+0xc8>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800178c:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_UART_MspInit+0xc8>)
 800178e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	613b      	str	r3, [r7, #16]
 8001796:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001798:	4b18      	ldr	r3, [pc, #96]	; (80017fc <HAL_UART_MspInit+0xc8>)
 800179a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179c:	4a17      	ldr	r2, [pc, #92]	; (80017fc <HAL_UART_MspInit+0xc8>)
 800179e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a4:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_UART_MspInit+0xc8>)
 80017a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 80017b0:	f001 fc92 	bl	80030d8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80017b4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80017b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c8:	2303      	movs	r3, #3
 80017ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80017ce:	2308      	movs	r3, #8
 80017d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017d4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80017d8:	4619      	mov	r1, r3
 80017da:	4809      	ldr	r0, [pc, #36]	; (8001800 <HAL_UART_MspInit+0xcc>)
 80017dc:	f000 fc6c 	bl	80020b8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	2046      	movs	r0, #70	; 0x46
 80017e6:	f000 fb76 	bl	8001ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80017ea:	2046      	movs	r0, #70	; 0x46
 80017ec:	f000 fb8f 	bl	8001f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80017f0:	bf00      	nop
 80017f2:	37c0      	adds	r7, #192	; 0xc0
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40008000 	.word	0x40008000
 80017fc:	40021000 	.word	0x40021000
 8001800:	48001800 	.word	0x48001800

08001804 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a3d      	ldr	r2, [pc, #244]	; (8001908 <HAL_TIM_Base_MspInit+0x104>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d114      	bne.n	8001840 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001816:	4b3d      	ldr	r3, [pc, #244]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 8001818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800181a:	4a3c      	ldr	r2, [pc, #240]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 800181c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001820:	6613      	str	r3, [r2, #96]	; 0x60
 8001822:	4b3a      	ldr	r3, [pc, #232]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 8001824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001826:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800182e:	2200      	movs	r2, #0
 8001830:	2100      	movs	r1, #0
 8001832:	2018      	movs	r0, #24
 8001834:	f000 fb4f 	bl	8001ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001838:	2018      	movs	r0, #24
 800183a:	f000 fb68 	bl	8001f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800183e:	e05e      	b.n	80018fe <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM2)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001848:	d114      	bne.n	8001874 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800184a:	4b30      	ldr	r3, [pc, #192]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184e:	4a2f      	ldr	r2, [pc, #188]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6593      	str	r3, [r2, #88]	; 0x58
 8001856:	4b2d      	ldr	r3, [pc, #180]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	61bb      	str	r3, [r7, #24]
 8001860:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	201c      	movs	r0, #28
 8001868:	f000 fb35 	bl	8001ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800186c:	201c      	movs	r0, #28
 800186e:	f000 fb4e 	bl	8001f0e <HAL_NVIC_EnableIRQ>
}
 8001872:	e044      	b.n	80018fe <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM3)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a25      	ldr	r2, [pc, #148]	; (8001910 <HAL_TIM_Base_MspInit+0x10c>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d114      	bne.n	80018a8 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800187e:	4b23      	ldr	r3, [pc, #140]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 8001880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001882:	4a22      	ldr	r2, [pc, #136]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6593      	str	r3, [r2, #88]	; 0x58
 800188a:	4b20      	ldr	r3, [pc, #128]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	201d      	movs	r0, #29
 800189c:	f000 fb1b 	bl	8001ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018a0:	201d      	movs	r0, #29
 80018a2:	f000 fb34 	bl	8001f0e <HAL_NVIC_EnableIRQ>
}
 80018a6:	e02a      	b.n	80018fe <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM4)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a19      	ldr	r2, [pc, #100]	; (8001914 <HAL_TIM_Base_MspInit+0x110>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d114      	bne.n	80018dc <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018b2:	4b16      	ldr	r3, [pc, #88]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 80018b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b6:	4a15      	ldr	r2, [pc, #84]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 80018b8:	f043 0304 	orr.w	r3, r3, #4
 80018bc:	6593      	str	r3, [r2, #88]	; 0x58
 80018be:	4b13      	ldr	r3, [pc, #76]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 80018c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c2:	f003 0304 	and.w	r3, r3, #4
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	201e      	movs	r0, #30
 80018d0:	f000 fb01 	bl	8001ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80018d4:	201e      	movs	r0, #30
 80018d6:	f000 fb1a 	bl	8001f0e <HAL_NVIC_EnableIRQ>
}
 80018da:	e010      	b.n	80018fe <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM5)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a0d      	ldr	r2, [pc, #52]	; (8001918 <HAL_TIM_Base_MspInit+0x114>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d10b      	bne.n	80018fe <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80018e6:	4b09      	ldr	r3, [pc, #36]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ea:	4a08      	ldr	r2, [pc, #32]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 80018ec:	f043 0308 	orr.w	r3, r3, #8
 80018f0:	6593      	str	r3, [r2, #88]	; 0x58
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <HAL_TIM_Base_MspInit+0x108>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
}
 80018fe:	bf00      	nop
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40012c00 	.word	0x40012c00
 800190c:	40021000 	.word	0x40021000
 8001910:	40000400 	.word	0x40000400
 8001914:	40000800 	.word	0x40000800
 8001918:	40000c00 	.word	0x40000c00

0800191c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800193c:	d11d      	bne.n	800197a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193e:	4b33      	ldr	r3, [pc, #204]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	4a32      	ldr	r2, [pc, #200]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800194a:	4b30      	ldr	r3, [pc, #192]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001956:	2301      	movs	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001966:	2301      	movs	r3, #1
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	4619      	mov	r1, r3
 8001970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001974:	f000 fba0 	bl	80020b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001978:	e043      	b.n	8001a02 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM3)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a24      	ldr	r2, [pc, #144]	; (8001a10 <HAL_TIM_MspPostInit+0xf4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d11c      	bne.n	80019be <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001984:	4b21      	ldr	r3, [pc, #132]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 8001986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001988:	4a20      	ldr	r2, [pc, #128]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 800198a:	f043 0310 	orr.w	r3, r3, #16
 800198e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001990:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 8001992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001994:	f003 0310 	and.w	r3, r3, #16
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800199c:	2308      	movs	r3, #8
 800199e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	2302      	movs	r3, #2
 80019a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019ac:	2302      	movs	r3, #2
 80019ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	4619      	mov	r1, r3
 80019b6:	4817      	ldr	r0, [pc, #92]	; (8001a14 <HAL_TIM_MspPostInit+0xf8>)
 80019b8:	f000 fb7e 	bl	80020b8 <HAL_GPIO_Init>
}
 80019bc:	e021      	b.n	8001a02 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <HAL_TIM_MspPostInit+0xfc>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d11c      	bne.n	8001a02 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c8:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 80019ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019cc:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 80019ce:	f043 0308 	orr.w	r3, r3, #8
 80019d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d4:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <HAL_TIM_MspPostInit+0xf0>)
 80019d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80019e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019f2:	2302      	movs	r3, #2
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	4619      	mov	r1, r3
 80019fc:	4807      	ldr	r0, [pc, #28]	; (8001a1c <HAL_TIM_MspPostInit+0x100>)
 80019fe:	f000 fb5b 	bl	80020b8 <HAL_GPIO_Init>
}
 8001a02:	bf00      	nop
 8001a04:	3728      	adds	r7, #40	; 0x28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40000400 	.word	0x40000400
 8001a14:	48001000 	.word	0x48001000
 8001a18:	40000800 	.word	0x40000800
 8001a1c:	48000c00 	.word	0x48000c00

08001a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a24:	e7fe      	b.n	8001a24 <NMI_Handler+0x4>

08001a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a26:	b480      	push	{r7}
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a2a:	e7fe      	b.n	8001a2a <HardFault_Handler+0x4>

08001a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a30:	e7fe      	b.n	8001a30 <MemManage_Handler+0x4>

08001a32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a36:	e7fe      	b.n	8001a36 <BusFault_Handler+0x4>

08001a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3c:	e7fe      	b.n	8001a3c <UsageFault_Handler+0x4>

08001a3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6c:	f000 f914 	bl	8001c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(modeStandby_Pin);
 8001a78:	2008      	movs	r0, #8
 8001a7a:	f000 fcc7 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(modeZero_Pin);
 8001a86:	2010      	movs	r0, #16
 8001a88:	f000 fcc0 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(modeTattoo_Pin);
 8001a94:	2020      	movs	r0, #32
 8001a96:	f000 fcb9 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(modeScan_Pin);
 8001a9a:	2040      	movs	r0, #64	; 0x40
 8001a9c:	f000 fcb6 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001aa8:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001aaa:	f003 fa97 	bl	8004fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200003d0 	.word	0x200003d0

08001ab8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <TIM2_IRQHandler+0x10>)
 8001abe:	f003 fa8d 	bl	8004fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	2000041c 	.word	0x2000041c

08001acc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <TIM3_IRQHandler+0x10>)
 8001ad2:	f003 fa83 	bl	8004fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000468 	.word	0x20000468

08001ae0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ae4:	4802      	ldr	r0, [pc, #8]	; (8001af0 <TIM4_IRQHandler+0x10>)
 8001ae6:	f003 fa79 	bl	8004fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200004b4 	.word	0x200004b4

08001af4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(thLim_Pin);
 8001af8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001afc:	f000 fc86 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(yLim_Pin);
 8001b00:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b04:	f000 fc82 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(rLim_Pin);
 8001b08:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b0c:	f000 fc7e 	bl	800240c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <LPUART1_IRQHandler+0x10>)
 8001b1a:	f004 fb01 	bl	8006120 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000340 	.word	0x20000340

08001b28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <SystemInit+0x20>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b32:	4a05      	ldr	r2, [pc, #20]	; (8001b48 <SystemInit+0x20>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <GoHome>:
 *      Author: kylei
 */

#include "zeroing.h"

void GoHome(stepper* motor){
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	6078      	str	r0, [r7, #4]
	//stop any current motion
	stopStepper(motor);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff fd32 	bl	80015be <stopStepper>
	//make stepper think its far from zero
	motor->CurrentPosition = 0xFFFF;
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	e9c1 2308 	strd	r2, r3, [r1, #32]
	motor->TargetPosition = 0xFFFF;
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	/*make motor go backward "forever"
	Note: make sure there is some mechanism in main()
	to stop otherwise this will go until it breaks something*/
	setSpeed(motor,motor->PPS_ZeroDefault);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff fcc7 	bl	8001510 <setSpeed>
	setTarget(motor, 0xFFFE,0);
 8001b82:	2300      	movs	r3, #0
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff fc78 	bl	8001484 <setTarget>
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8001b9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba0:	f7ff ffc2 	bl	8001b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba4:	480c      	ldr	r0, [pc, #48]	; (8001bd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ba6:	490d      	ldr	r1, [pc, #52]	; (8001bdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <LoopForever+0xe>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a0a      	ldr	r2, [pc, #40]	; (8001be4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bbc:	4c0a      	ldr	r4, [pc, #40]	; (8001be8 <LoopForever+0x16>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bca:	f00b f9e1 	bl	800cf90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bce:	f7fe fd5d 	bl	800068c <main>

08001bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8001bd2:	e7fe      	b.n	8001bd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bd4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bdc:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8001be0:	0800d0ac 	.word	0x0800d0ac
  ldr r2, =_sbss
 8001be4:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8001be8:	200007ec 	.word	0x200007ec

08001bec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bec:	e7fe      	b.n	8001bec <ADC1_2_IRQHandler>

08001bee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	f000 f961 	bl	8001ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bfe:	200f      	movs	r0, #15
 8001c00:	f000 f80e 	bl	8001c20 <HAL_InitTick>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	71fb      	strb	r3, [r7, #7]
 8001c0e:	e001      	b.n	8001c14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c10:	f7ff fd0e 	bl	8001630 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c14:	79fb      	ldrb	r3, [r7, #7]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c2c:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <HAL_InitTick+0x6c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d023      	beq.n	8001c7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c34:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <HAL_InitTick+0x70>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <HAL_InitTick+0x6c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f96d 	bl	8001f2a <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10f      	bne.n	8001c76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b0f      	cmp	r3, #15
 8001c5a:	d809      	bhi.n	8001c70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	f04f 30ff 	mov.w	r0, #4294967295
 8001c64:	f000 f937 	bl	8001ed6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c68:	4a0a      	ldr	r2, [pc, #40]	; (8001c94 <HAL_InitTick+0x74>)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6013      	str	r3, [r2, #0]
 8001c6e:	e007      	b.n	8001c80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	73fb      	strb	r3, [r7, #15]
 8001c74:	e004      	b.n	8001c80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	73fb      	strb	r3, [r7, #15]
 8001c7a:	e001      	b.n	8001c80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000000c 	.word	0x2000000c
 8001c90:	20000004 	.word	0x20000004
 8001c94:	20000008 	.word	0x20000008

08001c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <HAL_IncTick+0x20>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_IncTick+0x24>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a04      	ldr	r2, [pc, #16]	; (8001cbc <HAL_IncTick+0x24>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	2000000c 	.word	0x2000000c
 8001cbc:	200007a8 	.word	0x200007a8

08001cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc4:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <HAL_GetTick+0x14>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	200007a8 	.word	0x200007a8

08001cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce0:	f7ff ffee 	bl	8001cc0 <HAL_GetTick>
 8001ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf0:	d005      	beq.n	8001cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <HAL_Delay+0x44>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cfe:	bf00      	nop
 8001d00:	f7ff ffde 	bl	8001cc0 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d8f7      	bhi.n	8001d00 <HAL_Delay+0x28>
  {
  }
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000000c 	.word	0x2000000c

08001d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <__NVIC_SetPriorityGrouping+0x44>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d52:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <__NVIC_SetPriorityGrouping+0x44>)
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	60d3      	str	r3, [r2, #12]
}
 8001d58:	bf00      	nop
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d6c:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <__NVIC_GetPriorityGrouping+0x18>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	0a1b      	lsrs	r3, r3, #8
 8001d72:	f003 0307 	and.w	r3, r3, #7
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	db0b      	blt.n	8001dae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	f003 021f 	and.w	r2, r3, #31
 8001d9c:	4907      	ldr	r1, [pc, #28]	; (8001dbc <__NVIC_EnableIRQ+0x38>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	2001      	movs	r0, #1
 8001da6:	fa00 f202 	lsl.w	r2, r0, r2
 8001daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000e100 	.word	0xe000e100

08001dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	6039      	str	r1, [r7, #0]
 8001dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	db0a      	blt.n	8001dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	490c      	ldr	r1, [pc, #48]	; (8001e0c <__NVIC_SetPriority+0x4c>)
 8001dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dde:	0112      	lsls	r2, r2, #4
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	440b      	add	r3, r1
 8001de4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001de8:	e00a      	b.n	8001e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	b2da      	uxtb	r2, r3
 8001dee:	4908      	ldr	r1, [pc, #32]	; (8001e10 <__NVIC_SetPriority+0x50>)
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	f003 030f 	and.w	r3, r3, #15
 8001df6:	3b04      	subs	r3, #4
 8001df8:	0112      	lsls	r2, r2, #4
 8001dfa:	b2d2      	uxtb	r2, r2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	761a      	strb	r2, [r3, #24]
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	e000e100 	.word	0xe000e100
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b089      	sub	sp, #36	; 0x24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f1c3 0307 	rsb	r3, r3, #7
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	bf28      	it	cs
 8001e32:	2304      	movcs	r3, #4
 8001e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	2b06      	cmp	r3, #6
 8001e3c:	d902      	bls.n	8001e44 <NVIC_EncodePriority+0x30>
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	3b03      	subs	r3, #3
 8001e42:	e000      	b.n	8001e46 <NVIC_EncodePriority+0x32>
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e48:	f04f 32ff 	mov.w	r2, #4294967295
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43da      	mvns	r2, r3
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	401a      	ands	r2, r3
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	fa01 f303 	lsl.w	r3, r1, r3
 8001e66:	43d9      	mvns	r1, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e6c:	4313      	orrs	r3, r2
         );
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3724      	adds	r7, #36	; 0x24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e8c:	d301      	bcc.n	8001e92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e00f      	b.n	8001eb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e92:	4a0a      	ldr	r2, [pc, #40]	; (8001ebc <SysTick_Config+0x40>)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e9a:	210f      	movs	r1, #15
 8001e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea0:	f7ff ff8e 	bl	8001dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea4:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <SysTick_Config+0x40>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eaa:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <SysTick_Config+0x40>)
 8001eac:	2207      	movs	r2, #7
 8001eae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	e000e010 	.word	0xe000e010

08001ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f7ff ff29 	bl	8001d20 <__NVIC_SetPriorityGrouping>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	4603      	mov	r3, r0
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
 8001ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ee8:	f7ff ff3e 	bl	8001d68 <__NVIC_GetPriorityGrouping>
 8001eec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	6978      	ldr	r0, [r7, #20]
 8001ef4:	f7ff ff8e 	bl	8001e14 <NVIC_EncodePriority>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efe:	4611      	mov	r1, r2
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff ff5d 	bl	8001dc0 <__NVIC_SetPriority>
}
 8001f06:	bf00      	nop
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4603      	mov	r3, r0
 8001f16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff31 	bl	8001d84 <__NVIC_EnableIRQ>
}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ffa2 	bl	8001e7c <SysTick_Config>
 8001f38:	4603      	mov	r3, r0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b085      	sub	sp, #20
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d008      	beq.n	8001f6c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e040      	b.n	8001fee <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 020e 	bic.w	r2, r2, #14
 8001f7a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f8a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f022 0201 	bic.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa0:	f003 021c 	and.w	r2, r3, #28
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	2101      	movs	r1, #1
 8001faa:	fa01 f202 	lsl.w	r2, r1, r2
 8001fae:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001fb8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00c      	beq.n	8001fdc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fd0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001fda:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b084      	sub	sp, #16
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002002:	2300      	movs	r3, #0
 8002004:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d005      	beq.n	800201e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2204      	movs	r2, #4
 8002016:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	73fb      	strb	r3, [r7, #15]
 800201c:	e047      	b.n	80020ae <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 020e 	bic.w	r2, r2, #14
 800202c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002048:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800204c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	f003 021c 	and.w	r2, r3, #28
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	2101      	movs	r1, #1
 800205c:	fa01 f202 	lsl.w	r2, r1, r2
 8002060:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800206a:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00c      	beq.n	800208e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002082:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800208c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	4798      	blx	r3
    }
  }
  return status;
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c6:	e166      	b.n	8002396 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	2101      	movs	r1, #1
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	4013      	ands	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8158 	beq.w	8002390 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0303 	and.w	r3, r3, #3
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d005      	beq.n	80020f8 <HAL_GPIO_Init+0x40>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d130      	bne.n	800215a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4313      	orrs	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800212e:	2201      	movs	r2, #1
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43db      	mvns	r3, r3
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	4013      	ands	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	091b      	lsrs	r3, r3, #4
 8002144:	f003 0201 	and.w	r2, r3, #1
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 0303 	and.w	r3, r3, #3
 8002162:	2b03      	cmp	r3, #3
 8002164:	d017      	beq.n	8002196 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	2203      	movs	r2, #3
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4013      	ands	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d123      	bne.n	80021ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	08da      	lsrs	r2, r3, #3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3208      	adds	r2, #8
 80021aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	220f      	movs	r2, #15
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	4013      	ands	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	691a      	ldr	r2, [r3, #16]
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4313      	orrs	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	08da      	lsrs	r2, r3, #3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3208      	adds	r2, #8
 80021e4:	6939      	ldr	r1, [r7, #16]
 80021e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	2203      	movs	r2, #3
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0203 	and.w	r2, r3, #3
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 80b2 	beq.w	8002390 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222c:	4b61      	ldr	r3, [pc, #388]	; (80023b4 <HAL_GPIO_Init+0x2fc>)
 800222e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002230:	4a60      	ldr	r2, [pc, #384]	; (80023b4 <HAL_GPIO_Init+0x2fc>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6613      	str	r3, [r2, #96]	; 0x60
 8002238:	4b5e      	ldr	r3, [pc, #376]	; (80023b4 <HAL_GPIO_Init+0x2fc>)
 800223a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002244:	4a5c      	ldr	r2, [pc, #368]	; (80023b8 <HAL_GPIO_Init+0x300>)
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	089b      	lsrs	r3, r3, #2
 800224a:	3302      	adds	r3, #2
 800224c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002250:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	220f      	movs	r2, #15
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800226e:	d02b      	beq.n	80022c8 <HAL_GPIO_Init+0x210>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a52      	ldr	r2, [pc, #328]	; (80023bc <HAL_GPIO_Init+0x304>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d025      	beq.n	80022c4 <HAL_GPIO_Init+0x20c>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a51      	ldr	r2, [pc, #324]	; (80023c0 <HAL_GPIO_Init+0x308>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d01f      	beq.n	80022c0 <HAL_GPIO_Init+0x208>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a50      	ldr	r2, [pc, #320]	; (80023c4 <HAL_GPIO_Init+0x30c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d019      	beq.n	80022bc <HAL_GPIO_Init+0x204>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a4f      	ldr	r2, [pc, #316]	; (80023c8 <HAL_GPIO_Init+0x310>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d013      	beq.n	80022b8 <HAL_GPIO_Init+0x200>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a4e      	ldr	r2, [pc, #312]	; (80023cc <HAL_GPIO_Init+0x314>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d00d      	beq.n	80022b4 <HAL_GPIO_Init+0x1fc>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a4d      	ldr	r2, [pc, #308]	; (80023d0 <HAL_GPIO_Init+0x318>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d007      	beq.n	80022b0 <HAL_GPIO_Init+0x1f8>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a4c      	ldr	r2, [pc, #304]	; (80023d4 <HAL_GPIO_Init+0x31c>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d101      	bne.n	80022ac <HAL_GPIO_Init+0x1f4>
 80022a8:	2307      	movs	r3, #7
 80022aa:	e00e      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022ac:	2308      	movs	r3, #8
 80022ae:	e00c      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022b0:	2306      	movs	r3, #6
 80022b2:	e00a      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022b4:	2305      	movs	r3, #5
 80022b6:	e008      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022b8:	2304      	movs	r3, #4
 80022ba:	e006      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022bc:	2303      	movs	r3, #3
 80022be:	e004      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022c0:	2302      	movs	r3, #2
 80022c2:	e002      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022c4:	2301      	movs	r3, #1
 80022c6:	e000      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022c8:	2300      	movs	r3, #0
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	f002 0203 	and.w	r2, r2, #3
 80022d0:	0092      	lsls	r2, r2, #2
 80022d2:	4093      	lsls	r3, r2
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022da:	4937      	ldr	r1, [pc, #220]	; (80023b8 <HAL_GPIO_Init+0x300>)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	3302      	adds	r3, #2
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022e8:	4b3b      	ldr	r3, [pc, #236]	; (80023d8 <HAL_GPIO_Init+0x320>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	43db      	mvns	r3, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4013      	ands	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	4313      	orrs	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800230c:	4a32      	ldr	r2, [pc, #200]	; (80023d8 <HAL_GPIO_Init+0x320>)
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002312:	4b31      	ldr	r3, [pc, #196]	; (80023d8 <HAL_GPIO_Init+0x320>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	43db      	mvns	r3, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4013      	ands	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002336:	4a28      	ldr	r2, [pc, #160]	; (80023d8 <HAL_GPIO_Init+0x320>)
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800233c:	4b26      	ldr	r3, [pc, #152]	; (80023d8 <HAL_GPIO_Init+0x320>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	43db      	mvns	r3, r3
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002360:	4a1d      	ldr	r2, [pc, #116]	; (80023d8 <HAL_GPIO_Init+0x320>)
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002366:	4b1c      	ldr	r3, [pc, #112]	; (80023d8 <HAL_GPIO_Init+0x320>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	43db      	mvns	r3, r3
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800238a:	4a13      	ldr	r2, [pc, #76]	; (80023d8 <HAL_GPIO_Init+0x320>)
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	3301      	adds	r3, #1
 8002394:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	fa22 f303 	lsr.w	r3, r2, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f47f ae91 	bne.w	80020c8 <HAL_GPIO_Init+0x10>
  }
}
 80023a6:	bf00      	nop
 80023a8:	bf00      	nop
 80023aa:	371c      	adds	r7, #28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40010000 	.word	0x40010000
 80023bc:	48000400 	.word	0x48000400
 80023c0:	48000800 	.word	0x48000800
 80023c4:	48000c00 	.word	0x48000c00
 80023c8:	48001000 	.word	0x48001000
 80023cc:	48001400 	.word	0x48001400
 80023d0:	48001800 	.word	0x48001800
 80023d4:	48001c00 	.word	0x48001c00
 80023d8:	40010400 	.word	0x40010400

080023dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	807b      	strh	r3, [r7, #2]
 80023e8:	4613      	mov	r3, r2
 80023ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023ec:	787b      	ldrb	r3, [r7, #1]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023f2:	887a      	ldrh	r2, [r7, #2]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023f8:	e002      	b.n	8002400 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023fa:	887a      	ldrh	r2, [r7, #2]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002416:	4b08      	ldr	r3, [pc, #32]	; (8002438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002418:	695a      	ldr	r2, [r3, #20]
 800241a:	88fb      	ldrh	r3, [r7, #6]
 800241c:	4013      	ands	r3, r2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d006      	beq.n	8002430 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002422:	4a05      	ldr	r2, [pc, #20]	; (8002438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002428:	88fb      	ldrh	r3, [r7, #6]
 800242a:	4618      	mov	r0, r3
 800242c:	f7fe ff8a 	bl	8001344 <HAL_GPIO_EXTI_Callback>
  }
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40010400 	.word	0x40010400

0800243c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e081      	b.n	8002552 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d106      	bne.n	8002468 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff f908 	bl	8001678 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2224      	movs	r2, #36	; 0x24
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 0201 	bic.w	r2, r2, #1
 800247e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800248c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800249c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d107      	bne.n	80024b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	e006      	b.n	80024c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80024c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d104      	bne.n	80024d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6812      	ldr	r2, [r2, #0]
 80024e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691a      	ldr	r2, [r3, #16]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69d9      	ldr	r1, [r3, #28]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a1a      	ldr	r2, [r3, #32]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f042 0201 	orr.w	r2, r2, #1
 8002532:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2220      	movs	r2, #32
 800253e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af02      	add	r7, sp, #8
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	461a      	mov	r2, r3
 8002568:	460b      	mov	r3, r1
 800256a:	817b      	strh	r3, [r7, #10]
 800256c:	4613      	mov	r3, r2
 800256e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b20      	cmp	r3, #32
 800257a:	f040 80da 	bne.w	8002732 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_I2C_Master_Transmit+0x30>
 8002588:	2302      	movs	r3, #2
 800258a:	e0d3      	b.n	8002734 <HAL_I2C_Master_Transmit+0x1d8>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002594:	f7ff fb94 	bl	8001cc0 <HAL_GetTick>
 8002598:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	2319      	movs	r3, #25
 80025a0:	2201      	movs	r2, #1
 80025a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 f9e6 	bl	8002978 <I2C_WaitOnFlagUntilTimeout>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e0be      	b.n	8002734 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2221      	movs	r2, #33	; 0x21
 80025ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2210      	movs	r2, #16
 80025c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	893a      	ldrh	r2, [r7, #8]
 80025d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	2bff      	cmp	r3, #255	; 0xff
 80025e6:	d90e      	bls.n	8002606 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	22ff      	movs	r2, #255	; 0xff
 80025ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	8979      	ldrh	r1, [r7, #10]
 80025f6:	4b51      	ldr	r3, [pc, #324]	; (800273c <HAL_I2C_Master_Transmit+0x1e0>)
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 fbdc 	bl	8002dbc <I2C_TransferConfig>
 8002604:	e06c      	b.n	80026e0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800260a:	b29a      	uxth	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002614:	b2da      	uxtb	r2, r3
 8002616:	8979      	ldrh	r1, [r7, #10]
 8002618:	4b48      	ldr	r3, [pc, #288]	; (800273c <HAL_I2C_Master_Transmit+0x1e0>)
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fbcb 	bl	8002dbc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002626:	e05b      	b.n	80026e0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	6a39      	ldr	r1, [r7, #32]
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f000 f9e3 	bl	80029f8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e07b      	b.n	8002734 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	781a      	ldrb	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002656:	b29b      	uxth	r3, r3
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29b      	uxth	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d034      	beq.n	80026e0 <HAL_I2C_Master_Transmit+0x184>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267a:	2b00      	cmp	r3, #0
 800267c:	d130      	bne.n	80026e0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	6a3b      	ldr	r3, [r7, #32]
 8002684:	2200      	movs	r2, #0
 8002686:	2180      	movs	r1, #128	; 0x80
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f975 	bl	8002978 <I2C_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e04d      	b.n	8002734 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800269c:	b29b      	uxth	r3, r3
 800269e:	2bff      	cmp	r3, #255	; 0xff
 80026a0:	d90e      	bls.n	80026c0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	22ff      	movs	r2, #255	; 0xff
 80026a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	8979      	ldrh	r1, [r7, #10]
 80026b0:	2300      	movs	r3, #0
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fb7f 	bl	8002dbc <I2C_TransferConfig>
 80026be:	e00f      	b.n	80026e0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	8979      	ldrh	r1, [r7, #10]
 80026d2:	2300      	movs	r3, #0
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f000 fb6e 	bl	8002dbc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d19e      	bne.n	8002628 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	6a39      	ldr	r1, [r7, #32]
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 f9c2 	bl	8002a78 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e01a      	b.n	8002734 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2220      	movs	r2, #32
 8002704:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6859      	ldr	r1, [r3, #4]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_I2C_Master_Transmit+0x1e4>)
 8002712:	400b      	ands	r3, r1
 8002714:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	e000      	b.n	8002734 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002732:	2302      	movs	r3, #2
  }
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	80002000 	.word	0x80002000
 8002740:	fe00e800 	.word	0xfe00e800

08002744 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af02      	add	r7, sp, #8
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	607a      	str	r2, [r7, #4]
 800274e:	461a      	mov	r2, r3
 8002750:	460b      	mov	r3, r1
 8002752:	817b      	strh	r3, [r7, #10]
 8002754:	4613      	mov	r3, r2
 8002756:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b20      	cmp	r3, #32
 8002762:	f040 80db 	bne.w	800291c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800276c:	2b01      	cmp	r3, #1
 800276e:	d101      	bne.n	8002774 <HAL_I2C_Master_Receive+0x30>
 8002770:	2302      	movs	r3, #2
 8002772:	e0d4      	b.n	800291e <HAL_I2C_Master_Receive+0x1da>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800277c:	f7ff faa0 	bl	8001cc0 <HAL_GetTick>
 8002780:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	9300      	str	r3, [sp, #0]
 8002786:	2319      	movs	r3, #25
 8002788:	2201      	movs	r2, #1
 800278a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 f8f2 	bl	8002978 <I2C_WaitOnFlagUntilTimeout>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0bf      	b.n	800291e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2222      	movs	r2, #34	; 0x22
 80027a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2210      	movs	r2, #16
 80027aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	893a      	ldrh	r2, [r7, #8]
 80027be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	2bff      	cmp	r3, #255	; 0xff
 80027ce:	d90e      	bls.n	80027ee <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	22ff      	movs	r2, #255	; 0xff
 80027d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	8979      	ldrh	r1, [r7, #10]
 80027de:	4b52      	ldr	r3, [pc, #328]	; (8002928 <HAL_I2C_Master_Receive+0x1e4>)
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fae8 	bl	8002dbc <I2C_TransferConfig>
 80027ec:	e06d      	b.n	80028ca <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	8979      	ldrh	r1, [r7, #10]
 8002800:	4b49      	ldr	r3, [pc, #292]	; (8002928 <HAL_I2C_Master_Receive+0x1e4>)
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fad7 	bl	8002dbc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800280e:	e05c      	b.n	80028ca <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	6a39      	ldr	r1, [r7, #32]
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 f96b 	bl	8002af0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e07c      	b.n	800291e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	1c5a      	adds	r2, r3, #1
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002840:	3b01      	subs	r3, #1
 8002842:	b29a      	uxth	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284c:	b29b      	uxth	r3, r3
 800284e:	3b01      	subs	r3, #1
 8002850:	b29a      	uxth	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285a:	b29b      	uxth	r3, r3
 800285c:	2b00      	cmp	r3, #0
 800285e:	d034      	beq.n	80028ca <HAL_I2C_Master_Receive+0x186>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002864:	2b00      	cmp	r3, #0
 8002866:	d130      	bne.n	80028ca <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	6a3b      	ldr	r3, [r7, #32]
 800286e:	2200      	movs	r2, #0
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f000 f880 	bl	8002978 <I2C_WaitOnFlagUntilTimeout>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e04d      	b.n	800291e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002886:	b29b      	uxth	r3, r3
 8002888:	2bff      	cmp	r3, #255	; 0xff
 800288a:	d90e      	bls.n	80028aa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	22ff      	movs	r2, #255	; 0xff
 8002890:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002896:	b2da      	uxtb	r2, r3
 8002898:	8979      	ldrh	r1, [r7, #10]
 800289a:	2300      	movs	r3, #0
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fa8a 	bl	8002dbc <I2C_TransferConfig>
 80028a8:	e00f      	b.n	80028ca <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	8979      	ldrh	r1, [r7, #10]
 80028bc:	2300      	movs	r3, #0
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 fa79 	bl	8002dbc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d19d      	bne.n	8002810 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	6a39      	ldr	r1, [r7, #32]
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	f000 f8cd 	bl	8002a78 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e01a      	b.n	800291e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2220      	movs	r2, #32
 80028ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6859      	ldr	r1, [r3, #4]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <HAL_I2C_Master_Receive+0x1e8>)
 80028fc:	400b      	ands	r3, r1
 80028fe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2220      	movs	r2, #32
 8002904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002918:	2300      	movs	r3, #0
 800291a:	e000      	b.n	800291e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800291c:	2302      	movs	r3, #2
  }
}
 800291e:	4618      	mov	r0, r3
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	80002400 	.word	0x80002400
 800292c:	fe00e800 	.word	0xfe00e800

08002930 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b02      	cmp	r3, #2
 8002944:	d103      	bne.n	800294e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2200      	movs	r2, #0
 800294c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b01      	cmp	r3, #1
 800295a:	d007      	beq.n	800296c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	699a      	ldr	r2, [r3, #24]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	619a      	str	r2, [r3, #24]
  }
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002988:	e022      	b.n	80029d0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002990:	d01e      	beq.n	80029d0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002992:	f7ff f995 	bl	8001cc0 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d302      	bcc.n	80029a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d113      	bne.n	80029d0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ac:	f043 0220 	orr.w	r2, r3, #32
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e00f      	b.n	80029f0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699a      	ldr	r2, [r3, #24]
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	4013      	ands	r3, r2
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	429a      	cmp	r2, r3
 80029de:	bf0c      	ite	eq
 80029e0:	2301      	moveq	r3, #1
 80029e2:	2300      	movne	r3, #0
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	461a      	mov	r2, r3
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d0cd      	beq.n	800298a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a04:	e02c      	b.n	8002a60 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68b9      	ldr	r1, [r7, #8]
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f8ea 	bl	8002be4 <I2C_IsErrorOccurred>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e02a      	b.n	8002a70 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d01e      	beq.n	8002a60 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a22:	f7ff f94d 	bl	8001cc0 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d302      	bcc.n	8002a38 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d113      	bne.n	8002a60 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3c:	f043 0220 	orr.w	r2, r3, #32
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2220      	movs	r2, #32
 8002a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e007      	b.n	8002a70 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d1cb      	bne.n	8002a06 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a84:	e028      	b.n	8002ad8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	68b9      	ldr	r1, [r7, #8]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f8aa 	bl	8002be4 <I2C_IsErrorOccurred>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e026      	b.n	8002ae8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a9a:	f7ff f911 	bl	8001cc0 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d302      	bcc.n	8002ab0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d113      	bne.n	8002ad8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab4:	f043 0220 	orr.w	r2, r3, #32
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e007      	b.n	8002ae8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	f003 0320 	and.w	r3, r3, #32
 8002ae2:	2b20      	cmp	r3, #32
 8002ae4:	d1cf      	bne.n	8002a86 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002afc:	e064      	b.n	8002bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	68b9      	ldr	r1, [r7, #8]
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f86e 	bl	8002be4 <I2C_IsErrorOccurred>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e062      	b.n	8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b20      	cmp	r3, #32
 8002b1e:	d138      	bne.n	8002b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d105      	bne.n	8002b3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	e04e      	b.n	8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	f003 0310 	and.w	r3, r3, #16
 8002b44:	2b10      	cmp	r3, #16
 8002b46:	d107      	bne.n	8002b58 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2210      	movs	r2, #16
 8002b4e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2204      	movs	r2, #4
 8002b54:	645a      	str	r2, [r3, #68]	; 0x44
 8002b56:	e002      	b.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2220      	movs	r2, #32
 8002b64:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6859      	ldr	r1, [r3, #4]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8002b72:	400b      	ands	r3, r1
 8002b74:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e022      	b.n	8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b92:	f7ff f895 	bl	8001cc0 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d302      	bcc.n	8002ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10f      	bne.n	8002bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bac:	f043 0220 	orr.w	r2, r3, #32
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e007      	b.n	8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f003 0304 	and.w	r3, r3, #4
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d193      	bne.n	8002afe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	fe00e800 	.word	0xfe00e800

08002be4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08a      	sub	sp, #40	; 0x28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	f003 0310 	and.w	r3, r3, #16
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d075      	beq.n	8002cfc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2210      	movs	r2, #16
 8002c16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c18:	e056      	b.n	8002cc8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d052      	beq.n	8002cc8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c22:	f7ff f84d 	bl	8001cc0 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	68ba      	ldr	r2, [r7, #8]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d302      	bcc.n	8002c38 <I2C_IsErrorOccurred+0x54>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d147      	bne.n	8002cc8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c5a:	d12e      	bne.n	8002cba <I2C_IsErrorOccurred+0xd6>
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c62:	d02a      	beq.n	8002cba <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	d027      	beq.n	8002cba <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c7a:	f7ff f821 	bl	8001cc0 <HAL_GetTick>
 8002c7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c80:	e01b      	b.n	8002cba <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c82:	f7ff f81d 	bl	8001cc0 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b19      	cmp	r3, #25
 8002c8e:	d914      	bls.n	8002cba <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	f003 0320 	and.w	r3, r3, #32
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d1dc      	bne.n	8002c82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	d003      	beq.n	8002cde <I2C_IsErrorOccurred+0xfa>
 8002cd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d09d      	beq.n	8002c1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2220      	movs	r2, #32
 8002cec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	f043 0304 	orr.w	r3, r3, #4
 8002cf4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00b      	beq.n	8002d26 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d0e:	6a3b      	ldr	r3, [r7, #32]
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00b      	beq.n	8002d48 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	f043 0308 	orr.w	r3, r3, #8
 8002d36:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00b      	beq.n	8002d6a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	f043 0302 	orr.w	r3, r3, #2
 8002d58:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d62:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d01c      	beq.n	8002dac <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f7ff fddc 	bl	8002930 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6859      	ldr	r1, [r3, #4]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	4b0d      	ldr	r3, [pc, #52]	; (8002db8 <I2C_IsErrorOccurred+0x1d4>)
 8002d84:	400b      	ands	r3, r1
 8002d86:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002dac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3728      	adds	r7, #40	; 0x28
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	fe00e800 	.word	0xfe00e800

08002dbc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	607b      	str	r3, [r7, #4]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	817b      	strh	r3, [r7, #10]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dce:	897b      	ldrh	r3, [r7, #10]
 8002dd0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dd4:	7a7b      	ldrb	r3, [r7, #9]
 8002dd6:	041b      	lsls	r3, r3, #16
 8002dd8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ddc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	0d5b      	lsrs	r3, r3, #21
 8002df6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <I2C_TransferConfig+0x60>)
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	ea02 0103 	and.w	r1, r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e0e:	bf00      	nop
 8002e10:	371c      	adds	r7, #28
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	03ff63ff 	.word	0x03ff63ff

08002e20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b20      	cmp	r3, #32
 8002e34:	d138      	bne.n	8002ea8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d101      	bne.n	8002e44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e40:	2302      	movs	r3, #2
 8002e42:	e032      	b.n	8002eaa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2224      	movs	r2, #36	; 0x24
 8002e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6819      	ldr	r1, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0201 	orr.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	e000      	b.n	8002eaa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ea8:	2302      	movs	r3, #2
  }
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b085      	sub	sp, #20
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
 8002ebe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b20      	cmp	r3, #32
 8002eca:	d139      	bne.n	8002f40 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d101      	bne.n	8002eda <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	e033      	b.n	8002f42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2224      	movs	r2, #36	; 0x24
 8002ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0201 	bic.w	r2, r2, #1
 8002ef8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f08:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f042 0201 	orr.w	r2, r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e000      	b.n	8002f42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f40:	2302      	movs	r3, #2
  }
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
	...

08002f50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f54:	4b0d      	ldr	r3, [pc, #52]	; (8002f8c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f60:	d102      	bne.n	8002f68 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002f62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f66:	e00b      	b.n	8002f80 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002f68:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f76:	d102      	bne.n	8002f7e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002f78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f7c:	e000      	b.n	8002f80 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002f7e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40007000 	.word	0x40007000

08002f90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d141      	bne.n	8003022 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f9e:	4b4b      	ldr	r3, [pc, #300]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002fa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002faa:	d131      	bne.n	8003010 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fac:	4b47      	ldr	r3, [pc, #284]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fb2:	4a46      	ldr	r2, [pc, #280]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fbc:	4b43      	ldr	r3, [pc, #268]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002fc4:	4a41      	ldr	r2, [pc, #260]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002fcc:	4b40      	ldr	r3, [pc, #256]	; (80030d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2232      	movs	r2, #50	; 0x32
 8002fd2:	fb02 f303 	mul.w	r3, r2, r3
 8002fd6:	4a3f      	ldr	r2, [pc, #252]	; (80030d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fdc:	0c9b      	lsrs	r3, r3, #18
 8002fde:	3301      	adds	r3, #1
 8002fe0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fe2:	e002      	b.n	8002fea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fea:	4b38      	ldr	r3, [pc, #224]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff6:	d102      	bne.n	8002ffe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1f2      	bne.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ffe:	4b33      	ldr	r3, [pc, #204]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800300a:	d158      	bne.n	80030be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e057      	b.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003010:	4b2e      	ldr	r3, [pc, #184]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003012:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003016:	4a2d      	ldr	r2, [pc, #180]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800301c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003020:	e04d      	b.n	80030be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003028:	d141      	bne.n	80030ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800302a:	4b28      	ldr	r3, [pc, #160]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003036:	d131      	bne.n	800309c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003038:	4b24      	ldr	r3, [pc, #144]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800303e:	4a23      	ldr	r2, [pc, #140]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003040:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003044:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003048:	4b20      	ldr	r3, [pc, #128]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003050:	4a1e      	ldr	r2, [pc, #120]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003052:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003056:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003058:	4b1d      	ldr	r3, [pc, #116]	; (80030d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2232      	movs	r2, #50	; 0x32
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	4a1c      	ldr	r2, [pc, #112]	; (80030d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003064:	fba2 2303 	umull	r2, r3, r2, r3
 8003068:	0c9b      	lsrs	r3, r3, #18
 800306a:	3301      	adds	r3, #1
 800306c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800306e:	e002      	b.n	8003076 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3b01      	subs	r3, #1
 8003074:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003076:	4b15      	ldr	r3, [pc, #84]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003082:	d102      	bne.n	800308a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f2      	bne.n	8003070 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003096:	d112      	bne.n	80030be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e011      	b.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030a2:	4a0a      	ldr	r2, [pc, #40]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80030ac:	e007      	b.n	80030be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030ae:	4b07      	ldr	r3, [pc, #28]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030b6:	4a05      	ldr	r2, [pc, #20]	; (80030cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030bc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	40007000 	.word	0x40007000
 80030d0:	20000004 	.word	0x20000004
 80030d4:	431bde83 	.word	0x431bde83

080030d8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80030dc:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	4a04      	ldr	r2, [pc, #16]	; (80030f4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80030e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030e6:	6053      	str	r3, [r2, #4]
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	40007000 	.word	0x40007000

080030f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b08a      	sub	sp, #40	; 0x28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d102      	bne.n	800310c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	f000 bc68 	b.w	80039dc <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800310c:	4b97      	ldr	r3, [pc, #604]	; (800336c <HAL_RCC_OscConfig+0x274>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 030c 	and.w	r3, r3, #12
 8003114:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003116:	4b95      	ldr	r3, [pc, #596]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80e6 	beq.w	80032fa <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800312e:	6a3b      	ldr	r3, [r7, #32]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <HAL_RCC_OscConfig+0x4c>
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	2b0c      	cmp	r3, #12
 8003138:	f040 808d 	bne.w	8003256 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	2b01      	cmp	r3, #1
 8003140:	f040 8089 	bne.w	8003256 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003144:	4b89      	ldr	r3, [pc, #548]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d006      	beq.n	800315e <HAL_RCC_OscConfig+0x66>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d102      	bne.n	800315e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	f000 bc3f 	b.w	80039dc <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003162:	4b82      	ldr	r3, [pc, #520]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d004      	beq.n	8003178 <HAL_RCC_OscConfig+0x80>
 800316e:	4b7f      	ldr	r3, [pc, #508]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003176:	e005      	b.n	8003184 <HAL_RCC_OscConfig+0x8c>
 8003178:	4b7c      	ldr	r3, [pc, #496]	; (800336c <HAL_RCC_OscConfig+0x274>)
 800317a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800317e:	091b      	lsrs	r3, r3, #4
 8003180:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003184:	4293      	cmp	r3, r2
 8003186:	d224      	bcs.n	80031d2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318c:	4618      	mov	r0, r3
 800318e:	f000 fe2d 	bl	8003dec <RCC_SetFlashLatencyFromMSIRange>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	f000 bc1f 	b.w	80039dc <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800319e:	4b73      	ldr	r3, [pc, #460]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a72      	ldr	r2, [pc, #456]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031a4:	f043 0308 	orr.w	r3, r3, #8
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	4b70      	ldr	r3, [pc, #448]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	496d      	ldr	r1, [pc, #436]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031bc:	4b6b      	ldr	r3, [pc, #428]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	021b      	lsls	r3, r3, #8
 80031ca:	4968      	ldr	r1, [pc, #416]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	604b      	str	r3, [r1, #4]
 80031d0:	e025      	b.n	800321e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031d2:	4b66      	ldr	r3, [pc, #408]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a65      	ldr	r2, [pc, #404]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031d8:	f043 0308 	orr.w	r3, r3, #8
 80031dc:	6013      	str	r3, [r2, #0]
 80031de:	4b63      	ldr	r3, [pc, #396]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	4960      	ldr	r1, [pc, #384]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031f0:	4b5e      	ldr	r3, [pc, #376]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	021b      	lsls	r3, r3, #8
 80031fe:	495b      	ldr	r1, [pc, #364]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003200:	4313      	orrs	r3, r2
 8003202:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320e:	4618      	mov	r0, r3
 8003210:	f000 fdec 	bl	8003dec <RCC_SetFlashLatencyFromMSIRange>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e3de      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800321e:	f000 fd21 	bl	8003c64 <HAL_RCC_GetSysClockFreq>
 8003222:	4602      	mov	r2, r0
 8003224:	4b51      	ldr	r3, [pc, #324]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	091b      	lsrs	r3, r3, #4
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	4950      	ldr	r1, [pc, #320]	; (8003370 <HAL_RCC_OscConfig+0x278>)
 8003230:	5ccb      	ldrb	r3, [r1, r3]
 8003232:	f003 031f 	and.w	r3, r3, #31
 8003236:	fa22 f303 	lsr.w	r3, r2, r3
 800323a:	4a4e      	ldr	r2, [pc, #312]	; (8003374 <HAL_RCC_OscConfig+0x27c>)
 800323c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800323e:	4b4e      	ldr	r3, [pc, #312]	; (8003378 <HAL_RCC_OscConfig+0x280>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fe fcec 	bl	8001c20 <HAL_InitTick>
 8003248:	4603      	mov	r3, r0
 800324a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800324c:	7dfb      	ldrb	r3, [r7, #23]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d052      	beq.n	80032f8 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003252:	7dfb      	ldrb	r3, [r7, #23]
 8003254:	e3c2      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d032      	beq.n	80032c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800325e:	4b43      	ldr	r3, [pc, #268]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a42      	ldr	r2, [pc, #264]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800326a:	f7fe fd29 	bl	8001cc0 <HAL_GetTick>
 800326e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003272:	f7fe fd25 	bl	8001cc0 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e3ab      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003284:	4b39      	ldr	r3, [pc, #228]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0f0      	beq.n	8003272 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003290:	4b36      	ldr	r3, [pc, #216]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a35      	ldr	r2, [pc, #212]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003296:	f043 0308 	orr.w	r3, r3, #8
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	4b33      	ldr	r3, [pc, #204]	; (800336c <HAL_RCC_OscConfig+0x274>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a8:	4930      	ldr	r1, [pc, #192]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032ae:	4b2f      	ldr	r3, [pc, #188]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	021b      	lsls	r3, r3, #8
 80032bc:	492b      	ldr	r1, [pc, #172]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	604b      	str	r3, [r1, #4]
 80032c2:	e01a      	b.n	80032fa <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032c4:	4b29      	ldr	r3, [pc, #164]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a28      	ldr	r2, [pc, #160]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80032ca:	f023 0301 	bic.w	r3, r3, #1
 80032ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032d0:	f7fe fcf6 	bl	8001cc0 <HAL_GetTick>
 80032d4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032d8:	f7fe fcf2 	bl	8001cc0 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e378      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032ea:	4b20      	ldr	r3, [pc, #128]	; (800336c <HAL_RCC_OscConfig+0x274>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1f0      	bne.n	80032d8 <HAL_RCC_OscConfig+0x1e0>
 80032f6:	e000      	b.n	80032fa <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d073      	beq.n	80033ee <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	2b08      	cmp	r3, #8
 800330a:	d005      	beq.n	8003318 <HAL_RCC_OscConfig+0x220>
 800330c:	6a3b      	ldr	r3, [r7, #32]
 800330e:	2b0c      	cmp	r3, #12
 8003310:	d10e      	bne.n	8003330 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	2b03      	cmp	r3, #3
 8003316:	d10b      	bne.n	8003330 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003318:	4b14      	ldr	r3, [pc, #80]	; (800336c <HAL_RCC_OscConfig+0x274>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d063      	beq.n	80033ec <HAL_RCC_OscConfig+0x2f4>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d15f      	bne.n	80033ec <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e355      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003338:	d106      	bne.n	8003348 <HAL_RCC_OscConfig+0x250>
 800333a:	4b0c      	ldr	r3, [pc, #48]	; (800336c <HAL_RCC_OscConfig+0x274>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a0b      	ldr	r2, [pc, #44]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	e025      	b.n	8003394 <HAL_RCC_OscConfig+0x29c>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003350:	d114      	bne.n	800337c <HAL_RCC_OscConfig+0x284>
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a05      	ldr	r2, [pc, #20]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800335c:	6013      	str	r3, [r2, #0]
 800335e:	4b03      	ldr	r3, [pc, #12]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a02      	ldr	r2, [pc, #8]	; (800336c <HAL_RCC_OscConfig+0x274>)
 8003364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	e013      	b.n	8003394 <HAL_RCC_OscConfig+0x29c>
 800336c:	40021000 	.word	0x40021000
 8003370:	0800d02c 	.word	0x0800d02c
 8003374:	20000004 	.word	0x20000004
 8003378:	20000008 	.word	0x20000008
 800337c:	4b8f      	ldr	r3, [pc, #572]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a8e      	ldr	r2, [pc, #568]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003386:	6013      	str	r3, [r2, #0]
 8003388:	4b8c      	ldr	r3, [pc, #560]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a8b      	ldr	r2, [pc, #556]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800338e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d013      	beq.n	80033c4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fe fc90 	bl	8001cc0 <HAL_GetTick>
 80033a0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033a4:	f7fe fc8c 	bl	8001cc0 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b64      	cmp	r3, #100	; 0x64
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e312      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033b6:	4b81      	ldr	r3, [pc, #516]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x2ac>
 80033c2:	e014      	b.n	80033ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c4:	f7fe fc7c 	bl	8001cc0 <HAL_GetTick>
 80033c8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033cc:	f7fe fc78 	bl	8001cc0 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b64      	cmp	r3, #100	; 0x64
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e2fe      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033de:	4b77      	ldr	r3, [pc, #476]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f0      	bne.n	80033cc <HAL_RCC_OscConfig+0x2d4>
 80033ea:	e000      	b.n	80033ee <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d060      	beq.n	80034bc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033fa:	6a3b      	ldr	r3, [r7, #32]
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d005      	beq.n	800340c <HAL_RCC_OscConfig+0x314>
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	2b0c      	cmp	r3, #12
 8003404:	d119      	bne.n	800343a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	2b02      	cmp	r3, #2
 800340a:	d116      	bne.n	800343a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800340c:	4b6b      	ldr	r3, [pc, #428]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003414:	2b00      	cmp	r3, #0
 8003416:	d005      	beq.n	8003424 <HAL_RCC_OscConfig+0x32c>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e2db      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003424:	4b65      	ldr	r3, [pc, #404]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	061b      	lsls	r3, r3, #24
 8003432:	4962      	ldr	r1, [pc, #392]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003434:	4313      	orrs	r3, r2
 8003436:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003438:	e040      	b.n	80034bc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d023      	beq.n	800348a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003442:	4b5e      	ldr	r3, [pc, #376]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a5d      	ldr	r2, [pc, #372]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800344c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344e:	f7fe fc37 	bl	8001cc0 <HAL_GetTick>
 8003452:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003454:	e008      	b.n	8003468 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003456:	f7fe fc33 	bl	8001cc0 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e2b9      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003468:	4b54      	ldr	r3, [pc, #336]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0f0      	beq.n	8003456 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003474:	4b51      	ldr	r3, [pc, #324]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	061b      	lsls	r3, r3, #24
 8003482:	494e      	ldr	r1, [pc, #312]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003484:	4313      	orrs	r3, r2
 8003486:	604b      	str	r3, [r1, #4]
 8003488:	e018      	b.n	80034bc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800348a:	4b4c      	ldr	r3, [pc, #304]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a4b      	ldr	r2, [pc, #300]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003490:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003494:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003496:	f7fe fc13 	bl	8001cc0 <HAL_GetTick>
 800349a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349e:	f7fe fc0f 	bl	8001cc0 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e295      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034b0:	4b42      	ldr	r3, [pc, #264]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1f0      	bne.n	800349e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 8082 	beq.w	80035ce <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d05f      	beq.n	8003592 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80034d2:	4b3a      	ldr	r3, [pc, #232]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 80034d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034d8:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d037      	beq.n	8003558 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d006      	beq.n	8003500 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e26d      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d01b      	beq.n	8003542 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800350a:	4b2c      	ldr	r3, [pc, #176]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800350c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003510:	4a2a      	ldr	r2, [pc, #168]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003512:	f023 0301 	bic.w	r3, r3, #1
 8003516:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800351a:	f7fe fbd1 	bl	8001cc0 <HAL_GetTick>
 800351e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003522:	f7fe fbcd 	bl	8001cc0 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b11      	cmp	r3, #17
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e253      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003534:	4b21      	ldr	r3, [pc, #132]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003536:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1ef      	bne.n	8003522 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003542:	4b1e      	ldr	r3, [pc, #120]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003544:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003548:	f023 0210 	bic.w	r2, r3, #16
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	491a      	ldr	r1, [pc, #104]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003552:	4313      	orrs	r3, r2
 8003554:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003558:	4b18      	ldr	r3, [pc, #96]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800355a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800355e:	4a17      	ldr	r2, [pc, #92]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003568:	f7fe fbaa 	bl	8001cc0 <HAL_GetTick>
 800356c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003570:	f7fe fba6 	bl	8001cc0 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b11      	cmp	r3, #17
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e22c      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003582:	4b0e      	ldr	r3, [pc, #56]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003584:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0ef      	beq.n	8003570 <HAL_RCC_OscConfig+0x478>
 8003590:	e01d      	b.n	80035ce <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003592:	4b0a      	ldr	r3, [pc, #40]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 8003594:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003598:	4a08      	ldr	r2, [pc, #32]	; (80035bc <HAL_RCC_OscConfig+0x4c4>)
 800359a:	f023 0301 	bic.w	r3, r3, #1
 800359e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a2:	f7fe fb8d 	bl	8001cc0 <HAL_GetTick>
 80035a6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035a8:	e00a      	b.n	80035c0 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035aa:	f7fe fb89 	bl	8001cc0 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b11      	cmp	r3, #17
 80035b6:	d903      	bls.n	80035c0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e20f      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
 80035bc:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035c0:	4b83      	ldr	r3, [pc, #524]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80035c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1ed      	bne.n	80035aa <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 80bd 	beq.w	8003756 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035dc:	2300      	movs	r3, #0
 80035de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035e2:	4b7b      	ldr	r3, [pc, #492]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80035e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10e      	bne.n	800360c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035ee:	4b78      	ldr	r3, [pc, #480]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80035f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f2:	4a77      	ldr	r2, [pc, #476]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80035f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f8:	6593      	str	r3, [r2, #88]	; 0x58
 80035fa:	4b75      	ldr	r3, [pc, #468]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80035fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003606:	2301      	movs	r3, #1
 8003608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800360c:	4b71      	ldr	r3, [pc, #452]	; (80037d4 <HAL_RCC_OscConfig+0x6dc>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003614:	2b00      	cmp	r3, #0
 8003616:	d118      	bne.n	800364a <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003618:	4b6e      	ldr	r3, [pc, #440]	; (80037d4 <HAL_RCC_OscConfig+0x6dc>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a6d      	ldr	r2, [pc, #436]	; (80037d4 <HAL_RCC_OscConfig+0x6dc>)
 800361e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003622:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003624:	f7fe fb4c 	bl	8001cc0 <HAL_GetTick>
 8003628:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800362c:	f7fe fb48 	bl	8001cc0 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e1ce      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800363e:	4b65      	ldr	r3, [pc, #404]	; (80037d4 <HAL_RCC_OscConfig+0x6dc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0f0      	beq.n	800362c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d02c      	beq.n	80036b0 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003656:	4b5e      	ldr	r3, [pc, #376]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003668:	4959      	ldr	r1, [pc, #356]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d010      	beq.n	800369e <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800367c:	4b54      	ldr	r3, [pc, #336]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 800367e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003682:	4a53      	ldr	r2, [pc, #332]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003684:	f043 0304 	orr.w	r3, r3, #4
 8003688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800368c:	4b50      	ldr	r3, [pc, #320]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003692:	4a4f      	ldr	r2, [pc, #316]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800369c:	e018      	b.n	80036d0 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800369e:	4b4c      	ldr	r3, [pc, #304]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a4:	4a4a      	ldr	r2, [pc, #296]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036a6:	f043 0301 	orr.w	r3, r3, #1
 80036aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036ae:	e00f      	b.n	80036d0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80036b0:	4b47      	ldr	r3, [pc, #284]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b6:	4a46      	ldr	r2, [pc, #280]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80036c0:	4b43      	ldr	r3, [pc, #268]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c6:	4a42      	ldr	r2, [pc, #264]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036c8:	f023 0304 	bic.w	r3, r3, #4
 80036cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d016      	beq.n	8003706 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d8:	f7fe faf2 	bl	8001cc0 <HAL_GetTick>
 80036dc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036de:	e00a      	b.n	80036f6 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036e0:	f7fe faee 	bl	8001cc0 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e172      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036f6:	4b36      	ldr	r3, [pc, #216]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80036f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0ed      	beq.n	80036e0 <HAL_RCC_OscConfig+0x5e8>
 8003704:	e01d      	b.n	8003742 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003706:	f7fe fadb 	bl	8001cc0 <HAL_GetTick>
 800370a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800370c:	e00a      	b.n	8003724 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800370e:	f7fe fad7 	bl	8001cc0 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	f241 3288 	movw	r2, #5000	; 0x1388
 800371c:	4293      	cmp	r3, r2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e15b      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003724:	4b2a      	ldr	r3, [pc, #168]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1ed      	bne.n	800370e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003732:	4b27      	ldr	r3, [pc, #156]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003734:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003738:	4a25      	ldr	r2, [pc, #148]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 800373a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800373e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003742:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003746:	2b01      	cmp	r3, #1
 8003748:	d105      	bne.n	8003756 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800374a:	4b21      	ldr	r3, [pc, #132]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374e:	4a20      	ldr	r2, [pc, #128]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003754:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0320 	and.w	r3, r3, #32
 800375e:	2b00      	cmp	r3, #0
 8003760:	d041      	beq.n	80037e6 <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003766:	2b00      	cmp	r3, #0
 8003768:	d01c      	beq.n	80037a4 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800376a:	4b19      	ldr	r3, [pc, #100]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 800376c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003770:	4a17      	ldr	r2, [pc, #92]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800377a:	f7fe faa1 	bl	8001cc0 <HAL_GetTick>
 800377e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003782:	f7fe fa9d 	bl	8001cc0 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e123      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003794:	4b0e      	ldr	r3, [pc, #56]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 8003796:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0ef      	beq.n	8003782 <HAL_RCC_OscConfig+0x68a>
 80037a2:	e020      	b.n	80037e6 <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037a4:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80037a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037aa:	4a09      	ldr	r2, [pc, #36]	; (80037d0 <HAL_RCC_OscConfig+0x6d8>)
 80037ac:	f023 0301 	bic.w	r3, r3, #1
 80037b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b4:	f7fe fa84 	bl	8001cc0 <HAL_GetTick>
 80037b8:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037ba:	e00d      	b.n	80037d8 <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037bc:	f7fe fa80 	bl	8001cc0 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d906      	bls.n	80037d8 <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e106      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
 80037ce:	bf00      	nop
 80037d0:	40021000 	.word	0x40021000
 80037d4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037d8:	4b82      	ldr	r3, [pc, #520]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80037da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1ea      	bne.n	80037bc <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 80f5 	beq.w	80039da <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	f040 80cb 	bne.w	8003990 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80037fa:	4b7a      	ldr	r3, [pc, #488]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	f003 0203 	and.w	r2, r3, #3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	429a      	cmp	r2, r3
 800380c:	d12c      	bne.n	8003868 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003818:	3b01      	subs	r3, #1
 800381a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800381c:	429a      	cmp	r2, r3
 800381e:	d123      	bne.n	8003868 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800382c:	429a      	cmp	r2, r3
 800382e:	d11b      	bne.n	8003868 <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800383c:	429a      	cmp	r2, r3
 800383e:	d113      	bne.n	8003868 <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384a:	085b      	lsrs	r3, r3, #1
 800384c:	3b01      	subs	r3, #1
 800384e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003850:	429a      	cmp	r2, r3
 8003852:	d109      	bne.n	8003868 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	085b      	lsrs	r3, r3, #1
 8003860:	3b01      	subs	r3, #1
 8003862:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003864:	429a      	cmp	r2, r3
 8003866:	d06d      	beq.n	8003944 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	2b0c      	cmp	r3, #12
 800386c:	d068      	beq.n	8003940 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800386e:	4b5d      	ldr	r3, [pc, #372]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d105      	bne.n	8003886 <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800387a:	4b5a      	ldr	r3, [pc, #360]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e0a8      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800388a:	4b56      	ldr	r3, [pc, #344]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a55      	ldr	r2, [pc, #340]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003890:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003894:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003896:	f7fe fa13 	bl	8001cc0 <HAL_GetTick>
 800389a:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800389e:	f7fe fa0f 	bl	8001cc0 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e095      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038b0:	4b4c      	ldr	r3, [pc, #304]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1f0      	bne.n	800389e <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038bc:	4b49      	ldr	r3, [pc, #292]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80038be:	68da      	ldr	r2, [r3, #12]
 80038c0:	4b49      	ldr	r3, [pc, #292]	; (80039e8 <HAL_RCC_OscConfig+0x8f0>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80038cc:	3a01      	subs	r2, #1
 80038ce:	0112      	lsls	r2, r2, #4
 80038d0:	4311      	orrs	r1, r2
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038d6:	0212      	lsls	r2, r2, #8
 80038d8:	4311      	orrs	r1, r2
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80038de:	0852      	lsrs	r2, r2, #1
 80038e0:	3a01      	subs	r2, #1
 80038e2:	0552      	lsls	r2, r2, #21
 80038e4:	4311      	orrs	r1, r2
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80038ea:	0852      	lsrs	r2, r2, #1
 80038ec:	3a01      	subs	r2, #1
 80038ee:	0652      	lsls	r2, r2, #25
 80038f0:	4311      	orrs	r1, r2
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80038f6:	06d2      	lsls	r2, r2, #27
 80038f8:	430a      	orrs	r2, r1
 80038fa:	493a      	ldr	r1, [pc, #232]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003900:	4b38      	ldr	r3, [pc, #224]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a37      	ldr	r2, [pc, #220]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003906:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800390a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800390c:	4b35      	ldr	r3, [pc, #212]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	4a34      	ldr	r2, [pc, #208]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003912:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003916:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003918:	f7fe f9d2 	bl	8001cc0 <HAL_GetTick>
 800391c:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800391e:	e008      	b.n	8003932 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003920:	f7fe f9ce 	bl	8001cc0 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e054      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003932:	4b2c      	ldr	r3, [pc, #176]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800393e:	e04c      	b.n	80039da <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e04b      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003944:	4b27      	ldr	r3, [pc, #156]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d144      	bne.n	80039da <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003950:	4b24      	ldr	r3, [pc, #144]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a23      	ldr	r2, [pc, #140]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003956:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800395a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800395c:	4b21      	ldr	r3, [pc, #132]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	4a20      	ldr	r2, [pc, #128]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003962:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003966:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003968:	f7fe f9aa 	bl	8001cc0 <HAL_GetTick>
 800396c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003970:	f7fe f9a6 	bl	8001cc0 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e02c      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003982:	4b18      	ldr	r3, [pc, #96]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d0f0      	beq.n	8003970 <HAL_RCC_OscConfig+0x878>
 800398e:	e024      	b.n	80039da <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003990:	6a3b      	ldr	r3, [r7, #32]
 8003992:	2b0c      	cmp	r3, #12
 8003994:	d01f      	beq.n	80039d6 <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003996:	4b13      	ldr	r3, [pc, #76]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a12      	ldr	r2, [pc, #72]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 800399c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a2:	f7fe f98d 	bl	8001cc0 <HAL_GetTick>
 80039a6:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039aa:	f7fe f989 	bl	8001cc0 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e00f      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039bc:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1f0      	bne.n	80039aa <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80039c8:	4b06      	ldr	r3, [pc, #24]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	4905      	ldr	r1, [pc, #20]	; (80039e4 <HAL_RCC_OscConfig+0x8ec>)
 80039ce:	4b07      	ldr	r3, [pc, #28]	; (80039ec <HAL_RCC_OscConfig+0x8f4>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	60cb      	str	r3, [r1, #12]
 80039d4:	e001      	b.n	80039da <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3728      	adds	r7, #40	; 0x28
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40021000 	.word	0x40021000
 80039e8:	019d800c 	.word	0x019d800c
 80039ec:	feeefffc 	.word	0xfeeefffc

080039f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80039fa:	2300      	movs	r3, #0
 80039fc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d101      	bne.n	8003a08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e11d      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a08:	4b90      	ldr	r3, [pc, #576]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d910      	bls.n	8003a38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a16:	4b8d      	ldr	r3, [pc, #564]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f023 020f 	bic.w	r2, r3, #15
 8003a1e:	498b      	ldr	r1, [pc, #556]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a26:	4b89      	ldr	r3, [pc, #548]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	683a      	ldr	r2, [r7, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d001      	beq.n	8003a38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e105      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d010      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	4b81      	ldr	r3, [pc, #516]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d908      	bls.n	8003a66 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a54:	4b7e      	ldr	r3, [pc, #504]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	497b      	ldr	r1, [pc, #492]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d079      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d11e      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a7a:	4b75      	ldr	r3, [pc, #468]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e0dc      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003a8a:	f000 fa09 	bl	8003ea0 <RCC_GetSysClockFreqFromPLLSource>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	4a70      	ldr	r2, [pc, #448]	; (8003c54 <HAL_RCC_ClockConfig+0x264>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d946      	bls.n	8003b24 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003a96:	4b6e      	ldr	r3, [pc, #440]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d140      	bne.n	8003b24 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003aa2:	4b6b      	ldr	r3, [pc, #428]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aaa:	4a69      	ldr	r2, [pc, #420]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ab0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ab2:	2380      	movs	r3, #128	; 0x80
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	e035      	b.n	8003b24 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d107      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ac0:	4b63      	ldr	r3, [pc, #396]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d115      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0b9      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d107      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ad8:	4b5d      	ldr	r3, [pc, #372]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d109      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e0ad      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ae8:	4b59      	ldr	r3, [pc, #356]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e0a5      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003af8:	f000 f8b4 	bl	8003c64 <HAL_RCC_GetSysClockFreq>
 8003afc:	4603      	mov	r3, r0
 8003afe:	4a55      	ldr	r2, [pc, #340]	; (8003c54 <HAL_RCC_ClockConfig+0x264>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d90f      	bls.n	8003b24 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003b04:	4b52      	ldr	r3, [pc, #328]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d109      	bne.n	8003b24 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b10:	4b4f      	ldr	r3, [pc, #316]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b18:	4a4d      	ldr	r2, [pc, #308]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b1e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b20:	2380      	movs	r3, #128	; 0x80
 8003b22:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b24:	4b4a      	ldr	r3, [pc, #296]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f023 0203 	bic.w	r2, r3, #3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	4947      	ldr	r1, [pc, #284]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b36:	f7fe f8c3 	bl	8001cc0 <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b3c:	e00a      	b.n	8003b54 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b3e:	f7fe f8bf 	bl	8001cc0 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e077      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b54:	4b3e      	ldr	r3, [pc, #248]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 020c 	and.w	r2, r3, #12
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d1eb      	bne.n	8003b3e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2b80      	cmp	r3, #128	; 0x80
 8003b6a:	d105      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b6c:	4b38      	ldr	r3, [pc, #224]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	4a37      	ldr	r2, [pc, #220]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b76:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d010      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	4b31      	ldr	r3, [pc, #196]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d208      	bcs.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b94:	4b2e      	ldr	r3, [pc, #184]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	492b      	ldr	r1, [pc, #172]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba6:	4b29      	ldr	r3, [pc, #164]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d210      	bcs.n	8003bd6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f023 020f 	bic.w	r2, r3, #15
 8003bbc:	4923      	ldr	r1, [pc, #140]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bc4:	4b21      	ldr	r3, [pc, #132]	; (8003c4c <HAL_RCC_ClockConfig+0x25c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d001      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e036      	b.n	8003c44 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0304 	and.w	r3, r3, #4
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003be2:	4b1b      	ldr	r3, [pc, #108]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	4918      	ldr	r1, [pc, #96]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d009      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c00:	4b13      	ldr	r3, [pc, #76]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	4910      	ldr	r1, [pc, #64]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c14:	f000 f826 	bl	8003c64 <HAL_RCC_GetSysClockFreq>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	4b0d      	ldr	r3, [pc, #52]	; (8003c50 <HAL_RCC_ClockConfig+0x260>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	091b      	lsrs	r3, r3, #4
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	490c      	ldr	r1, [pc, #48]	; (8003c58 <HAL_RCC_ClockConfig+0x268>)
 8003c26:	5ccb      	ldrb	r3, [r1, r3]
 8003c28:	f003 031f 	and.w	r3, r3, #31
 8003c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c30:	4a0a      	ldr	r2, [pc, #40]	; (8003c5c <HAL_RCC_ClockConfig+0x26c>)
 8003c32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c34:	4b0a      	ldr	r3, [pc, #40]	; (8003c60 <HAL_RCC_ClockConfig+0x270>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fd fff1 	bl	8001c20 <HAL_InitTick>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	73fb      	strb	r3, [r7, #15]

  return status;
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40022000 	.word	0x40022000
 8003c50:	40021000 	.word	0x40021000
 8003c54:	04c4b400 	.word	0x04c4b400
 8003c58:	0800d02c 	.word	0x0800d02c
 8003c5c:	20000004 	.word	0x20000004
 8003c60:	20000008 	.word	0x20000008

08003c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b089      	sub	sp, #36	; 0x24
 8003c68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c72:	4b3e      	ldr	r3, [pc, #248]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
 8003c7a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c7c:	4b3b      	ldr	r3, [pc, #236]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0303 	and.w	r3, r3, #3
 8003c84:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_GetSysClockFreq+0x34>
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	2b0c      	cmp	r3, #12
 8003c90:	d121      	bne.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d11e      	bne.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c98:	4b34      	ldr	r3, [pc, #208]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d107      	bne.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ca4:	4b31      	ldr	r3, [pc, #196]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003caa:	0a1b      	lsrs	r3, r3, #8
 8003cac:	f003 030f 	and.w	r3, r3, #15
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	e005      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cb4:	4b2d      	ldr	r3, [pc, #180]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	091b      	lsrs	r3, r3, #4
 8003cba:	f003 030f 	and.w	r3, r3, #15
 8003cbe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cc0:	4a2b      	ldr	r2, [pc, #172]	; (8003d70 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10d      	bne.n	8003cec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cd4:	e00a      	b.n	8003cec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d102      	bne.n	8003ce2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003cdc:	4b25      	ldr	r3, [pc, #148]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cde:	61bb      	str	r3, [r7, #24]
 8003ce0:	e004      	b.n	8003cec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	d101      	bne.n	8003cec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ce8:	4b23      	ldr	r3, [pc, #140]	; (8003d78 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	2b0c      	cmp	r3, #12
 8003cf0:	d134      	bne.n	8003d5c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cf2:	4b1e      	ldr	r3, [pc, #120]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d003      	beq.n	8003d0a <HAL_RCC_GetSysClockFreq+0xa6>
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2b03      	cmp	r3, #3
 8003d06:	d003      	beq.n	8003d10 <HAL_RCC_GetSysClockFreq+0xac>
 8003d08:	e005      	b.n	8003d16 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d0a:	4b1a      	ldr	r3, [pc, #104]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d0c:	617b      	str	r3, [r7, #20]
      break;
 8003d0e:	e005      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d10:	4b19      	ldr	r3, [pc, #100]	; (8003d78 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d12:	617b      	str	r3, [r7, #20]
      break;
 8003d14:	e002      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	617b      	str	r3, [r7, #20]
      break;
 8003d1a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d1c:	4b13      	ldr	r3, [pc, #76]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	091b      	lsrs	r3, r3, #4
 8003d22:	f003 030f 	and.w	r3, r3, #15
 8003d26:	3301      	adds	r3, #1
 8003d28:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d2a:	4b10      	ldr	r3, [pc, #64]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	0a1b      	lsrs	r3, r3, #8
 8003d30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	fb03 f202 	mul.w	r2, r3, r2
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d40:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d42:	4b0a      	ldr	r3, [pc, #40]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	0e5b      	lsrs	r3, r3, #25
 8003d48:	f003 0303 	and.w	r3, r3, #3
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d5c:	69bb      	ldr	r3, [r7, #24]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3724      	adds	r7, #36	; 0x24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	0800d044 	.word	0x0800d044
 8003d74:	00f42400 	.word	0x00f42400
 8003d78:	007a1200 	.word	0x007a1200

08003d7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d80:	4b03      	ldr	r3, [pc, #12]	; (8003d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d82:	681b      	ldr	r3, [r3, #0]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	20000004 	.word	0x20000004

08003d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d98:	f7ff fff0 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	0a1b      	lsrs	r3, r3, #8
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	4904      	ldr	r1, [pc, #16]	; (8003dbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003daa:	5ccb      	ldrb	r3, [r1, r3]
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	0800d03c 	.word	0x0800d03c

08003dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003dc4:	f7ff ffda 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	0adb      	lsrs	r3, r3, #11
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	4904      	ldr	r1, [pc, #16]	; (8003de8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003dd6:	5ccb      	ldrb	r3, [r1, r3]
 8003dd8:	f003 031f 	and.w	r3, r3, #31
 8003ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40021000 	.word	0x40021000
 8003de8:	0800d03c 	.word	0x0800d03c

08003dec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003df4:	2300      	movs	r3, #0
 8003df6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003df8:	4b27      	ldr	r3, [pc, #156]	; (8003e98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e04:	f7ff f8a4 	bl	8002f50 <HAL_PWREx_GetVoltageRange>
 8003e08:	6178      	str	r0, [r7, #20]
 8003e0a:	e014      	b.n	8003e36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e0c:	4b22      	ldr	r3, [pc, #136]	; (8003e98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e10:	4a21      	ldr	r2, [pc, #132]	; (8003e98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e16:	6593      	str	r3, [r2, #88]	; 0x58
 8003e18:	4b1f      	ldr	r3, [pc, #124]	; (8003e98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e24:	f7ff f894 	bl	8002f50 <HAL_PWREx_GetVoltageRange>
 8003e28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e2a:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2e:	4a1a      	ldr	r2, [pc, #104]	; (8003e98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e34:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e3c:	d10b      	bne.n	8003e56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b80      	cmp	r3, #128	; 0x80
 8003e42:	d913      	bls.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2ba0      	cmp	r3, #160	; 0xa0
 8003e48:	d902      	bls.n	8003e50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	613b      	str	r3, [r7, #16]
 8003e4e:	e00d      	b.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e50:	2301      	movs	r3, #1
 8003e52:	613b      	str	r3, [r7, #16]
 8003e54:	e00a      	b.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2b7f      	cmp	r3, #127	; 0x7f
 8003e5a:	d902      	bls.n	8003e62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	613b      	str	r3, [r7, #16]
 8003e60:	e004      	b.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b70      	cmp	r3, #112	; 0x70
 8003e66:	d101      	bne.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e68:	2301      	movs	r3, #1
 8003e6a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e6c:	4b0b      	ldr	r3, [pc, #44]	; (8003e9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f023 020f 	bic.w	r2, r3, #15
 8003e74:	4909      	ldr	r1, [pc, #36]	; (8003e9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e7c:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 030f 	and.w	r3, r3, #15
 8003e84:	693a      	ldr	r2, [r7, #16]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d001      	beq.n	8003e8e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e000      	b.n	8003e90 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	40022000 	.word	0x40022000

08003ea0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ea6:	4b2d      	ldr	r3, [pc, #180]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b03      	cmp	r3, #3
 8003eb4:	d00b      	beq.n	8003ece <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d825      	bhi.n	8003f08 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d008      	beq.n	8003ed4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d11f      	bne.n	8003f08 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003ec8:	4b25      	ldr	r3, [pc, #148]	; (8003f60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003eca:	613b      	str	r3, [r7, #16]
    break;
 8003ecc:	e01f      	b.n	8003f0e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003ece:	4b25      	ldr	r3, [pc, #148]	; (8003f64 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003ed0:	613b      	str	r3, [r7, #16]
    break;
 8003ed2:	e01c      	b.n	8003f0e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ed4:	4b21      	ldr	r3, [pc, #132]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d107      	bne.n	8003ef0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ee0:	4b1e      	ldr	r3, [pc, #120]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ee6:	0a1b      	lsrs	r3, r3, #8
 8003ee8:	f003 030f 	and.w	r3, r3, #15
 8003eec:	617b      	str	r3, [r7, #20]
 8003eee:	e005      	b.n	8003efc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ef0:	4b1a      	ldr	r3, [pc, #104]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	091b      	lsrs	r3, r3, #4
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003efc:	4a1a      	ldr	r2, [pc, #104]	; (8003f68 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f04:	613b      	str	r3, [r7, #16]
    break;
 8003f06:	e002      	b.n	8003f0e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	613b      	str	r3, [r7, #16]
    break;
 8003f0c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f0e:	4b13      	ldr	r3, [pc, #76]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	091b      	lsrs	r3, r3, #4
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	3301      	adds	r3, #1
 8003f1a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003f1c:	4b0f      	ldr	r3, [pc, #60]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	0a1b      	lsrs	r3, r3, #8
 8003f22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	fb03 f202 	mul.w	r2, r3, r2
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f32:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f34:	4b09      	ldr	r3, [pc, #36]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	0e5b      	lsrs	r3, r3, #25
 8003f3a:	f003 0303 	and.w	r3, r3, #3
 8003f3e:	3301      	adds	r3, #1
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003f4e:	683b      	ldr	r3, [r7, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	371c      	adds	r7, #28
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	00f42400 	.word	0x00f42400
 8003f64:	007a1200 	.word	0x007a1200
 8003f68:	0800d044 	.word	0x0800d044

08003f6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f74:	2300      	movs	r3, #0
 8003f76:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f78:	2300      	movs	r3, #0
 8003f7a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d040      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f8c:	2b80      	cmp	r3, #128	; 0x80
 8003f8e:	d02a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f90:	2b80      	cmp	r3, #128	; 0x80
 8003f92:	d825      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003f94:	2b60      	cmp	r3, #96	; 0x60
 8003f96:	d026      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f98:	2b60      	cmp	r3, #96	; 0x60
 8003f9a:	d821      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003f9c:	2b40      	cmp	r3, #64	; 0x40
 8003f9e:	d006      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003fa0:	2b40      	cmp	r3, #64	; 0x40
 8003fa2:	d81d      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d009      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003fa8:	2b20      	cmp	r3, #32
 8003faa:	d010      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003fac:	e018      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fae:	4b89      	ldr	r3, [pc, #548]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	4a88      	ldr	r2, [pc, #544]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fba:	e015      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3304      	adds	r3, #4
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 fb3e 	bl	8004644 <RCCEx_PLLSAI1_Config>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fcc:	e00c      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	3320      	adds	r3, #32
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f000 fc29 	bl	800482c <RCCEx_PLLSAI2_Config>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fde:	e003      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	74fb      	strb	r3, [r7, #19]
      break;
 8003fe4:	e000      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003fe6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fe8:	7cfb      	ldrb	r3, [r7, #19]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fee:	4b79      	ldr	r3, [pc, #484]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ff0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ff4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ffc:	4975      	ldr	r1, [pc, #468]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004004:	e001      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004006:	7cfb      	ldrb	r3, [r7, #19]
 8004008:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d047      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800401a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800401e:	d030      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004024:	d82a      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004026:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800402a:	d02a      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800402c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004030:	d824      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004032:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004036:	d008      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800403c:	d81e      	bhi.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00a      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004042:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004046:	d010      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004048:	e018      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800404a:	4b62      	ldr	r3, [pc, #392]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	4a61      	ldr	r2, [pc, #388]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004050:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004054:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004056:	e015      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3304      	adds	r3, #4
 800405c:	2100      	movs	r1, #0
 800405e:	4618      	mov	r0, r3
 8004060:	f000 faf0 	bl	8004644 <RCCEx_PLLSAI1_Config>
 8004064:	4603      	mov	r3, r0
 8004066:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004068:	e00c      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3320      	adds	r3, #32
 800406e:	2100      	movs	r1, #0
 8004070:	4618      	mov	r0, r3
 8004072:	f000 fbdb 	bl	800482c <RCCEx_PLLSAI2_Config>
 8004076:	4603      	mov	r3, r0
 8004078:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800407a:	e003      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	74fb      	strb	r3, [r7, #19]
      break;
 8004080:	e000      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004082:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004084:	7cfb      	ldrb	r3, [r7, #19]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10b      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800408a:	4b52      	ldr	r3, [pc, #328]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800408c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004090:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004098:	494e      	ldr	r1, [pc, #312]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800409a:	4313      	orrs	r3, r2
 800409c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80040a0:	e001      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 809f 	beq.w	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040b4:	2300      	movs	r3, #0
 80040b6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040b8:	4b46      	ldr	r3, [pc, #280]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80040c4:	2301      	movs	r3, #1
 80040c6:	e000      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80040c8:	2300      	movs	r3, #0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00d      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ce:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d2:	4a40      	ldr	r2, [pc, #256]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040d8:	6593      	str	r3, [r2, #88]	; 0x58
 80040da:	4b3e      	ldr	r3, [pc, #248]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e2:	60bb      	str	r3, [r7, #8]
 80040e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e6:	2301      	movs	r3, #1
 80040e8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040ea:	4b3b      	ldr	r3, [pc, #236]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a3a      	ldr	r2, [pc, #232]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80040f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040f6:	f7fd fde3 	bl	8001cc0 <HAL_GetTick>
 80040fa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040fc:	e009      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fe:	f7fd fddf 	bl	8001cc0 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d902      	bls.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	74fb      	strb	r3, [r7, #19]
        break;
 8004110:	e005      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004112:	4b31      	ldr	r3, [pc, #196]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411a:	2b00      	cmp	r3, #0
 800411c:	d0ef      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800411e:	7cfb      	ldrb	r3, [r7, #19]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d15b      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004124:	4b2b      	ldr	r3, [pc, #172]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800412a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800412e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d01f      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	429a      	cmp	r2, r3
 8004140:	d019      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004142:	4b24      	ldr	r3, [pc, #144]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800414c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800414e:	4b21      	ldr	r3, [pc, #132]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004154:	4a1f      	ldr	r2, [pc, #124]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800415a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800415e:	4b1d      	ldr	r3, [pc, #116]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004164:	4a1b      	ldr	r2, [pc, #108]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004166:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800416a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800416e:	4a19      	ldr	r2, [pc, #100]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d016      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004180:	f7fd fd9e 	bl	8001cc0 <HAL_GetTick>
 8004184:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004186:	e00b      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004188:	f7fd fd9a 	bl	8001cc0 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	; 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d902      	bls.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	74fb      	strb	r3, [r7, #19]
            break;
 800419e:	e006      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041a0:	4b0c      	ldr	r3, [pc, #48]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0ec      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80041ae:	7cfb      	ldrb	r3, [r7, #19]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10c      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b4:	4b07      	ldr	r3, [pc, #28]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c4:	4903      	ldr	r1, [pc, #12]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80041cc:	e008      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041ce:	7cfb      	ldrb	r3, [r7, #19]
 80041d0:	74bb      	strb	r3, [r7, #18]
 80041d2:	e005      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80041d4:	40021000 	.word	0x40021000
 80041d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041dc:	7cfb      	ldrb	r3, [r7, #19]
 80041de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041e0:	7c7b      	ldrb	r3, [r7, #17]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d105      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041e6:	4ba0      	ldr	r3, [pc, #640]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ea:	4a9f      	ldr	r2, [pc, #636]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041fe:	4b9a      	ldr	r3, [pc, #616]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004204:	f023 0203 	bic.w	r2, r3, #3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420c:	4996      	ldr	r1, [pc, #600]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800420e:	4313      	orrs	r3, r2
 8004210:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00a      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004220:	4b91      	ldr	r3, [pc, #580]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004226:	f023 020c 	bic.w	r2, r3, #12
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	498e      	ldr	r1, [pc, #568]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004230:	4313      	orrs	r3, r2
 8004232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00a      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004242:	4b89      	ldr	r3, [pc, #548]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004248:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004250:	4985      	ldr	r1, [pc, #532]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004252:	4313      	orrs	r3, r2
 8004254:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00a      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004264:	4b80      	ldr	r3, [pc, #512]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800426a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004272:	497d      	ldr	r1, [pc, #500]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004274:	4313      	orrs	r3, r2
 8004276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0310 	and.w	r3, r3, #16
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004286:	4b78      	ldr	r3, [pc, #480]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004294:	4974      	ldr	r1, [pc, #464]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0320 	and.w	r3, r3, #32
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00a      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042a8:	4b6f      	ldr	r3, [pc, #444]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b6:	496c      	ldr	r1, [pc, #432]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042ca:	4b67      	ldr	r3, [pc, #412]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042d8:	4963      	ldr	r1, [pc, #396]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00a      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042ec:	4b5e      	ldr	r3, [pc, #376]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042fa:	495b      	ldr	r1, [pc, #364]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00a      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800430e:	4b56      	ldr	r3, [pc, #344]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004314:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800431c:	4952      	ldr	r1, [pc, #328]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800431e:	4313      	orrs	r3, r2
 8004320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00a      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004330:	4b4d      	ldr	r3, [pc, #308]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004336:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800433e:	494a      	ldr	r1, [pc, #296]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004352:	4b45      	ldr	r3, [pc, #276]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004358:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004360:	4941      	ldr	r1, [pc, #260]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004362:	4313      	orrs	r3, r2
 8004364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00a      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004374:	4b3c      	ldr	r3, [pc, #240]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004376:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800437a:	f023 0203 	bic.w	r2, r3, #3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004382:	4939      	ldr	r1, [pc, #228]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d028      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004396:	4b34      	ldr	r3, [pc, #208]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043a4:	4930      	ldr	r1, [pc, #192]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043b4:	d106      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b6:	4b2c      	ldr	r3, [pc, #176]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	4a2b      	ldr	r2, [pc, #172]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043c0:	60d3      	str	r3, [r2, #12]
 80043c2:	e011      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	3304      	adds	r3, #4
 80043d2:	2101      	movs	r1, #1
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 f935 	bl	8004644 <RCCEx_PLLSAI1_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80043de:	7cfb      	ldrb	r3, [r7, #19]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80043e4:	7cfb      	ldrb	r3, [r7, #19]
 80043e6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d04d      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043fc:	d108      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80043fe:	4b1a      	ldr	r3, [pc, #104]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004400:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004404:	4a18      	ldr	r2, [pc, #96]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004406:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800440a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800440e:	e012      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004410:	4b15      	ldr	r3, [pc, #84]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004412:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004416:	4a14      	ldr	r2, [pc, #80]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004418:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800441c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004420:	4b11      	ldr	r3, [pc, #68]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004426:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800442e:	490e      	ldr	r1, [pc, #56]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004430:	4313      	orrs	r3, r2
 8004432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800443a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800443e:	d106      	bne.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004440:	4b09      	ldr	r3, [pc, #36]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	4a08      	ldr	r2, [pc, #32]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800444a:	60d3      	str	r3, [r2, #12]
 800444c:	e020      	b.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004452:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004456:	d109      	bne.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004458:	4b03      	ldr	r3, [pc, #12]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	4a02      	ldr	r2, [pc, #8]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800445e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004462:	60d3      	str	r3, [r2, #12]
 8004464:	e014      	b.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004466:	bf00      	nop
 8004468:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004470:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004474:	d10c      	bne.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	3304      	adds	r3, #4
 800447a:	2101      	movs	r1, #1
 800447c:	4618      	mov	r0, r3
 800447e:	f000 f8e1 	bl	8004644 <RCCEx_PLLSAI1_Config>
 8004482:	4603      	mov	r3, r0
 8004484:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004486:	7cfb      	ldrb	r3, [r7, #19]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800448c:	7cfb      	ldrb	r3, [r7, #19]
 800448e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d028      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800449c:	4b68      	ldr	r3, [pc, #416]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800449e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044aa:	4965      	ldr	r1, [pc, #404]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044ba:	d106      	bne.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044bc:	4b60      	ldr	r3, [pc, #384]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	4a5f      	ldr	r2, [pc, #380]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80044c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044c6:	60d3      	str	r3, [r2, #12]
 80044c8:	e011      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80044d2:	d10c      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	3304      	adds	r3, #4
 80044d8:	2101      	movs	r1, #1
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f8b2 	bl	8004644 <RCCEx_PLLSAI1_Config>
 80044e0:	4603      	mov	r3, r0
 80044e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044e4:	7cfb      	ldrb	r3, [r7, #19]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d01e      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044fa:	4b51      	ldr	r3, [pc, #324]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80044fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004500:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800450a:	494d      	ldr	r1, [pc, #308]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800450c:	4313      	orrs	r3, r2
 800450e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004518:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800451c:	d10c      	bne.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	3304      	adds	r3, #4
 8004522:	2102      	movs	r1, #2
 8004524:	4618      	mov	r0, r3
 8004526:	f000 f88d 	bl	8004644 <RCCEx_PLLSAI1_Config>
 800452a:	4603      	mov	r3, r0
 800452c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800452e:	7cfb      	ldrb	r3, [r7, #19]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d001      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004534:	7cfb      	ldrb	r3, [r7, #19]
 8004536:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00b      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004544:	4b3e      	ldr	r3, [pc, #248]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004546:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800454a:	f023 0204 	bic.w	r2, r3, #4
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004554:	493a      	ldr	r1, [pc, #232]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004556:	4313      	orrs	r3, r2
 8004558:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00b      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004568:	4b35      	ldr	r3, [pc, #212]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800456a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800456e:	f023 0218 	bic.w	r2, r3, #24
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004578:	4931      	ldr	r1, [pc, #196]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d035      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800458c:	4b2c      	ldr	r3, [pc, #176]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a2b      	ldr	r2, [pc, #172]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004596:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004598:	f7fd fb92 	bl	8001cc0 <HAL_GetTick>
 800459c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800459e:	e009      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045a0:	f7fd fb8e 	bl	8001cc0 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d902      	bls.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	74fb      	strb	r3, [r7, #19]
        break;
 80045b2:	e005      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045b4:	4b22      	ldr	r3, [pc, #136]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1ef      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80045c0:	7cfb      	ldrb	r3, [r7, #19]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d113      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80045c6:	4b1e      	ldr	r3, [pc, #120]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80045cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045d6:	491a      	ldr	r1, [pc, #104]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3320      	adds	r3, #32
 80045e2:	2102      	movs	r1, #2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 f921 	bl	800482c <RCCEx_PLLSAI2_Config>
 80045ea:	4603      	mov	r3, r0
 80045ec:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80045ee:	7cfb      	ldrb	r3, [r7, #19]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 80045f4:	7cfb      	ldrb	r3, [r7, #19]
 80045f6:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d017      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004604:	4b0e      	ldr	r3, [pc, #56]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004606:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800460a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004614:	490a      	ldr	r1, [pc, #40]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004616:	4313      	orrs	r3, r2
 8004618:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004622:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004626:	d105      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004628:	4b05      	ldr	r3, [pc, #20]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	4a04      	ldr	r2, [pc, #16]	; (8004640 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800462e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004632:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004634:	7cbb      	ldrb	r3, [r7, #18]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3718      	adds	r7, #24
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	40021000 	.word	0x40021000

08004644 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800464e:	2300      	movs	r3, #0
 8004650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004652:	4b72      	ldr	r3, [pc, #456]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00e      	beq.n	800467c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800465e:	4b6f      	ldr	r3, [pc, #444]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f003 0203 	and.w	r2, r3, #3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d103      	bne.n	8004676 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
       ||
 8004672:	2b00      	cmp	r3, #0
 8004674:	d142      	bne.n	80046fc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	73fb      	strb	r3, [r7, #15]
 800467a:	e03f      	b.n	80046fc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b03      	cmp	r3, #3
 8004682:	d018      	beq.n	80046b6 <RCCEx_PLLSAI1_Config+0x72>
 8004684:	2b03      	cmp	r3, #3
 8004686:	d825      	bhi.n	80046d4 <RCCEx_PLLSAI1_Config+0x90>
 8004688:	2b01      	cmp	r3, #1
 800468a:	d002      	beq.n	8004692 <RCCEx_PLLSAI1_Config+0x4e>
 800468c:	2b02      	cmp	r3, #2
 800468e:	d009      	beq.n	80046a4 <RCCEx_PLLSAI1_Config+0x60>
 8004690:	e020      	b.n	80046d4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004692:	4b62      	ldr	r3, [pc, #392]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d11d      	bne.n	80046da <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046a2:	e01a      	b.n	80046da <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046a4:	4b5d      	ldr	r3, [pc, #372]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d116      	bne.n	80046de <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b4:	e013      	b.n	80046de <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046b6:	4b59      	ldr	r3, [pc, #356]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10f      	bne.n	80046e2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046c2:	4b56      	ldr	r3, [pc, #344]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d109      	bne.n	80046e2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046d2:	e006      	b.n	80046e2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	73fb      	strb	r3, [r7, #15]
      break;
 80046d8:	e004      	b.n	80046e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80046da:	bf00      	nop
 80046dc:	e002      	b.n	80046e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80046de:	bf00      	nop
 80046e0:	e000      	b.n	80046e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80046e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d108      	bne.n	80046fc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80046ea:	4b4c      	ldr	r3, [pc, #304]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	f023 0203 	bic.w	r2, r3, #3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4949      	ldr	r1, [pc, #292]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f040 8086 	bne.w	8004810 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004704:	4b45      	ldr	r3, [pc, #276]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a44      	ldr	r2, [pc, #272]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 800470a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800470e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004710:	f7fd fad6 	bl	8001cc0 <HAL_GetTick>
 8004714:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004716:	e009      	b.n	800472c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004718:	f7fd fad2 	bl	8001cc0 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d902      	bls.n	800472c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	73fb      	strb	r3, [r7, #15]
        break;
 800472a:	e005      	b.n	8004738 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800472c:	4b3b      	ldr	r3, [pc, #236]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1ef      	bne.n	8004718 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d168      	bne.n	8004810 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d113      	bne.n	800476c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004744:	4b35      	ldr	r3, [pc, #212]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004746:	691a      	ldr	r2, [r3, #16]
 8004748:	4b35      	ldr	r3, [pc, #212]	; (8004820 <RCCEx_PLLSAI1_Config+0x1dc>)
 800474a:	4013      	ands	r3, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6892      	ldr	r2, [r2, #8]
 8004750:	0211      	lsls	r1, r2, #8
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	68d2      	ldr	r2, [r2, #12]
 8004756:	06d2      	lsls	r2, r2, #27
 8004758:	4311      	orrs	r1, r2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6852      	ldr	r2, [r2, #4]
 800475e:	3a01      	subs	r2, #1
 8004760:	0112      	lsls	r2, r2, #4
 8004762:	430a      	orrs	r2, r1
 8004764:	492d      	ldr	r1, [pc, #180]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004766:	4313      	orrs	r3, r2
 8004768:	610b      	str	r3, [r1, #16]
 800476a:	e02d      	b.n	80047c8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d115      	bne.n	800479e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004772:	4b2a      	ldr	r3, [pc, #168]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004774:	691a      	ldr	r2, [r3, #16]
 8004776:	4b2b      	ldr	r3, [pc, #172]	; (8004824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004778:	4013      	ands	r3, r2
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6892      	ldr	r2, [r2, #8]
 800477e:	0211      	lsls	r1, r2, #8
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	6912      	ldr	r2, [r2, #16]
 8004784:	0852      	lsrs	r2, r2, #1
 8004786:	3a01      	subs	r2, #1
 8004788:	0552      	lsls	r2, r2, #21
 800478a:	4311      	orrs	r1, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6852      	ldr	r2, [r2, #4]
 8004790:	3a01      	subs	r2, #1
 8004792:	0112      	lsls	r2, r2, #4
 8004794:	430a      	orrs	r2, r1
 8004796:	4921      	ldr	r1, [pc, #132]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004798:	4313      	orrs	r3, r2
 800479a:	610b      	str	r3, [r1, #16]
 800479c:	e014      	b.n	80047c8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800479e:	4b1f      	ldr	r3, [pc, #124]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80047a0:	691a      	ldr	r2, [r3, #16]
 80047a2:	4b21      	ldr	r3, [pc, #132]	; (8004828 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6892      	ldr	r2, [r2, #8]
 80047aa:	0211      	lsls	r1, r2, #8
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6952      	ldr	r2, [r2, #20]
 80047b0:	0852      	lsrs	r2, r2, #1
 80047b2:	3a01      	subs	r2, #1
 80047b4:	0652      	lsls	r2, r2, #25
 80047b6:	4311      	orrs	r1, r2
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6852      	ldr	r2, [r2, #4]
 80047bc:	3a01      	subs	r2, #1
 80047be:	0112      	lsls	r2, r2, #4
 80047c0:	430a      	orrs	r2, r1
 80047c2:	4916      	ldr	r1, [pc, #88]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80047c8:	4b14      	ldr	r3, [pc, #80]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a13      	ldr	r2, [pc, #76]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80047ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d4:	f7fd fa74 	bl	8001cc0 <HAL_GetTick>
 80047d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047da:	e009      	b.n	80047f0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047dc:	f7fd fa70 	bl	8001cc0 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d902      	bls.n	80047f0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	73fb      	strb	r3, [r7, #15]
          break;
 80047ee:	e005      	b.n	80047fc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047f0:	4b0a      	ldr	r3, [pc, #40]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0ef      	beq.n	80047dc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004802:	4b06      	ldr	r3, [pc, #24]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004804:	691a      	ldr	r2, [r3, #16]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	4904      	ldr	r1, [pc, #16]	; (800481c <RCCEx_PLLSAI1_Config+0x1d8>)
 800480c:	4313      	orrs	r3, r2
 800480e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004810:	7bfb      	ldrb	r3, [r7, #15]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40021000 	.word	0x40021000
 8004820:	07ff800f 	.word	0x07ff800f
 8004824:	ff9f800f 	.word	0xff9f800f
 8004828:	f9ff800f 	.word	0xf9ff800f

0800482c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800483a:	4b72      	ldr	r3, [pc, #456]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00e      	beq.n	8004864 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004846:	4b6f      	ldr	r3, [pc, #444]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f003 0203 	and.w	r2, r3, #3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	429a      	cmp	r2, r3
 8004854:	d103      	bne.n	800485e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
       ||
 800485a:	2b00      	cmp	r3, #0
 800485c:	d142      	bne.n	80048e4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	73fb      	strb	r3, [r7, #15]
 8004862:	e03f      	b.n	80048e4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2b03      	cmp	r3, #3
 800486a:	d018      	beq.n	800489e <RCCEx_PLLSAI2_Config+0x72>
 800486c:	2b03      	cmp	r3, #3
 800486e:	d825      	bhi.n	80048bc <RCCEx_PLLSAI2_Config+0x90>
 8004870:	2b01      	cmp	r3, #1
 8004872:	d002      	beq.n	800487a <RCCEx_PLLSAI2_Config+0x4e>
 8004874:	2b02      	cmp	r3, #2
 8004876:	d009      	beq.n	800488c <RCCEx_PLLSAI2_Config+0x60>
 8004878:	e020      	b.n	80048bc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800487a:	4b62      	ldr	r3, [pc, #392]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d11d      	bne.n	80048c2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800488a:	e01a      	b.n	80048c2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800488c:	4b5d      	ldr	r3, [pc, #372]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004894:	2b00      	cmp	r3, #0
 8004896:	d116      	bne.n	80048c6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800489c:	e013      	b.n	80048c6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800489e:	4b59      	ldr	r3, [pc, #356]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10f      	bne.n	80048ca <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048aa:	4b56      	ldr	r3, [pc, #344]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d109      	bne.n	80048ca <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048ba:	e006      	b.n	80048ca <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	73fb      	strb	r3, [r7, #15]
      break;
 80048c0:	e004      	b.n	80048cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048c2:	bf00      	nop
 80048c4:	e002      	b.n	80048cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048c6:	bf00      	nop
 80048c8:	e000      	b.n	80048cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d108      	bne.n	80048e4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80048d2:	4b4c      	ldr	r3, [pc, #304]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	f023 0203 	bic.w	r2, r3, #3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4949      	ldr	r1, [pc, #292]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80048e4:	7bfb      	ldrb	r3, [r7, #15]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f040 8086 	bne.w	80049f8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048ec:	4b45      	ldr	r3, [pc, #276]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a44      	ldr	r2, [pc, #272]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048f8:	f7fd f9e2 	bl	8001cc0 <HAL_GetTick>
 80048fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048fe:	e009      	b.n	8004914 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004900:	f7fd f9de 	bl	8001cc0 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d902      	bls.n	8004914 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	73fb      	strb	r3, [r7, #15]
        break;
 8004912:	e005      	b.n	8004920 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004914:	4b3b      	ldr	r3, [pc, #236]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1ef      	bne.n	8004900 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004920:	7bfb      	ldrb	r3, [r7, #15]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d168      	bne.n	80049f8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d113      	bne.n	8004954 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800492c:	4b35      	ldr	r3, [pc, #212]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800492e:	695a      	ldr	r2, [r3, #20]
 8004930:	4b35      	ldr	r3, [pc, #212]	; (8004a08 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004932:	4013      	ands	r3, r2
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6892      	ldr	r2, [r2, #8]
 8004938:	0211      	lsls	r1, r2, #8
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	68d2      	ldr	r2, [r2, #12]
 800493e:	06d2      	lsls	r2, r2, #27
 8004940:	4311      	orrs	r1, r2
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	6852      	ldr	r2, [r2, #4]
 8004946:	3a01      	subs	r2, #1
 8004948:	0112      	lsls	r2, r2, #4
 800494a:	430a      	orrs	r2, r1
 800494c:	492d      	ldr	r1, [pc, #180]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800494e:	4313      	orrs	r3, r2
 8004950:	614b      	str	r3, [r1, #20]
 8004952:	e02d      	b.n	80049b0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d115      	bne.n	8004986 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800495a:	4b2a      	ldr	r3, [pc, #168]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800495c:	695a      	ldr	r2, [r3, #20]
 800495e:	4b2b      	ldr	r3, [pc, #172]	; (8004a0c <RCCEx_PLLSAI2_Config+0x1e0>)
 8004960:	4013      	ands	r3, r2
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	6892      	ldr	r2, [r2, #8]
 8004966:	0211      	lsls	r1, r2, #8
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6912      	ldr	r2, [r2, #16]
 800496c:	0852      	lsrs	r2, r2, #1
 800496e:	3a01      	subs	r2, #1
 8004970:	0552      	lsls	r2, r2, #21
 8004972:	4311      	orrs	r1, r2
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6852      	ldr	r2, [r2, #4]
 8004978:	3a01      	subs	r2, #1
 800497a:	0112      	lsls	r2, r2, #4
 800497c:	430a      	orrs	r2, r1
 800497e:	4921      	ldr	r1, [pc, #132]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004980:	4313      	orrs	r3, r2
 8004982:	614b      	str	r3, [r1, #20]
 8004984:	e014      	b.n	80049b0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004986:	4b1f      	ldr	r3, [pc, #124]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004988:	695a      	ldr	r2, [r3, #20]
 800498a:	4b21      	ldr	r3, [pc, #132]	; (8004a10 <RCCEx_PLLSAI2_Config+0x1e4>)
 800498c:	4013      	ands	r3, r2
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	6892      	ldr	r2, [r2, #8]
 8004992:	0211      	lsls	r1, r2, #8
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6952      	ldr	r2, [r2, #20]
 8004998:	0852      	lsrs	r2, r2, #1
 800499a:	3a01      	subs	r2, #1
 800499c:	0652      	lsls	r2, r2, #25
 800499e:	4311      	orrs	r1, r2
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	6852      	ldr	r2, [r2, #4]
 80049a4:	3a01      	subs	r2, #1
 80049a6:	0112      	lsls	r2, r2, #4
 80049a8:	430a      	orrs	r2, r1
 80049aa:	4916      	ldr	r1, [pc, #88]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80049b0:	4b14      	ldr	r3, [pc, #80]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a13      	ldr	r2, [pc, #76]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049bc:	f7fd f980 	bl	8001cc0 <HAL_GetTick>
 80049c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049c2:	e009      	b.n	80049d8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80049c4:	f7fd f97c 	bl	8001cc0 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d902      	bls.n	80049d8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	73fb      	strb	r3, [r7, #15]
          break;
 80049d6:	e005      	b.n	80049e4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049d8:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0ef      	beq.n	80049c4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80049ea:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ec:	695a      	ldr	r2, [r3, #20]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	4904      	ldr	r1, [pc, #16]	; (8004a04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	07ff800f 	.word	0x07ff800f
 8004a0c:	ff9f800f 	.word	0xff9f800f
 8004a10:	f9ff800f 	.word	0xf9ff800f

08004a14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e049      	b.n	8004aba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d106      	bne.n	8004a40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7fc fee2 	bl	8001804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2202      	movs	r2, #2
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3304      	adds	r3, #4
 8004a50:	4619      	mov	r1, r3
 8004a52:	4610      	mov	r0, r2
 8004a54:	f000 fde8 	bl	8005628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
	...

08004ac4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d001      	beq.n	8004adc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e047      	b.n	8004b6c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a23      	ldr	r2, [pc, #140]	; (8004b78 <HAL_TIM_Base_Start+0xb4>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d01d      	beq.n	8004b2a <HAL_TIM_Base_Start+0x66>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004af6:	d018      	beq.n	8004b2a <HAL_TIM_Base_Start+0x66>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a1f      	ldr	r2, [pc, #124]	; (8004b7c <HAL_TIM_Base_Start+0xb8>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d013      	beq.n	8004b2a <HAL_TIM_Base_Start+0x66>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a1e      	ldr	r2, [pc, #120]	; (8004b80 <HAL_TIM_Base_Start+0xbc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d00e      	beq.n	8004b2a <HAL_TIM_Base_Start+0x66>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1c      	ldr	r2, [pc, #112]	; (8004b84 <HAL_TIM_Base_Start+0xc0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d009      	beq.n	8004b2a <HAL_TIM_Base_Start+0x66>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1b      	ldr	r2, [pc, #108]	; (8004b88 <HAL_TIM_Base_Start+0xc4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d004      	beq.n	8004b2a <HAL_TIM_Base_Start+0x66>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a19      	ldr	r2, [pc, #100]	; (8004b8c <HAL_TIM_Base_Start+0xc8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d115      	bne.n	8004b56 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	4b17      	ldr	r3, [pc, #92]	; (8004b90 <HAL_TIM_Base_Start+0xcc>)
 8004b32:	4013      	ands	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2b06      	cmp	r3, #6
 8004b3a:	d015      	beq.n	8004b68 <HAL_TIM_Base_Start+0xa4>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b42:	d011      	beq.n	8004b68 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0201 	orr.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b54:	e008      	b.n	8004b68 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f042 0201 	orr.w	r2, r2, #1
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	e000      	b.n	8004b6a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	40000400 	.word	0x40000400
 8004b80:	40000800 	.word	0x40000800
 8004b84:	40000c00 	.word	0x40000c00
 8004b88:	40013400 	.word	0x40013400
 8004b8c:	40014000 	.word	0x40014000
 8004b90:	00010007 	.word	0x00010007

08004b94 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6a1a      	ldr	r2, [r3, #32]
 8004ba2:	f241 1311 	movw	r3, #4369	; 0x1111
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10f      	bne.n	8004bcc <HAL_TIM_Base_Stop+0x38>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6a1a      	ldr	r2, [r3, #32]
 8004bb2:	f240 4344 	movw	r3, #1092	; 0x444
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d107      	bne.n	8004bcc <HAL_TIM_Base_Stop+0x38>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0201 	bic.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e049      	b.n	8004c88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d106      	bne.n	8004c0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 f841 	bl	8004c90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2202      	movs	r2, #2
 8004c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4610      	mov	r0, r2
 8004c22:	f000 fd01 	bl	8005628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d109      	bne.n	8004cc8 <HAL_TIM_PWM_Start+0x24>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	bf14      	ite	ne
 8004cc0:	2301      	movne	r3, #1
 8004cc2:	2300      	moveq	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	e03c      	b.n	8004d42 <HAL_TIM_PWM_Start+0x9e>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d109      	bne.n	8004ce2 <HAL_TIM_PWM_Start+0x3e>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	bf14      	ite	ne
 8004cda:	2301      	movne	r3, #1
 8004cdc:	2300      	moveq	r3, #0
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	e02f      	b.n	8004d42 <HAL_TIM_PWM_Start+0x9e>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b08      	cmp	r3, #8
 8004ce6:	d109      	bne.n	8004cfc <HAL_TIM_PWM_Start+0x58>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	bf14      	ite	ne
 8004cf4:	2301      	movne	r3, #1
 8004cf6:	2300      	moveq	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	e022      	b.n	8004d42 <HAL_TIM_PWM_Start+0x9e>
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	2b0c      	cmp	r3, #12
 8004d00:	d109      	bne.n	8004d16 <HAL_TIM_PWM_Start+0x72>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	bf14      	ite	ne
 8004d0e:	2301      	movne	r3, #1
 8004d10:	2300      	moveq	r3, #0
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	e015      	b.n	8004d42 <HAL_TIM_PWM_Start+0x9e>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b10      	cmp	r3, #16
 8004d1a:	d109      	bne.n	8004d30 <HAL_TIM_PWM_Start+0x8c>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	bf14      	ite	ne
 8004d28:	2301      	movne	r3, #1
 8004d2a:	2300      	moveq	r3, #0
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	e008      	b.n	8004d42 <HAL_TIM_PWM_Start+0x9e>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	bf14      	ite	ne
 8004d3c:	2301      	movne	r3, #1
 8004d3e:	2300      	moveq	r3, #0
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e09c      	b.n	8004e84 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d104      	bne.n	8004d5a <HAL_TIM_PWM_Start+0xb6>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d58:	e023      	b.n	8004da2 <HAL_TIM_PWM_Start+0xfe>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	d104      	bne.n	8004d6a <HAL_TIM_PWM_Start+0xc6>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d68:	e01b      	b.n	8004da2 <HAL_TIM_PWM_Start+0xfe>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2b08      	cmp	r3, #8
 8004d6e:	d104      	bne.n	8004d7a <HAL_TIM_PWM_Start+0xd6>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2202      	movs	r2, #2
 8004d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d78:	e013      	b.n	8004da2 <HAL_TIM_PWM_Start+0xfe>
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	2b0c      	cmp	r3, #12
 8004d7e:	d104      	bne.n	8004d8a <HAL_TIM_PWM_Start+0xe6>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d88:	e00b      	b.n	8004da2 <HAL_TIM_PWM_Start+0xfe>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b10      	cmp	r3, #16
 8004d8e:	d104      	bne.n	8004d9a <HAL_TIM_PWM_Start+0xf6>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d98:	e003      	b.n	8004da2 <HAL_TIM_PWM_Start+0xfe>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2201      	movs	r2, #1
 8004da8:	6839      	ldr	r1, [r7, #0]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f001 f846 	bl	8005e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a35      	ldr	r2, [pc, #212]	; (8004e8c <HAL_TIM_PWM_Start+0x1e8>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d013      	beq.n	8004de2 <HAL_TIM_PWM_Start+0x13e>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a34      	ldr	r2, [pc, #208]	; (8004e90 <HAL_TIM_PWM_Start+0x1ec>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d00e      	beq.n	8004de2 <HAL_TIM_PWM_Start+0x13e>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a32      	ldr	r2, [pc, #200]	; (8004e94 <HAL_TIM_PWM_Start+0x1f0>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d009      	beq.n	8004de2 <HAL_TIM_PWM_Start+0x13e>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a31      	ldr	r2, [pc, #196]	; (8004e98 <HAL_TIM_PWM_Start+0x1f4>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d004      	beq.n	8004de2 <HAL_TIM_PWM_Start+0x13e>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a2f      	ldr	r2, [pc, #188]	; (8004e9c <HAL_TIM_PWM_Start+0x1f8>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d101      	bne.n	8004de6 <HAL_TIM_PWM_Start+0x142>
 8004de2:	2301      	movs	r3, #1
 8004de4:	e000      	b.n	8004de8 <HAL_TIM_PWM_Start+0x144>
 8004de6:	2300      	movs	r3, #0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dfa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a22      	ldr	r2, [pc, #136]	; (8004e8c <HAL_TIM_PWM_Start+0x1e8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d01d      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x19e>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0e:	d018      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x19e>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a22      	ldr	r2, [pc, #136]	; (8004ea0 <HAL_TIM_PWM_Start+0x1fc>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d013      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x19e>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a21      	ldr	r2, [pc, #132]	; (8004ea4 <HAL_TIM_PWM_Start+0x200>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d00e      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x19e>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1f      	ldr	r2, [pc, #124]	; (8004ea8 <HAL_TIM_PWM_Start+0x204>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d009      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x19e>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a17      	ldr	r2, [pc, #92]	; (8004e90 <HAL_TIM_PWM_Start+0x1ec>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d004      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x19e>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a15      	ldr	r2, [pc, #84]	; (8004e94 <HAL_TIM_PWM_Start+0x1f0>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d115      	bne.n	8004e6e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	4b18      	ldr	r3, [pc, #96]	; (8004eac <HAL_TIM_PWM_Start+0x208>)
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2b06      	cmp	r3, #6
 8004e52:	d015      	beq.n	8004e80 <HAL_TIM_PWM_Start+0x1dc>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e5a:	d011      	beq.n	8004e80 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0201 	orr.w	r2, r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6c:	e008      	b.n	8004e80 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f042 0201 	orr.w	r2, r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	e000      	b.n	8004e82 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40012c00 	.word	0x40012c00
 8004e90:	40013400 	.word	0x40013400
 8004e94:	40014000 	.word	0x40014000
 8004e98:	40014400 	.word	0x40014400
 8004e9c:	40014800 	.word	0x40014800
 8004ea0:	40000400 	.word	0x40000400
 8004ea4:	40000800 	.word	0x40000800
 8004ea8:	40000c00 	.word	0x40000c00
 8004eac:	00010007 	.word	0x00010007

08004eb0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	6839      	ldr	r1, [r7, #0]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 ffba 	bl	8005e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a3e      	ldr	r2, [pc, #248]	; (8004fc8 <HAL_TIM_PWM_Stop+0x118>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d013      	beq.n	8004efa <HAL_TIM_PWM_Stop+0x4a>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a3d      	ldr	r2, [pc, #244]	; (8004fcc <HAL_TIM_PWM_Stop+0x11c>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d00e      	beq.n	8004efa <HAL_TIM_PWM_Stop+0x4a>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a3b      	ldr	r2, [pc, #236]	; (8004fd0 <HAL_TIM_PWM_Stop+0x120>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d009      	beq.n	8004efa <HAL_TIM_PWM_Stop+0x4a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a3a      	ldr	r2, [pc, #232]	; (8004fd4 <HAL_TIM_PWM_Stop+0x124>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d004      	beq.n	8004efa <HAL_TIM_PWM_Stop+0x4a>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a38      	ldr	r2, [pc, #224]	; (8004fd8 <HAL_TIM_PWM_Stop+0x128>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d101      	bne.n	8004efe <HAL_TIM_PWM_Stop+0x4e>
 8004efa:	2301      	movs	r3, #1
 8004efc:	e000      	b.n	8004f00 <HAL_TIM_PWM_Stop+0x50>
 8004efe:	2300      	movs	r3, #0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d017      	beq.n	8004f34 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6a1a      	ldr	r2, [r3, #32]
 8004f0a:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f0e:	4013      	ands	r3, r2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10f      	bne.n	8004f34 <HAL_TIM_PWM_Stop+0x84>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6a1a      	ldr	r2, [r3, #32]
 8004f1a:	f240 4344 	movw	r3, #1092	; 0x444
 8004f1e:	4013      	ands	r3, r2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d107      	bne.n	8004f34 <HAL_TIM_PWM_Stop+0x84>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f32:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6a1a      	ldr	r2, [r3, #32]
 8004f3a:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f3e:	4013      	ands	r3, r2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10f      	bne.n	8004f64 <HAL_TIM_PWM_Stop+0xb4>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6a1a      	ldr	r2, [r3, #32]
 8004f4a:	f240 4344 	movw	r3, #1092	; 0x444
 8004f4e:	4013      	ands	r3, r2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d107      	bne.n	8004f64 <HAL_TIM_PWM_Stop+0xb4>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0201 	bic.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d104      	bne.n	8004f74 <HAL_TIM_PWM_Stop+0xc4>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f72:	e023      	b.n	8004fbc <HAL_TIM_PWM_Stop+0x10c>
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d104      	bne.n	8004f84 <HAL_TIM_PWM_Stop+0xd4>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f82:	e01b      	b.n	8004fbc <HAL_TIM_PWM_Stop+0x10c>
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d104      	bne.n	8004f94 <HAL_TIM_PWM_Stop+0xe4>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f92:	e013      	b.n	8004fbc <HAL_TIM_PWM_Stop+0x10c>
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	2b0c      	cmp	r3, #12
 8004f98:	d104      	bne.n	8004fa4 <HAL_TIM_PWM_Stop+0xf4>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fa2:	e00b      	b.n	8004fbc <HAL_TIM_PWM_Stop+0x10c>
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d104      	bne.n	8004fb4 <HAL_TIM_PWM_Stop+0x104>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fb2:	e003      	b.n	8004fbc <HAL_TIM_PWM_Stop+0x10c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	40012c00 	.word	0x40012c00
 8004fcc:	40013400 	.word	0x40013400
 8004fd0:	40014000 	.word	0x40014000
 8004fd4:	40014400 	.word	0x40014400
 8004fd8:	40014800 	.word	0x40014800

08004fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d122      	bne.n	8005038 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d11b      	bne.n	8005038 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f06f 0202 	mvn.w	r2, #2
 8005008:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d003      	beq.n	8005026 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fae3 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 8005024:	e005      	b.n	8005032 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 fad5 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 fae6 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b04      	cmp	r3, #4
 8005044:	d122      	bne.n	800508c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b04      	cmp	r3, #4
 8005052:	d11b      	bne.n	800508c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f06f 0204 	mvn.w	r2, #4
 800505c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2202      	movs	r2, #2
 8005062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 fab9 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 8005078:	e005      	b.n	8005086 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 faab 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 fabc 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b08      	cmp	r3, #8
 8005098:	d122      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d11b      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f06f 0208 	mvn.w	r2, #8
 80050b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2204      	movs	r2, #4
 80050b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 fa8f 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 80050cc:	e005      	b.n	80050da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 fa81 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 fa92 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	2b10      	cmp	r3, #16
 80050ec:	d122      	bne.n	8005134 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f003 0310 	and.w	r3, r3, #16
 80050f8:	2b10      	cmp	r3, #16
 80050fa:	d11b      	bne.n	8005134 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0210 	mvn.w	r2, #16
 8005104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2208      	movs	r2, #8
 800510a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fa65 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 8005120:	e005      	b.n	800512e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 fa57 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 fa68 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b01      	cmp	r3, #1
 8005140:	d10e      	bne.n	8005160 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b01      	cmp	r3, #1
 800514e:	d107      	bne.n	8005160 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0201 	mvn.w	r2, #1
 8005158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7fc f816 	bl	800118c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800516a:	2b80      	cmp	r3, #128	; 0x80
 800516c:	d10e      	bne.n	800518c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005178:	2b80      	cmp	r3, #128	; 0x80
 800517a:	d107      	bne.n	800518c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 ff10 	bl	8005fac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800519a:	d10e      	bne.n	80051ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a6:	2b80      	cmp	r3, #128	; 0x80
 80051a8:	d107      	bne.n	80051ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80051b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 ff03 	bl	8005fc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c4:	2b40      	cmp	r3, #64	; 0x40
 80051c6:	d10e      	bne.n	80051e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d2:	2b40      	cmp	r3, #64	; 0x40
 80051d4:	d107      	bne.n	80051e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 fa16 	bl	8005612 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	f003 0320 	and.w	r3, r3, #32
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d10e      	bne.n	8005212 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f003 0320 	and.w	r3, r3, #32
 80051fe:	2b20      	cmp	r3, #32
 8005200:	d107      	bne.n	8005212 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f06f 0220 	mvn.w	r2, #32
 800520a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 fec3 	bl	8005f98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005212:	bf00      	nop
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005228:	2300      	movs	r3, #0
 800522a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005232:	2b01      	cmp	r3, #1
 8005234:	d101      	bne.n	800523a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005236:	2302      	movs	r3, #2
 8005238:	e0ff      	b.n	800543a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b14      	cmp	r3, #20
 8005246:	f200 80f0 	bhi.w	800542a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800524a:	a201      	add	r2, pc, #4	; (adr r2, 8005250 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800524c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005250:	080052a5 	.word	0x080052a5
 8005254:	0800542b 	.word	0x0800542b
 8005258:	0800542b 	.word	0x0800542b
 800525c:	0800542b 	.word	0x0800542b
 8005260:	080052e5 	.word	0x080052e5
 8005264:	0800542b 	.word	0x0800542b
 8005268:	0800542b 	.word	0x0800542b
 800526c:	0800542b 	.word	0x0800542b
 8005270:	08005327 	.word	0x08005327
 8005274:	0800542b 	.word	0x0800542b
 8005278:	0800542b 	.word	0x0800542b
 800527c:	0800542b 	.word	0x0800542b
 8005280:	08005367 	.word	0x08005367
 8005284:	0800542b 	.word	0x0800542b
 8005288:	0800542b 	.word	0x0800542b
 800528c:	0800542b 	.word	0x0800542b
 8005290:	080053a9 	.word	0x080053a9
 8005294:	0800542b 	.word	0x0800542b
 8005298:	0800542b 	.word	0x0800542b
 800529c:	0800542b 	.word	0x0800542b
 80052a0:	080053e9 	.word	0x080053e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68b9      	ldr	r1, [r7, #8]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fa56 	bl	800575c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699a      	ldr	r2, [r3, #24]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0208 	orr.w	r2, r2, #8
 80052be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	699a      	ldr	r2, [r3, #24]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 0204 	bic.w	r2, r2, #4
 80052ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6999      	ldr	r1, [r3, #24]
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	691a      	ldr	r2, [r3, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	619a      	str	r2, [r3, #24]
      break;
 80052e2:	e0a5      	b.n	8005430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68b9      	ldr	r1, [r7, #8]
 80052ea:	4618      	mov	r0, r3
 80052ec:	f000 fac6 	bl	800587c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699a      	ldr	r2, [r3, #24]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699a      	ldr	r2, [r3, #24]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800530e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6999      	ldr	r1, [r3, #24]
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	021a      	lsls	r2, r3, #8
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	619a      	str	r2, [r3, #24]
      break;
 8005324:	e084      	b.n	8005430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68b9      	ldr	r1, [r7, #8]
 800532c:	4618      	mov	r0, r3
 800532e:	f000 fb2f 	bl	8005990 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69da      	ldr	r2, [r3, #28]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f042 0208 	orr.w	r2, r2, #8
 8005340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	69da      	ldr	r2, [r3, #28]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 0204 	bic.w	r2, r2, #4
 8005350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	69d9      	ldr	r1, [r3, #28]
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	691a      	ldr	r2, [r3, #16]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	61da      	str	r2, [r3, #28]
      break;
 8005364:	e064      	b.n	8005430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68b9      	ldr	r1, [r7, #8]
 800536c:	4618      	mov	r0, r3
 800536e:	f000 fb97 	bl	8005aa0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	69da      	ldr	r2, [r3, #28]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005380:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	69da      	ldr	r2, [r3, #28]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005390:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	69d9      	ldr	r1, [r3, #28]
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	021a      	lsls	r2, r3, #8
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	61da      	str	r2, [r3, #28]
      break;
 80053a6:	e043      	b.n	8005430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68b9      	ldr	r1, [r7, #8]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 fbe0 	bl	8005b74 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0208 	orr.w	r2, r2, #8
 80053c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0204 	bic.w	r2, r2, #4
 80053d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	691a      	ldr	r2, [r3, #16]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80053e6:	e023      	b.n	8005430 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68b9      	ldr	r1, [r7, #8]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fc24 	bl	8005c3c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005402:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005412:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	021a      	lsls	r2, r3, #8
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005428:	e002      	b.n	8005430 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	75fb      	strb	r3, [r7, #23]
      break;
 800542e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005438:	7dfb      	ldrb	r3, [r7, #23]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3718      	adds	r7, #24
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop

08005444 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800544e:	2300      	movs	r3, #0
 8005450:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005458:	2b01      	cmp	r3, #1
 800545a:	d101      	bne.n	8005460 <HAL_TIM_ConfigClockSource+0x1c>
 800545c:	2302      	movs	r3, #2
 800545e:	e0b6      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x18a>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800547e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800548a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68ba      	ldr	r2, [r7, #8]
 8005492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800549c:	d03e      	beq.n	800551c <HAL_TIM_ConfigClockSource+0xd8>
 800549e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054a2:	f200 8087 	bhi.w	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054aa:	f000 8086 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x176>
 80054ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b2:	d87f      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054b4:	2b70      	cmp	r3, #112	; 0x70
 80054b6:	d01a      	beq.n	80054ee <HAL_TIM_ConfigClockSource+0xaa>
 80054b8:	2b70      	cmp	r3, #112	; 0x70
 80054ba:	d87b      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054bc:	2b60      	cmp	r3, #96	; 0x60
 80054be:	d050      	beq.n	8005562 <HAL_TIM_ConfigClockSource+0x11e>
 80054c0:	2b60      	cmp	r3, #96	; 0x60
 80054c2:	d877      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054c4:	2b50      	cmp	r3, #80	; 0x50
 80054c6:	d03c      	beq.n	8005542 <HAL_TIM_ConfigClockSource+0xfe>
 80054c8:	2b50      	cmp	r3, #80	; 0x50
 80054ca:	d873      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054cc:	2b40      	cmp	r3, #64	; 0x40
 80054ce:	d058      	beq.n	8005582 <HAL_TIM_ConfigClockSource+0x13e>
 80054d0:	2b40      	cmp	r3, #64	; 0x40
 80054d2:	d86f      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054d4:	2b30      	cmp	r3, #48	; 0x30
 80054d6:	d064      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15e>
 80054d8:	2b30      	cmp	r3, #48	; 0x30
 80054da:	d86b      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d060      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15e>
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d867      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d05c      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15e>
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d05a      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15e>
 80054ec:	e062      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6818      	ldr	r0, [r3, #0]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	6899      	ldr	r1, [r3, #8]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f000 fc7d 	bl	8005dfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	609a      	str	r2, [r3, #8]
      break;
 800551a:	e04f      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6818      	ldr	r0, [r3, #0]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	6899      	ldr	r1, [r3, #8]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f000 fc66 	bl	8005dfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689a      	ldr	r2, [r3, #8]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800553e:	609a      	str	r2, [r3, #8]
      break;
 8005540:	e03c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6818      	ldr	r0, [r3, #0]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	6859      	ldr	r1, [r3, #4]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	461a      	mov	r2, r3
 8005550:	f000 fbda 	bl	8005d08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2150      	movs	r1, #80	; 0x50
 800555a:	4618      	mov	r0, r3
 800555c:	f000 fc33 	bl	8005dc6 <TIM_ITRx_SetConfig>
      break;
 8005560:	e02c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6818      	ldr	r0, [r3, #0]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	6859      	ldr	r1, [r3, #4]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	461a      	mov	r2, r3
 8005570:	f000 fbf9 	bl	8005d66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2160      	movs	r1, #96	; 0x60
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fc23 	bl	8005dc6 <TIM_ITRx_SetConfig>
      break;
 8005580:	e01c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6818      	ldr	r0, [r3, #0]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6859      	ldr	r1, [r3, #4]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	461a      	mov	r2, r3
 8005590:	f000 fbba 	bl	8005d08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2140      	movs	r1, #64	; 0x40
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fc13 	bl	8005dc6 <TIM_ITRx_SetConfig>
      break;
 80055a0:	e00c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4619      	mov	r1, r3
 80055ac:	4610      	mov	r0, r2
 80055ae:	f000 fc0a 	bl	8005dc6 <TIM_ITRx_SetConfig>
      break;
 80055b2:	e003      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	73fb      	strb	r3, [r7, #15]
      break;
 80055b8:	e000      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80055ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b083      	sub	sp, #12
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055de:	bf00      	nop
 80055e0:	370c      	adds	r7, #12
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055ea:	b480      	push	{r7}
 80055ec:	b083      	sub	sp, #12
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr

080055fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
	...

08005628 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a40      	ldr	r2, [pc, #256]	; (800573c <TIM_Base_SetConfig+0x114>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d013      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005646:	d00f      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a3d      	ldr	r2, [pc, #244]	; (8005740 <TIM_Base_SetConfig+0x118>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00b      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a3c      	ldr	r2, [pc, #240]	; (8005744 <TIM_Base_SetConfig+0x11c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d007      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a3b      	ldr	r2, [pc, #236]	; (8005748 <TIM_Base_SetConfig+0x120>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d003      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a3a      	ldr	r2, [pc, #232]	; (800574c <TIM_Base_SetConfig+0x124>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d108      	bne.n	800567a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800566e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	4313      	orrs	r3, r2
 8005678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a2f      	ldr	r2, [pc, #188]	; (800573c <TIM_Base_SetConfig+0x114>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d01f      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005688:	d01b      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a2c      	ldr	r2, [pc, #176]	; (8005740 <TIM_Base_SetConfig+0x118>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d017      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a2b      	ldr	r2, [pc, #172]	; (8005744 <TIM_Base_SetConfig+0x11c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d013      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a2a      	ldr	r2, [pc, #168]	; (8005748 <TIM_Base_SetConfig+0x120>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00f      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a29      	ldr	r2, [pc, #164]	; (800574c <TIM_Base_SetConfig+0x124>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00b      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a28      	ldr	r2, [pc, #160]	; (8005750 <TIM_Base_SetConfig+0x128>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d007      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a27      	ldr	r2, [pc, #156]	; (8005754 <TIM_Base_SetConfig+0x12c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d003      	beq.n	80056c2 <TIM_Base_SetConfig+0x9a>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a26      	ldr	r2, [pc, #152]	; (8005758 <TIM_Base_SetConfig+0x130>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d108      	bne.n	80056d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	689a      	ldr	r2, [r3, #8]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a10      	ldr	r2, [pc, #64]	; (800573c <TIM_Base_SetConfig+0x114>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d00f      	beq.n	8005720 <TIM_Base_SetConfig+0xf8>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a12      	ldr	r2, [pc, #72]	; (800574c <TIM_Base_SetConfig+0x124>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d00b      	beq.n	8005720 <TIM_Base_SetConfig+0xf8>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a11      	ldr	r2, [pc, #68]	; (8005750 <TIM_Base_SetConfig+0x128>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d007      	beq.n	8005720 <TIM_Base_SetConfig+0xf8>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a10      	ldr	r2, [pc, #64]	; (8005754 <TIM_Base_SetConfig+0x12c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d003      	beq.n	8005720 <TIM_Base_SetConfig+0xf8>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a0f      	ldr	r2, [pc, #60]	; (8005758 <TIM_Base_SetConfig+0x130>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d103      	bne.n	8005728 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	691a      	ldr	r2, [r3, #16]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	615a      	str	r2, [r3, #20]
}
 800572e:	bf00      	nop
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	40012c00 	.word	0x40012c00
 8005740:	40000400 	.word	0x40000400
 8005744:	40000800 	.word	0x40000800
 8005748:	40000c00 	.word	0x40000c00
 800574c:	40013400 	.word	0x40013400
 8005750:	40014000 	.word	0x40014000
 8005754:	40014400 	.word	0x40014400
 8005758:	40014800 	.word	0x40014800

0800575c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	f023 0201 	bic.w	r2, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800578a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800578e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f023 0303 	bic.w	r3, r3, #3
 8005796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	4313      	orrs	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f023 0302 	bic.w	r3, r3, #2
 80057a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a2c      	ldr	r2, [pc, #176]	; (8005868 <TIM_OC1_SetConfig+0x10c>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00f      	beq.n	80057dc <TIM_OC1_SetConfig+0x80>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a2b      	ldr	r2, [pc, #172]	; (800586c <TIM_OC1_SetConfig+0x110>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00b      	beq.n	80057dc <TIM_OC1_SetConfig+0x80>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a2a      	ldr	r2, [pc, #168]	; (8005870 <TIM_OC1_SetConfig+0x114>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d007      	beq.n	80057dc <TIM_OC1_SetConfig+0x80>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a29      	ldr	r2, [pc, #164]	; (8005874 <TIM_OC1_SetConfig+0x118>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d003      	beq.n	80057dc <TIM_OC1_SetConfig+0x80>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a28      	ldr	r2, [pc, #160]	; (8005878 <TIM_OC1_SetConfig+0x11c>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d10c      	bne.n	80057f6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f023 0308 	bic.w	r3, r3, #8
 80057e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f023 0304 	bic.w	r3, r3, #4
 80057f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a1b      	ldr	r2, [pc, #108]	; (8005868 <TIM_OC1_SetConfig+0x10c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d00f      	beq.n	800581e <TIM_OC1_SetConfig+0xc2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a1a      	ldr	r2, [pc, #104]	; (800586c <TIM_OC1_SetConfig+0x110>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00b      	beq.n	800581e <TIM_OC1_SetConfig+0xc2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a19      	ldr	r2, [pc, #100]	; (8005870 <TIM_OC1_SetConfig+0x114>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d007      	beq.n	800581e <TIM_OC1_SetConfig+0xc2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a18      	ldr	r2, [pc, #96]	; (8005874 <TIM_OC1_SetConfig+0x118>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d003      	beq.n	800581e <TIM_OC1_SetConfig+0xc2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a17      	ldr	r2, [pc, #92]	; (8005878 <TIM_OC1_SetConfig+0x11c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d111      	bne.n	8005842 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800582c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	4313      	orrs	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	621a      	str	r2, [r3, #32]
}
 800585c:	bf00      	nop
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40012c00 	.word	0x40012c00
 800586c:	40013400 	.word	0x40013400
 8005870:	40014000 	.word	0x40014000
 8005874:	40014400 	.word	0x40014400
 8005878:	40014800 	.word	0x40014800

0800587c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	f023 0210 	bic.w	r2, r3, #16
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	021b      	lsls	r3, r3, #8
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f023 0320 	bic.w	r3, r3, #32
 80058ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	011b      	lsls	r3, r3, #4
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a28      	ldr	r2, [pc, #160]	; (800597c <TIM_OC2_SetConfig+0x100>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d003      	beq.n	80058e8 <TIM_OC2_SetConfig+0x6c>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a27      	ldr	r2, [pc, #156]	; (8005980 <TIM_OC2_SetConfig+0x104>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d10d      	bne.n	8005904 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005902:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a1d      	ldr	r2, [pc, #116]	; (800597c <TIM_OC2_SetConfig+0x100>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d00f      	beq.n	800592c <TIM_OC2_SetConfig+0xb0>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a1c      	ldr	r2, [pc, #112]	; (8005980 <TIM_OC2_SetConfig+0x104>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00b      	beq.n	800592c <TIM_OC2_SetConfig+0xb0>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a1b      	ldr	r2, [pc, #108]	; (8005984 <TIM_OC2_SetConfig+0x108>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d007      	beq.n	800592c <TIM_OC2_SetConfig+0xb0>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a1a      	ldr	r2, [pc, #104]	; (8005988 <TIM_OC2_SetConfig+0x10c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d003      	beq.n	800592c <TIM_OC2_SetConfig+0xb0>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a19      	ldr	r2, [pc, #100]	; (800598c <TIM_OC2_SetConfig+0x110>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d113      	bne.n	8005954 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800593a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	4313      	orrs	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	621a      	str	r2, [r3, #32]
}
 800596e:	bf00      	nop
 8005970:	371c      	adds	r7, #28
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	40012c00 	.word	0x40012c00
 8005980:	40013400 	.word	0x40013400
 8005984:	40014000 	.word	0x40014000
 8005988:	40014400 	.word	0x40014400
 800598c:	40014800 	.word	0x40014800

08005990 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005990:	b480      	push	{r7}
 8005992:	b087      	sub	sp, #28
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f023 0303 	bic.w	r3, r3, #3
 80059ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	021b      	lsls	r3, r3, #8
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a27      	ldr	r2, [pc, #156]	; (8005a8c <TIM_OC3_SetConfig+0xfc>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d003      	beq.n	80059fa <TIM_OC3_SetConfig+0x6a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a26      	ldr	r2, [pc, #152]	; (8005a90 <TIM_OC3_SetConfig+0x100>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d10d      	bne.n	8005a16 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	021b      	lsls	r3, r3, #8
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a1c      	ldr	r2, [pc, #112]	; (8005a8c <TIM_OC3_SetConfig+0xfc>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d00f      	beq.n	8005a3e <TIM_OC3_SetConfig+0xae>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a1b      	ldr	r2, [pc, #108]	; (8005a90 <TIM_OC3_SetConfig+0x100>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d00b      	beq.n	8005a3e <TIM_OC3_SetConfig+0xae>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a1a      	ldr	r2, [pc, #104]	; (8005a94 <TIM_OC3_SetConfig+0x104>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d007      	beq.n	8005a3e <TIM_OC3_SetConfig+0xae>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a19      	ldr	r2, [pc, #100]	; (8005a98 <TIM_OC3_SetConfig+0x108>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d003      	beq.n	8005a3e <TIM_OC3_SetConfig+0xae>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a18      	ldr	r2, [pc, #96]	; (8005a9c <TIM_OC3_SetConfig+0x10c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d113      	bne.n	8005a66 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	011b      	lsls	r3, r3, #4
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	011b      	lsls	r3, r3, #4
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	685a      	ldr	r2, [r3, #4]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	621a      	str	r2, [r3, #32]
}
 8005a80:	bf00      	nop
 8005a82:	371c      	adds	r7, #28
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	40012c00 	.word	0x40012c00
 8005a90:	40013400 	.word	0x40013400
 8005a94:	40014000 	.word	0x40014000
 8005a98:	40014400 	.word	0x40014400
 8005a9c:	40014800 	.word	0x40014800

08005aa0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b087      	sub	sp, #28
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	021b      	lsls	r3, r3, #8
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	031b      	lsls	r3, r3, #12
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a18      	ldr	r2, [pc, #96]	; (8005b60 <TIM_OC4_SetConfig+0xc0>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d00f      	beq.n	8005b24 <TIM_OC4_SetConfig+0x84>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a17      	ldr	r2, [pc, #92]	; (8005b64 <TIM_OC4_SetConfig+0xc4>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d00b      	beq.n	8005b24 <TIM_OC4_SetConfig+0x84>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a16      	ldr	r2, [pc, #88]	; (8005b68 <TIM_OC4_SetConfig+0xc8>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d007      	beq.n	8005b24 <TIM_OC4_SetConfig+0x84>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a15      	ldr	r2, [pc, #84]	; (8005b6c <TIM_OC4_SetConfig+0xcc>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d003      	beq.n	8005b24 <TIM_OC4_SetConfig+0x84>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a14      	ldr	r2, [pc, #80]	; (8005b70 <TIM_OC4_SetConfig+0xd0>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d109      	bne.n	8005b38 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	695b      	ldr	r3, [r3, #20]
 8005b30:	019b      	lsls	r3, r3, #6
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	621a      	str	r2, [r3, #32]
}
 8005b52:	bf00      	nop
 8005b54:	371c      	adds	r7, #28
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	40012c00 	.word	0x40012c00
 8005b64:	40013400 	.word	0x40013400
 8005b68:	40014000 	.word	0x40014000
 8005b6c:	40014400 	.word	0x40014400
 8005b70:	40014800 	.word	0x40014800

08005b74 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b087      	sub	sp, #28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005bb8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	041b      	lsls	r3, r3, #16
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a17      	ldr	r2, [pc, #92]	; (8005c28 <TIM_OC5_SetConfig+0xb4>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00f      	beq.n	8005bee <TIM_OC5_SetConfig+0x7a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a16      	ldr	r2, [pc, #88]	; (8005c2c <TIM_OC5_SetConfig+0xb8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00b      	beq.n	8005bee <TIM_OC5_SetConfig+0x7a>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a15      	ldr	r2, [pc, #84]	; (8005c30 <TIM_OC5_SetConfig+0xbc>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d007      	beq.n	8005bee <TIM_OC5_SetConfig+0x7a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a14      	ldr	r2, [pc, #80]	; (8005c34 <TIM_OC5_SetConfig+0xc0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d003      	beq.n	8005bee <TIM_OC5_SetConfig+0x7a>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a13      	ldr	r2, [pc, #76]	; (8005c38 <TIM_OC5_SetConfig+0xc4>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d109      	bne.n	8005c02 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bf4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	021b      	lsls	r3, r3, #8
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	685a      	ldr	r2, [r3, #4]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	621a      	str	r2, [r3, #32]
}
 8005c1c:	bf00      	nop
 8005c1e:	371c      	adds	r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr
 8005c28:	40012c00 	.word	0x40012c00
 8005c2c:	40013400 	.word	0x40013400
 8005c30:	40014000 	.word	0x40014000
 8005c34:	40014400 	.word	0x40014400
 8005c38:	40014800 	.word	0x40014800

08005c3c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	021b      	lsls	r3, r3, #8
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	051b      	lsls	r3, r3, #20
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a18      	ldr	r2, [pc, #96]	; (8005cf4 <TIM_OC6_SetConfig+0xb8>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00f      	beq.n	8005cb8 <TIM_OC6_SetConfig+0x7c>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a17      	ldr	r2, [pc, #92]	; (8005cf8 <TIM_OC6_SetConfig+0xbc>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d00b      	beq.n	8005cb8 <TIM_OC6_SetConfig+0x7c>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a16      	ldr	r2, [pc, #88]	; (8005cfc <TIM_OC6_SetConfig+0xc0>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d007      	beq.n	8005cb8 <TIM_OC6_SetConfig+0x7c>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a15      	ldr	r2, [pc, #84]	; (8005d00 <TIM_OC6_SetConfig+0xc4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d003      	beq.n	8005cb8 <TIM_OC6_SetConfig+0x7c>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a14      	ldr	r2, [pc, #80]	; (8005d04 <TIM_OC6_SetConfig+0xc8>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d109      	bne.n	8005ccc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cbe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	029b      	lsls	r3, r3, #10
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	621a      	str	r2, [r3, #32]
}
 8005ce6:	bf00      	nop
 8005ce8:	371c      	adds	r7, #28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	40012c00 	.word	0x40012c00
 8005cf8:	40013400 	.word	0x40013400
 8005cfc:	40014000 	.word	0x40014000
 8005d00:	40014400 	.word	0x40014400
 8005d04:	40014800 	.word	0x40014800

08005d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6a1b      	ldr	r3, [r3, #32]
 8005d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	f023 0201 	bic.w	r2, r3, #1
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	011b      	lsls	r3, r3, #4
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f023 030a 	bic.w	r3, r3, #10
 8005d44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	621a      	str	r2, [r3, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	371c      	adds	r7, #28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b087      	sub	sp, #28
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	60f8      	str	r0, [r7, #12]
 8005d6e:	60b9      	str	r1, [r7, #8]
 8005d70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	f023 0210 	bic.w	r2, r3, #16
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	031b      	lsls	r3, r3, #12
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005da2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	011b      	lsls	r3, r3, #4
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	621a      	str	r2, [r3, #32]
}
 8005dba:	bf00      	nop
 8005dbc:	371c      	adds	r7, #28
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b085      	sub	sp, #20
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ddc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	f043 0307 	orr.w	r3, r3, #7
 8005de8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	609a      	str	r2, [r3, #8]
}
 8005df0:	bf00      	nop
 8005df2:	3714      	adds	r7, #20
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	021a      	lsls	r2, r3, #8
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	609a      	str	r2, [r3, #8]
}
 8005e30:	bf00      	nop
 8005e32:	371c      	adds	r7, #28
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f003 031f 	and.w	r3, r3, #31
 8005e4e:	2201      	movs	r2, #1
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a1a      	ldr	r2, [r3, #32]
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	401a      	ands	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1a      	ldr	r2, [r3, #32]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	f003 031f 	and.w	r3, r3, #31
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	fa01 f303 	lsl.w	r3, r1, r3
 8005e74:	431a      	orrs	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	621a      	str	r2, [r3, #32]
}
 8005e7a:	bf00      	nop
 8005e7c:	371c      	adds	r7, #28
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
	...

08005e88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d101      	bne.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	e068      	b.n	8005f72 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a2e      	ldr	r2, [pc, #184]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d004      	beq.n	8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a2d      	ldr	r2, [pc, #180]	; (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d108      	bne.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005eda:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a1e      	ldr	r2, [pc, #120]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d01d      	beq.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f12:	d018      	beq.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a1b      	ldr	r2, [pc, #108]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d013      	beq.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a1a      	ldr	r2, [pc, #104]	; (8005f8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d00e      	beq.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a18      	ldr	r2, [pc, #96]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d009      	beq.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a13      	ldr	r2, [pc, #76]	; (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d004      	beq.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a14      	ldr	r2, [pc, #80]	; (8005f94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d10c      	bne.n	8005f60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	68ba      	ldr	r2, [r7, #8]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40012c00 	.word	0x40012c00
 8005f84:	40013400 	.word	0x40013400
 8005f88:	40000400 	.word	0x40000400
 8005f8c:	40000800 	.word	0x40000800
 8005f90:	40000c00 	.word	0x40000c00
 8005f94:	40014000 	.word	0x40014000

08005f98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fb4:	bf00      	nop
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e042      	b.n	800606c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d106      	bne.n	8005ffe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7fb fb9b 	bl	8001734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2224      	movs	r2, #36	; 0x24
 8006002:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0201 	bic.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 fbba 	bl	8006790 <UART_SetConfig>
 800601c:	4603      	mov	r3, r0
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e022      	b.n	800606c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602a:	2b00      	cmp	r3, #0
 800602c:	d002      	beq.n	8006034 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 feaa 	bl	8006d88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006042:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689a      	ldr	r2, [r3, #8]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006052:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f042 0201 	orr.w	r2, r2, #1
 8006062:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 ff31 	bl	8006ecc <UART_CheckIdleState>
 800606a:	4603      	mov	r3, r0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3708      	adds	r7, #8
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b08a      	sub	sp, #40	; 0x28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	4613      	mov	r3, r2
 8006080:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006088:	2b20      	cmp	r3, #32
 800608a:	d142      	bne.n	8006112 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <HAL_UART_Receive_IT+0x24>
 8006092:	88fb      	ldrh	r3, [r7, #6]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e03b      	b.n	8006114 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d101      	bne.n	80060aa <HAL_UART_Receive_IT+0x36>
 80060a6:	2302      	movs	r3, #2
 80060a8:	e034      	b.n	8006114 <HAL_UART_Receive_IT+0xa0>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a17      	ldr	r2, [pc, #92]	; (800611c <HAL_UART_Receive_IT+0xa8>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d01f      	beq.n	8006102 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d018      	beq.n	8006102 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	e853 3f00 	ldrex	r3, [r3]
 80060dc:	613b      	str	r3, [r7, #16]
   return(result);
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80060e4:	627b      	str	r3, [r7, #36]	; 0x24
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ee:	623b      	str	r3, [r7, #32]
 80060f0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f2:	69f9      	ldr	r1, [r7, #28]
 80060f4:	6a3a      	ldr	r2, [r7, #32]
 80060f6:	e841 2300 	strex	r3, r2, [r1]
 80060fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1e6      	bne.n	80060d0 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006102:	88fb      	ldrh	r3, [r7, #6]
 8006104:	461a      	mov	r2, r3
 8006106:	68b9      	ldr	r1, [r7, #8]
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 fff3 	bl	80070f4 <UART_Start_Receive_IT>
 800610e:	4603      	mov	r3, r0
 8006110:	e000      	b.n	8006114 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006112:	2302      	movs	r3, #2
  }
}
 8006114:	4618      	mov	r0, r3
 8006116:	3728      	adds	r7, #40	; 0x28
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	40008000 	.word	0x40008000

08006120 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b0ba      	sub	sp, #232	; 0xe8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006146:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800614a:	f640 030f 	movw	r3, #2063	; 0x80f
 800614e:	4013      	ands	r3, r2
 8006150:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006154:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d11b      	bne.n	8006194 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800615c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b00      	cmp	r3, #0
 8006166:	d015      	beq.n	8006194 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d105      	bne.n	8006180 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d009      	beq.n	8006194 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 82d6 	beq.w	8006736 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	4798      	blx	r3
      }
      return;
 8006192:	e2d0      	b.n	8006736 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006194:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 811f 	beq.w	80063dc <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800619e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80061a2:	4b8b      	ldr	r3, [pc, #556]	; (80063d0 <HAL_UART_IRQHandler+0x2b0>)
 80061a4:	4013      	ands	r3, r2
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80061aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80061ae:	4b89      	ldr	r3, [pc, #548]	; (80063d4 <HAL_UART_IRQHandler+0x2b4>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f000 8112 	beq.w	80063dc <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80061b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d011      	beq.n	80061e8 <HAL_UART_IRQHandler+0xc8>
 80061c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00b      	beq.n	80061e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2201      	movs	r2, #1
 80061d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061de:	f043 0201 	orr.w	r2, r3, #1
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80061e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d011      	beq.n	8006218 <HAL_UART_IRQHandler+0xf8>
 80061f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00b      	beq.n	8006218 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2202      	movs	r2, #2
 8006206:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800620e:	f043 0204 	orr.w	r2, r3, #4
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b00      	cmp	r3, #0
 8006222:	d011      	beq.n	8006248 <HAL_UART_IRQHandler+0x128>
 8006224:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006228:	f003 0301 	and.w	r3, r3, #1
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00b      	beq.n	8006248 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2204      	movs	r2, #4
 8006236:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800623e:	f043 0202 	orr.w	r2, r3, #2
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800624c:	f003 0308 	and.w	r3, r3, #8
 8006250:	2b00      	cmp	r3, #0
 8006252:	d017      	beq.n	8006284 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d105      	bne.n	800626c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006260:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006264:	4b5a      	ldr	r3, [pc, #360]	; (80063d0 <HAL_UART_IRQHandler+0x2b0>)
 8006266:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00b      	beq.n	8006284 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2208      	movs	r2, #8
 8006272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800627a:	f043 0208 	orr.w	r2, r3, #8
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006288:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800628c:	2b00      	cmp	r3, #0
 800628e:	d012      	beq.n	80062b6 <HAL_UART_IRQHandler+0x196>
 8006290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006294:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00c      	beq.n	80062b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80062a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062ac:	f043 0220 	orr.w	r2, r3, #32
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f000 823c 	beq.w	800673a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80062c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062c6:	f003 0320 	and.w	r3, r3, #32
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d013      	beq.n	80062f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80062ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062d2:	f003 0320 	and.w	r3, r3, #32
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d105      	bne.n	80062e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80062da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d007      	beq.n	80062f6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630a:	2b40      	cmp	r3, #64	; 0x40
 800630c:	d005      	beq.n	800631a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800630e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006312:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006316:	2b00      	cmp	r3, #0
 8006318:	d04f      	beq.n	80063ba <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f001 f814 	bl	8007348 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800632a:	2b40      	cmp	r3, #64	; 0x40
 800632c:	d141      	bne.n	80063b2 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3308      	adds	r3, #8
 8006334:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800633c:	e853 3f00 	ldrex	r3, [r3]
 8006340:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800634c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3308      	adds	r3, #8
 8006356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800635a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800635e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1d9      	bne.n	800632e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d013      	beq.n	80063aa <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006386:	4a14      	ldr	r2, [pc, #80]	; (80063d8 <HAL_UART_IRQHandler+0x2b8>)
 8006388:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800638e:	4618      	mov	r0, r3
 8006390:	f7fb fe33 	bl	8001ffa <HAL_DMA_Abort_IT>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d017      	beq.n	80063ca <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800639e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80063a4:	4610      	mov	r0, r2
 80063a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a8:	e00f      	b.n	80063ca <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f9da 	bl	8006764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b0:	e00b      	b.n	80063ca <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f9d6 	bl	8006764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b8:	e007      	b.n	80063ca <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 f9d2 	bl	8006764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80063c8:	e1b7      	b.n	800673a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ca:	bf00      	nop
    return;
 80063cc:	e1b5      	b.n	800673a <HAL_UART_IRQHandler+0x61a>
 80063ce:	bf00      	nop
 80063d0:	10000001 	.word	0x10000001
 80063d4:	04000120 	.word	0x04000120
 80063d8:	08007415 	.word	0x08007415

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	f040 814a 	bne.w	800667a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80063e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063ea:	f003 0310 	and.w	r3, r3, #16
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 8143 	beq.w	800667a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80063f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063f8:	f003 0310 	and.w	r3, r3, #16
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 813c 	beq.w	800667a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2210      	movs	r2, #16
 8006408:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006414:	2b40      	cmp	r3, #64	; 0x40
 8006416:	f040 80b5 	bne.w	8006584 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006426:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 8187 	beq.w	800673e <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800643a:	429a      	cmp	r2, r3
 800643c:	f080 817f 	bcs.w	800673e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006446:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	f040 8086 	bne.w	8006568 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006464:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006468:	e853 3f00 	ldrex	r3, [r3]
 800646c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006470:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006474:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006478:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	461a      	mov	r2, r3
 8006482:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006486:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800648a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006492:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006496:	e841 2300 	strex	r3, r2, [r1]
 800649a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800649e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1da      	bne.n	800645c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	3308      	adds	r3, #8
 80064ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064b0:	e853 3f00 	ldrex	r3, [r3]
 80064b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80064b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80064b8:	f023 0301 	bic.w	r3, r3, #1
 80064bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	3308      	adds	r3, #8
 80064c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80064ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80064ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80064d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80064d6:	e841 2300 	strex	r3, r2, [r1]
 80064da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1e1      	bne.n	80064a6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	3308      	adds	r3, #8
 80064e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	3308      	adds	r3, #8
 8006502:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006506:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006508:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800650c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800650e:	e841 2300 	strex	r3, r2, [r1]
 8006512:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006514:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1e3      	bne.n	80064e2 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2220      	movs	r2, #32
 800651e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006536:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006538:	f023 0310 	bic.w	r3, r3, #16
 800653c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	461a      	mov	r2, r3
 8006546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800654a:	65bb      	str	r3, [r7, #88]	; 0x58
 800654c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006550:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006552:	e841 2300 	strex	r3, r2, [r1]
 8006556:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006558:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1e4      	bne.n	8006528 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006562:	4618      	mov	r0, r3
 8006564:	f7fb fced 	bl	8001f42 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006574:	b29b      	uxth	r3, r3
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	b29b      	uxth	r3, r3
 800657a:	4619      	mov	r1, r3
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f8fb 	bl	8006778 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006582:	e0dc      	b.n	800673e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006590:	b29b      	uxth	r3, r3
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800659e:	b29b      	uxth	r3, r3
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f000 80ce 	beq.w	8006742 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 80065a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 80c9 	beq.w	8006742 <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80065be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	461a      	mov	r2, r3
 80065ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065d2:	647b      	str	r3, [r7, #68]	; 0x44
 80065d4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065da:	e841 2300 	strex	r3, r2, [r1]
 80065de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1e4      	bne.n	80065b0 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3308      	adds	r3, #8
 80065ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f0:	e853 3f00 	ldrex	r3, [r3]
 80065f4:	623b      	str	r3, [r7, #32]
   return(result);
 80065f6:	6a3b      	ldr	r3, [r7, #32]
 80065f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065fc:	f023 0301 	bic.w	r3, r3, #1
 8006600:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3308      	adds	r3, #8
 800660a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800660e:	633a      	str	r2, [r7, #48]	; 0x30
 8006610:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006612:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006616:	e841 2300 	strex	r3, r2, [r1]
 800661a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800661c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e1      	bne.n	80065e6 <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2220      	movs	r2, #32
 8006626:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	e853 3f00 	ldrex	r3, [r3]
 8006642:	60fb      	str	r3, [r7, #12]
   return(result);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0310 	bic.w	r3, r3, #16
 800664a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	461a      	mov	r2, r3
 8006654:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006658:	61fb      	str	r3, [r7, #28]
 800665a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665c:	69b9      	ldr	r1, [r7, #24]
 800665e:	69fa      	ldr	r2, [r7, #28]
 8006660:	e841 2300 	strex	r3, r2, [r1]
 8006664:	617b      	str	r3, [r7, #20]
   return(result);
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e4      	bne.n	8006636 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800666c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006670:	4619      	mov	r1, r3
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f880 	bl	8006778 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006678:	e063      	b.n	8006742 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800667a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800667e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00e      	beq.n	80066a4 <HAL_UART_IRQHandler+0x584>
 8006686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800668a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d008      	beq.n	80066a4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800669a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f001 fb57 	bl	8007d50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80066a2:	e051      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80066a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d014      	beq.n	80066da <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80066b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d105      	bne.n	80066c8 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80066bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d008      	beq.n	80066da <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d03a      	beq.n	8006746 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	4798      	blx	r3
    }
    return;
 80066d8:	e035      	b.n	8006746 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80066da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d009      	beq.n	80066fa <HAL_UART_IRQHandler+0x5da>
 80066e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d003      	beq.n	80066fa <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fea4 	bl	8007440 <UART_EndTransmit_IT>
    return;
 80066f8:	e026      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80066fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d009      	beq.n	800671a <HAL_UART_IRQHandler+0x5fa>
 8006706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800670a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f001 fb30 	bl	8007d78 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006718:	e016      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800671a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800671e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d010      	beq.n	8006748 <HAL_UART_IRQHandler+0x628>
 8006726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800672a:	2b00      	cmp	r3, #0
 800672c:	da0c      	bge.n	8006748 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f001 fb18 	bl	8007d64 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006734:	e008      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
      return;
 8006736:	bf00      	nop
 8006738:	e006      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
    return;
 800673a:	bf00      	nop
 800673c:	e004      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
      return;
 800673e:	bf00      	nop
 8006740:	e002      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
      return;
 8006742:	bf00      	nop
 8006744:	e000      	b.n	8006748 <HAL_UART_IRQHandler+0x628>
    return;
 8006746:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006748:	37e8      	adds	r7, #232	; 0xe8
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop

08006750 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	460b      	mov	r3, r1
 8006782:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006784:	bf00      	nop
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006794:	b08c      	sub	sp, #48	; 0x30
 8006796:	af00      	add	r7, sp, #0
 8006798:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	431a      	orrs	r2, r3
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	431a      	orrs	r2, r3
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	4baa      	ldr	r3, [pc, #680]	; (8006a68 <UART_SetConfig+0x2d8>)
 80067c0:	4013      	ands	r3, r2
 80067c2:	697a      	ldr	r2, [r7, #20]
 80067c4:	6812      	ldr	r2, [r2, #0]
 80067c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067c8:	430b      	orrs	r3, r1
 80067ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a9f      	ldr	r2, [pc, #636]	; (8006a6c <UART_SetConfig+0x2dc>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d004      	beq.n	80067fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067f8:	4313      	orrs	r3, r2
 80067fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006806:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006810:	430b      	orrs	r3, r1
 8006812:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800681a:	f023 010f 	bic.w	r1, r3, #15
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a90      	ldr	r2, [pc, #576]	; (8006a70 <UART_SetConfig+0x2e0>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d125      	bne.n	8006880 <UART_SetConfig+0xf0>
 8006834:	4b8f      	ldr	r3, [pc, #572]	; (8006a74 <UART_SetConfig+0x2e4>)
 8006836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800683a:	f003 0303 	and.w	r3, r3, #3
 800683e:	2b03      	cmp	r3, #3
 8006840:	d81a      	bhi.n	8006878 <UART_SetConfig+0xe8>
 8006842:	a201      	add	r2, pc, #4	; (adr r2, 8006848 <UART_SetConfig+0xb8>)
 8006844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006848:	08006859 	.word	0x08006859
 800684c:	08006869 	.word	0x08006869
 8006850:	08006861 	.word	0x08006861
 8006854:	08006871 	.word	0x08006871
 8006858:	2301      	movs	r3, #1
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800685e:	e116      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006860:	2302      	movs	r3, #2
 8006862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006866:	e112      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006868:	2304      	movs	r3, #4
 800686a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800686e:	e10e      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006870:	2308      	movs	r3, #8
 8006872:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006876:	e10a      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006878:	2310      	movs	r3, #16
 800687a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800687e:	e106      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a7c      	ldr	r2, [pc, #496]	; (8006a78 <UART_SetConfig+0x2e8>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d138      	bne.n	80068fc <UART_SetConfig+0x16c>
 800688a:	4b7a      	ldr	r3, [pc, #488]	; (8006a74 <UART_SetConfig+0x2e4>)
 800688c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006890:	f003 030c 	and.w	r3, r3, #12
 8006894:	2b0c      	cmp	r3, #12
 8006896:	d82d      	bhi.n	80068f4 <UART_SetConfig+0x164>
 8006898:	a201      	add	r2, pc, #4	; (adr r2, 80068a0 <UART_SetConfig+0x110>)
 800689a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800689e:	bf00      	nop
 80068a0:	080068d5 	.word	0x080068d5
 80068a4:	080068f5 	.word	0x080068f5
 80068a8:	080068f5 	.word	0x080068f5
 80068ac:	080068f5 	.word	0x080068f5
 80068b0:	080068e5 	.word	0x080068e5
 80068b4:	080068f5 	.word	0x080068f5
 80068b8:	080068f5 	.word	0x080068f5
 80068bc:	080068f5 	.word	0x080068f5
 80068c0:	080068dd 	.word	0x080068dd
 80068c4:	080068f5 	.word	0x080068f5
 80068c8:	080068f5 	.word	0x080068f5
 80068cc:	080068f5 	.word	0x080068f5
 80068d0:	080068ed 	.word	0x080068ed
 80068d4:	2300      	movs	r3, #0
 80068d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068da:	e0d8      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80068dc:	2302      	movs	r3, #2
 80068de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068e2:	e0d4      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80068e4:	2304      	movs	r3, #4
 80068e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068ea:	e0d0      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80068ec:	2308      	movs	r3, #8
 80068ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068f2:	e0cc      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80068f4:	2310      	movs	r3, #16
 80068f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068fa:	e0c8      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a5e      	ldr	r2, [pc, #376]	; (8006a7c <UART_SetConfig+0x2ec>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d125      	bne.n	8006952 <UART_SetConfig+0x1c2>
 8006906:	4b5b      	ldr	r3, [pc, #364]	; (8006a74 <UART_SetConfig+0x2e4>)
 8006908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800690c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006910:	2b30      	cmp	r3, #48	; 0x30
 8006912:	d016      	beq.n	8006942 <UART_SetConfig+0x1b2>
 8006914:	2b30      	cmp	r3, #48	; 0x30
 8006916:	d818      	bhi.n	800694a <UART_SetConfig+0x1ba>
 8006918:	2b20      	cmp	r3, #32
 800691a:	d00a      	beq.n	8006932 <UART_SetConfig+0x1a2>
 800691c:	2b20      	cmp	r3, #32
 800691e:	d814      	bhi.n	800694a <UART_SetConfig+0x1ba>
 8006920:	2b00      	cmp	r3, #0
 8006922:	d002      	beq.n	800692a <UART_SetConfig+0x19a>
 8006924:	2b10      	cmp	r3, #16
 8006926:	d008      	beq.n	800693a <UART_SetConfig+0x1aa>
 8006928:	e00f      	b.n	800694a <UART_SetConfig+0x1ba>
 800692a:	2300      	movs	r3, #0
 800692c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006930:	e0ad      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006932:	2302      	movs	r3, #2
 8006934:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006938:	e0a9      	b.n	8006a8e <UART_SetConfig+0x2fe>
 800693a:	2304      	movs	r3, #4
 800693c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006940:	e0a5      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006942:	2308      	movs	r3, #8
 8006944:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006948:	e0a1      	b.n	8006a8e <UART_SetConfig+0x2fe>
 800694a:	2310      	movs	r3, #16
 800694c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006950:	e09d      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a4a      	ldr	r2, [pc, #296]	; (8006a80 <UART_SetConfig+0x2f0>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d125      	bne.n	80069a8 <UART_SetConfig+0x218>
 800695c:	4b45      	ldr	r3, [pc, #276]	; (8006a74 <UART_SetConfig+0x2e4>)
 800695e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006962:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006966:	2bc0      	cmp	r3, #192	; 0xc0
 8006968:	d016      	beq.n	8006998 <UART_SetConfig+0x208>
 800696a:	2bc0      	cmp	r3, #192	; 0xc0
 800696c:	d818      	bhi.n	80069a0 <UART_SetConfig+0x210>
 800696e:	2b80      	cmp	r3, #128	; 0x80
 8006970:	d00a      	beq.n	8006988 <UART_SetConfig+0x1f8>
 8006972:	2b80      	cmp	r3, #128	; 0x80
 8006974:	d814      	bhi.n	80069a0 <UART_SetConfig+0x210>
 8006976:	2b00      	cmp	r3, #0
 8006978:	d002      	beq.n	8006980 <UART_SetConfig+0x1f0>
 800697a:	2b40      	cmp	r3, #64	; 0x40
 800697c:	d008      	beq.n	8006990 <UART_SetConfig+0x200>
 800697e:	e00f      	b.n	80069a0 <UART_SetConfig+0x210>
 8006980:	2300      	movs	r3, #0
 8006982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006986:	e082      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006988:	2302      	movs	r3, #2
 800698a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800698e:	e07e      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006990:	2304      	movs	r3, #4
 8006992:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006996:	e07a      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006998:	2308      	movs	r3, #8
 800699a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800699e:	e076      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80069a0:	2310      	movs	r3, #16
 80069a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069a6:	e072      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a35      	ldr	r2, [pc, #212]	; (8006a84 <UART_SetConfig+0x2f4>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d12a      	bne.n	8006a08 <UART_SetConfig+0x278>
 80069b2:	4b30      	ldr	r3, [pc, #192]	; (8006a74 <UART_SetConfig+0x2e4>)
 80069b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069c0:	d01a      	beq.n	80069f8 <UART_SetConfig+0x268>
 80069c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069c6:	d81b      	bhi.n	8006a00 <UART_SetConfig+0x270>
 80069c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069cc:	d00c      	beq.n	80069e8 <UART_SetConfig+0x258>
 80069ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069d2:	d815      	bhi.n	8006a00 <UART_SetConfig+0x270>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d003      	beq.n	80069e0 <UART_SetConfig+0x250>
 80069d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069dc:	d008      	beq.n	80069f0 <UART_SetConfig+0x260>
 80069de:	e00f      	b.n	8006a00 <UART_SetConfig+0x270>
 80069e0:	2300      	movs	r3, #0
 80069e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069e6:	e052      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80069e8:	2302      	movs	r3, #2
 80069ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069ee:	e04e      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80069f0:	2304      	movs	r3, #4
 80069f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069f6:	e04a      	b.n	8006a8e <UART_SetConfig+0x2fe>
 80069f8:	2308      	movs	r3, #8
 80069fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80069fe:	e046      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a00:	2310      	movs	r3, #16
 8006a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a06:	e042      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a17      	ldr	r2, [pc, #92]	; (8006a6c <UART_SetConfig+0x2dc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d13a      	bne.n	8006a88 <UART_SetConfig+0x2f8>
 8006a12:	4b18      	ldr	r3, [pc, #96]	; (8006a74 <UART_SetConfig+0x2e4>)
 8006a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a20:	d01a      	beq.n	8006a58 <UART_SetConfig+0x2c8>
 8006a22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a26:	d81b      	bhi.n	8006a60 <UART_SetConfig+0x2d0>
 8006a28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a2c:	d00c      	beq.n	8006a48 <UART_SetConfig+0x2b8>
 8006a2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a32:	d815      	bhi.n	8006a60 <UART_SetConfig+0x2d0>
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d003      	beq.n	8006a40 <UART_SetConfig+0x2b0>
 8006a38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a3c:	d008      	beq.n	8006a50 <UART_SetConfig+0x2c0>
 8006a3e:	e00f      	b.n	8006a60 <UART_SetConfig+0x2d0>
 8006a40:	2300      	movs	r3, #0
 8006a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a46:	e022      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a48:	2302      	movs	r3, #2
 8006a4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a4e:	e01e      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a50:	2304      	movs	r3, #4
 8006a52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a56:	e01a      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a58:	2308      	movs	r3, #8
 8006a5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a5e:	e016      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a60:	2310      	movs	r3, #16
 8006a62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a66:	e012      	b.n	8006a8e <UART_SetConfig+0x2fe>
 8006a68:	cfff69f3 	.word	0xcfff69f3
 8006a6c:	40008000 	.word	0x40008000
 8006a70:	40013800 	.word	0x40013800
 8006a74:	40021000 	.word	0x40021000
 8006a78:	40004400 	.word	0x40004400
 8006a7c:	40004800 	.word	0x40004800
 8006a80:	40004c00 	.word	0x40004c00
 8006a84:	40005000 	.word	0x40005000
 8006a88:	2310      	movs	r3, #16
 8006a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4aae      	ldr	r2, [pc, #696]	; (8006d4c <UART_SetConfig+0x5bc>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	f040 8097 	bne.w	8006bc8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a9e:	2b08      	cmp	r3, #8
 8006aa0:	d823      	bhi.n	8006aea <UART_SetConfig+0x35a>
 8006aa2:	a201      	add	r2, pc, #4	; (adr r2, 8006aa8 <UART_SetConfig+0x318>)
 8006aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa8:	08006acd 	.word	0x08006acd
 8006aac:	08006aeb 	.word	0x08006aeb
 8006ab0:	08006ad5 	.word	0x08006ad5
 8006ab4:	08006aeb 	.word	0x08006aeb
 8006ab8:	08006adb 	.word	0x08006adb
 8006abc:	08006aeb 	.word	0x08006aeb
 8006ac0:	08006aeb 	.word	0x08006aeb
 8006ac4:	08006aeb 	.word	0x08006aeb
 8006ac8:	08006ae3 	.word	0x08006ae3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006acc:	f7fd f962 	bl	8003d94 <HAL_RCC_GetPCLK1Freq>
 8006ad0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ad2:	e010      	b.n	8006af6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ad4:	4b9e      	ldr	r3, [pc, #632]	; (8006d50 <UART_SetConfig+0x5c0>)
 8006ad6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ad8:	e00d      	b.n	8006af6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ada:	f7fd f8c3 	bl	8003c64 <HAL_RCC_GetSysClockFreq>
 8006ade:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ae0:	e009      	b.n	8006af6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ae6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ae8:	e005      	b.n	8006af6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006af4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 8130 	beq.w	8006d5e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	4a94      	ldr	r2, [pc, #592]	; (8006d54 <UART_SetConfig+0x5c4>)
 8006b04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b08:	461a      	mov	r2, r3
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b10:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	4613      	mov	r3, r2
 8006b18:	005b      	lsls	r3, r3, #1
 8006b1a:	4413      	add	r3, r2
 8006b1c:	69ba      	ldr	r2, [r7, #24]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d305      	bcc.n	8006b2e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b28:	69ba      	ldr	r2, [r7, #24]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d903      	bls.n	8006b36 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006b34:	e113      	b.n	8006d5e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b38:	2200      	movs	r2, #0
 8006b3a:	60bb      	str	r3, [r7, #8]
 8006b3c:	60fa      	str	r2, [r7, #12]
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b42:	4a84      	ldr	r2, [pc, #528]	; (8006d54 <UART_SetConfig+0x5c4>)
 8006b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	603b      	str	r3, [r7, #0]
 8006b4e:	607a      	str	r2, [r7, #4]
 8006b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b58:	f7f9 fb50 	bl	80001fc <__aeabi_uldivmod>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4610      	mov	r0, r2
 8006b62:	4619      	mov	r1, r3
 8006b64:	f04f 0200 	mov.w	r2, #0
 8006b68:	f04f 0300 	mov.w	r3, #0
 8006b6c:	020b      	lsls	r3, r1, #8
 8006b6e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b72:	0202      	lsls	r2, r0, #8
 8006b74:	6979      	ldr	r1, [r7, #20]
 8006b76:	6849      	ldr	r1, [r1, #4]
 8006b78:	0849      	lsrs	r1, r1, #1
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	4605      	mov	r5, r0
 8006b80:	eb12 0804 	adds.w	r8, r2, r4
 8006b84:	eb43 0905 	adc.w	r9, r3, r5
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	469a      	mov	sl, r3
 8006b90:	4693      	mov	fp, r2
 8006b92:	4652      	mov	r2, sl
 8006b94:	465b      	mov	r3, fp
 8006b96:	4640      	mov	r0, r8
 8006b98:	4649      	mov	r1, r9
 8006b9a:	f7f9 fb2f 	bl	80001fc <__aeabi_uldivmod>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ba6:	6a3b      	ldr	r3, [r7, #32]
 8006ba8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bac:	d308      	bcc.n	8006bc0 <UART_SetConfig+0x430>
 8006bae:	6a3b      	ldr	r3, [r7, #32]
 8006bb0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bb4:	d204      	bcs.n	8006bc0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6a3a      	ldr	r2, [r7, #32]
 8006bbc:	60da      	str	r2, [r3, #12]
 8006bbe:	e0ce      	b.n	8006d5e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006bc6:	e0ca      	b.n	8006d5e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	69db      	ldr	r3, [r3, #28]
 8006bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bd0:	d166      	bne.n	8006ca0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006bd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006bd6:	2b08      	cmp	r3, #8
 8006bd8:	d827      	bhi.n	8006c2a <UART_SetConfig+0x49a>
 8006bda:	a201      	add	r2, pc, #4	; (adr r2, 8006be0 <UART_SetConfig+0x450>)
 8006bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be0:	08006c05 	.word	0x08006c05
 8006be4:	08006c0d 	.word	0x08006c0d
 8006be8:	08006c15 	.word	0x08006c15
 8006bec:	08006c2b 	.word	0x08006c2b
 8006bf0:	08006c1b 	.word	0x08006c1b
 8006bf4:	08006c2b 	.word	0x08006c2b
 8006bf8:	08006c2b 	.word	0x08006c2b
 8006bfc:	08006c2b 	.word	0x08006c2b
 8006c00:	08006c23 	.word	0x08006c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c04:	f7fd f8c6 	bl	8003d94 <HAL_RCC_GetPCLK1Freq>
 8006c08:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c0a:	e014      	b.n	8006c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c0c:	f7fd f8d8 	bl	8003dc0 <HAL_RCC_GetPCLK2Freq>
 8006c10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c12:	e010      	b.n	8006c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c14:	4b4e      	ldr	r3, [pc, #312]	; (8006d50 <UART_SetConfig+0x5c0>)
 8006c16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c18:	e00d      	b.n	8006c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c1a:	f7fd f823 	bl	8003c64 <HAL_RCC_GetSysClockFreq>
 8006c1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c20:	e009      	b.n	8006c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c28:	e005      	b.n	8006c36 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006c34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 8090 	beq.w	8006d5e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c42:	4a44      	ldr	r2, [pc, #272]	; (8006d54 <UART_SetConfig+0x5c4>)
 8006c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c48:	461a      	mov	r2, r3
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c50:	005a      	lsls	r2, r3, #1
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	085b      	lsrs	r3, r3, #1
 8006c58:	441a      	add	r2, r3
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c62:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c64:	6a3b      	ldr	r3, [r7, #32]
 8006c66:	2b0f      	cmp	r3, #15
 8006c68:	d916      	bls.n	8006c98 <UART_SetConfig+0x508>
 8006c6a:	6a3b      	ldr	r3, [r7, #32]
 8006c6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c70:	d212      	bcs.n	8006c98 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c72:	6a3b      	ldr	r3, [r7, #32]
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	f023 030f 	bic.w	r3, r3, #15
 8006c7a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	085b      	lsrs	r3, r3, #1
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	8bfb      	ldrh	r3, [r7, #30]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	8bfa      	ldrh	r2, [r7, #30]
 8006c94:	60da      	str	r2, [r3, #12]
 8006c96:	e062      	b.n	8006d5e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006c9e:	e05e      	b.n	8006d5e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ca0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ca4:	2b08      	cmp	r3, #8
 8006ca6:	d828      	bhi.n	8006cfa <UART_SetConfig+0x56a>
 8006ca8:	a201      	add	r2, pc, #4	; (adr r2, 8006cb0 <UART_SetConfig+0x520>)
 8006caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cae:	bf00      	nop
 8006cb0:	08006cd5 	.word	0x08006cd5
 8006cb4:	08006cdd 	.word	0x08006cdd
 8006cb8:	08006ce5 	.word	0x08006ce5
 8006cbc:	08006cfb 	.word	0x08006cfb
 8006cc0:	08006ceb 	.word	0x08006ceb
 8006cc4:	08006cfb 	.word	0x08006cfb
 8006cc8:	08006cfb 	.word	0x08006cfb
 8006ccc:	08006cfb 	.word	0x08006cfb
 8006cd0:	08006cf3 	.word	0x08006cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cd4:	f7fd f85e 	bl	8003d94 <HAL_RCC_GetPCLK1Freq>
 8006cd8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006cda:	e014      	b.n	8006d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cdc:	f7fd f870 	bl	8003dc0 <HAL_RCC_GetPCLK2Freq>
 8006ce0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ce2:	e010      	b.n	8006d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ce4:	4b1a      	ldr	r3, [pc, #104]	; (8006d50 <UART_SetConfig+0x5c0>)
 8006ce6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ce8:	e00d      	b.n	8006d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cea:	f7fc ffbb 	bl	8003c64 <HAL_RCC_GetSysClockFreq>
 8006cee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006cf0:	e009      	b.n	8006d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cf6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006cf8:	e005      	b.n	8006d06 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006d04:	bf00      	nop
    }

    if (pclk != 0U)
 8006d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d028      	beq.n	8006d5e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d10:	4a10      	ldr	r2, [pc, #64]	; (8006d54 <UART_SetConfig+0x5c4>)
 8006d12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d16:	461a      	mov	r2, r3
 8006d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	085b      	lsrs	r3, r3, #1
 8006d24:	441a      	add	r2, r3
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d2e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d30:	6a3b      	ldr	r3, [r7, #32]
 8006d32:	2b0f      	cmp	r3, #15
 8006d34:	d910      	bls.n	8006d58 <UART_SetConfig+0x5c8>
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d3c:	d20c      	bcs.n	8006d58 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d3e:	6a3b      	ldr	r3, [r7, #32]
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	60da      	str	r2, [r3, #12]
 8006d48:	e009      	b.n	8006d5e <UART_SetConfig+0x5ce>
 8006d4a:	bf00      	nop
 8006d4c:	40008000 	.word	0x40008000
 8006d50:	00f42400 	.word	0x00f42400
 8006d54:	0800d074 	.word	0x0800d074
      }
      else
      {
        ret = HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	2200      	movs	r2, #0
 8006d72:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	2200      	movs	r2, #0
 8006d78:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006d7a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3730      	adds	r7, #48	; 0x30
 8006d82:	46bd      	mov	sp, r7
 8006d84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006d88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00a      	beq.n	8006db2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	430a      	orrs	r2, r1
 8006db0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00a      	beq.n	8006dd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	430a      	orrs	r2, r1
 8006dd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d00a      	beq.n	8006df6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	430a      	orrs	r2, r1
 8006df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dfa:	f003 0308 	and.w	r3, r3, #8
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d00a      	beq.n	8006e18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	430a      	orrs	r2, r1
 8006e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e1c:	f003 0310 	and.w	r3, r3, #16
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d00a      	beq.n	8006e3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3e:	f003 0320 	and.w	r3, r3, #32
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d00a      	beq.n	8006e5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d01a      	beq.n	8006e9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e86:	d10a      	bne.n	8006e9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	430a      	orrs	r2, r1
 8006e9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00a      	beq.n	8006ec0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	605a      	str	r2, [r3, #4]
  }
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006edc:	f7fa fef0 	bl	8001cc0 <HAL_GetTick>
 8006ee0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0308 	and.w	r3, r3, #8
 8006eec:	2b08      	cmp	r3, #8
 8006eee:	d10e      	bne.n	8006f0e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ef0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ef4:	9300      	str	r3, [sp, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f82f 	bl	8006f62 <UART_WaitOnFlagUntilTimeout>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d001      	beq.n	8006f0e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e025      	b.n	8006f5a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0304 	and.w	r3, r3, #4
 8006f18:	2b04      	cmp	r3, #4
 8006f1a:	d10e      	bne.n	8006f3a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 f819 	bl	8006f62 <UART_WaitOnFlagUntilTimeout>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e00f      	b.n	8006f5a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2220      	movs	r2, #32
 8006f46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b09c      	sub	sp, #112	; 0x70
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	60f8      	str	r0, [r7, #12]
 8006f6a:	60b9      	str	r1, [r7, #8]
 8006f6c:	603b      	str	r3, [r7, #0]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f72:	e0a9      	b.n	80070c8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f7a:	f000 80a5 	beq.w	80070c8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f7e:	f7fa fe9f 	bl	8001cc0 <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d302      	bcc.n	8006f94 <UART_WaitOnFlagUntilTimeout+0x32>
 8006f8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d140      	bne.n	8007016 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f9c:	e853 3f00 	ldrex	r3, [r3]
 8006fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006fa8:	667b      	str	r3, [r7, #100]	; 0x64
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006fb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fb4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fb8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006fba:	e841 2300 	strex	r3, r2, [r1]
 8006fbe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006fc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d1e6      	bne.n	8006f94 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3308      	adds	r3, #8
 8006fcc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fd0:	e853 3f00 	ldrex	r3, [r3]
 8006fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd8:	f023 0301 	bic.w	r3, r3, #1
 8006fdc:	663b      	str	r3, [r7, #96]	; 0x60
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	3308      	adds	r3, #8
 8006fe4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006fe6:	64ba      	str	r2, [r7, #72]	; 0x48
 8006fe8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006fec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fee:	e841 2300 	strex	r3, r2, [r1]
 8006ff2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006ff4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e5      	bne.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2220      	movs	r2, #32
 8007006:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e069      	b.n	80070ea <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	2b00      	cmp	r3, #0
 8007022:	d051      	beq.n	80070c8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800702e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007032:	d149      	bne.n	80070c8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800703c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007046:	e853 3f00 	ldrex	r3, [r3]
 800704a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800704c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007052:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	461a      	mov	r2, r3
 800705a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800705c:	637b      	str	r3, [r7, #52]	; 0x34
 800705e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007060:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007062:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007064:	e841 2300 	strex	r3, r2, [r1]
 8007068:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800706a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800706c:	2b00      	cmp	r3, #0
 800706e:	d1e6      	bne.n	800703e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	3308      	adds	r3, #8
 8007076:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	e853 3f00 	ldrex	r3, [r3]
 800707e:	613b      	str	r3, [r7, #16]
   return(result);
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f023 0301 	bic.w	r3, r3, #1
 8007086:	66bb      	str	r3, [r7, #104]	; 0x68
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3308      	adds	r3, #8
 800708e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007090:	623a      	str	r2, [r7, #32]
 8007092:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007094:	69f9      	ldr	r1, [r7, #28]
 8007096:	6a3a      	ldr	r2, [r7, #32]
 8007098:	e841 2300 	strex	r3, r2, [r1]
 800709c:	61bb      	str	r3, [r7, #24]
   return(result);
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1e5      	bne.n	8007070 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2220      	movs	r2, #32
 80070a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2220      	movs	r2, #32
 80070b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2220      	movs	r2, #32
 80070b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e010      	b.n	80070ea <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	69da      	ldr	r2, [r3, #28]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	4013      	ands	r3, r2
 80070d2:	68ba      	ldr	r2, [r7, #8]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	bf0c      	ite	eq
 80070d8:	2301      	moveq	r3, #1
 80070da:	2300      	movne	r3, #0
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	461a      	mov	r2, r3
 80070e0:	79fb      	ldrb	r3, [r7, #7]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	f43f af46 	beq.w	8006f74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3770      	adds	r7, #112	; 0x70
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
	...

080070f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b0a3      	sub	sp, #140	; 0x8c
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	4613      	mov	r3, r2
 8007100:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	88fa      	ldrh	r2, [r7, #6]
 800710c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	88fa      	ldrh	r2, [r7, #6]
 8007114:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007126:	d10e      	bne.n	8007146 <UART_Start_Receive_IT+0x52>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d105      	bne.n	800713c <UART_Start_Receive_IT+0x48>
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007136:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800713a:	e02d      	b.n	8007198 <UART_Start_Receive_IT+0xa4>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	22ff      	movs	r2, #255	; 0xff
 8007140:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007144:	e028      	b.n	8007198 <UART_Start_Receive_IT+0xa4>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10d      	bne.n	800716a <UART_Start_Receive_IT+0x76>
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d104      	bne.n	8007160 <UART_Start_Receive_IT+0x6c>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	22ff      	movs	r2, #255	; 0xff
 800715a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800715e:	e01b      	b.n	8007198 <UART_Start_Receive_IT+0xa4>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	227f      	movs	r2, #127	; 0x7f
 8007164:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007168:	e016      	b.n	8007198 <UART_Start_Receive_IT+0xa4>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007172:	d10d      	bne.n	8007190 <UART_Start_Receive_IT+0x9c>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d104      	bne.n	8007186 <UART_Start_Receive_IT+0x92>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	227f      	movs	r2, #127	; 0x7f
 8007180:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007184:	e008      	b.n	8007198 <UART_Start_Receive_IT+0xa4>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	223f      	movs	r2, #63	; 0x3f
 800718a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800718e:	e003      	b.n	8007198 <UART_Start_Receive_IT+0xa4>
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2222      	movs	r2, #34	; 0x22
 80071a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	3308      	adds	r3, #8
 80071ae:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071b2:	e853 3f00 	ldrex	r3, [r3]
 80071b6:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80071b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071ba:	f043 0301 	orr.w	r3, r3, #1
 80071be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3308      	adds	r3, #8
 80071c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80071cc:	673a      	str	r2, [r7, #112]	; 0x70
 80071ce:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80071d2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80071d4:	e841 2300 	strex	r3, r2, [r1]
 80071d8:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80071da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1e3      	bne.n	80071a8 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071e8:	d153      	bne.n	8007292 <UART_Start_Receive_IT+0x19e>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80071f0:	88fa      	ldrh	r2, [r7, #6]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d34d      	bcc.n	8007292 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071fe:	d107      	bne.n	8007210 <UART_Start_Receive_IT+0x11c>
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d103      	bne.n	8007210 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	4a4b      	ldr	r2, [pc, #300]	; (8007338 <UART_Start_Receive_IT+0x244>)
 800720c:	671a      	str	r2, [r3, #112]	; 0x70
 800720e:	e002      	b.n	8007216 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4a4a      	ldr	r2, [pc, #296]	; (800733c <UART_Start_Receive_IT+0x248>)
 8007214:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d01a      	beq.n	800725c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800722e:	e853 3f00 	ldrex	r3, [r3]
 8007232:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007234:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800723a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	461a      	mov	r2, r3
 8007244:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007248:	65fb      	str	r3, [r7, #92]	; 0x5c
 800724a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800724e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007250:	e841 2300 	strex	r3, r2, [r1]
 8007254:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007256:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1e4      	bne.n	8007226 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	3308      	adds	r3, #8
 8007262:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007266:	e853 3f00 	ldrex	r3, [r3]
 800726a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800726c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007272:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	3308      	adds	r3, #8
 800727a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800727c:	64ba      	str	r2, [r7, #72]	; 0x48
 800727e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007280:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007282:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007284:	e841 2300 	strex	r3, r2, [r1]
 8007288:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800728a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1e5      	bne.n	800725c <UART_Start_Receive_IT+0x168>
 8007290:	e04a      	b.n	8007328 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800729a:	d107      	bne.n	80072ac <UART_Start_Receive_IT+0x1b8>
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d103      	bne.n	80072ac <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4a26      	ldr	r2, [pc, #152]	; (8007340 <UART_Start_Receive_IT+0x24c>)
 80072a8:	671a      	str	r2, [r3, #112]	; 0x70
 80072aa:	e002      	b.n	80072b2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4a25      	ldr	r2, [pc, #148]	; (8007344 <UART_Start_Receive_IT+0x250>)
 80072b0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	691b      	ldr	r3, [r3, #16]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d019      	beq.n	80072f6 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ca:	e853 3f00 	ldrex	r3, [r3]
 80072ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80072d6:	677b      	str	r3, [r7, #116]	; 0x74
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	461a      	mov	r2, r3
 80072de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072e0:	637b      	str	r3, [r7, #52]	; 0x34
 80072e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072e8:	e841 2300 	strex	r3, r2, [r1]
 80072ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80072ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e6      	bne.n	80072c2 <UART_Start_Receive_IT+0x1ce>
 80072f4:	e018      	b.n	8007328 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	e853 3f00 	ldrex	r3, [r3]
 8007302:	613b      	str	r3, [r7, #16]
   return(result);
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	f043 0320 	orr.w	r3, r3, #32
 800730a:	67bb      	str	r3, [r7, #120]	; 0x78
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	461a      	mov	r2, r3
 8007312:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007314:	623b      	str	r3, [r7, #32]
 8007316:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007318:	69f9      	ldr	r1, [r7, #28]
 800731a:	6a3a      	ldr	r2, [r7, #32]
 800731c:	e841 2300 	strex	r3, r2, [r1]
 8007320:	61bb      	str	r3, [r7, #24]
   return(result);
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1e6      	bne.n	80072f6 <UART_Start_Receive_IT+0x202>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	378c      	adds	r7, #140	; 0x8c
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	08007a51 	.word	0x08007a51
 800733c:	08007759 	.word	0x08007759
 8007340:	080075f7 	.word	0x080075f7
 8007344:	08007497 	.word	0x08007497

08007348 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007348:	b480      	push	{r7}
 800734a:	b095      	sub	sp, #84	; 0x54
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007360:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007364:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	461a      	mov	r2, r3
 800736c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800736e:	643b      	str	r3, [r7, #64]	; 0x40
 8007370:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007372:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007374:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007376:	e841 2300 	strex	r3, r2, [r1]
 800737a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800737c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1e6      	bne.n	8007350 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3308      	adds	r3, #8
 8007388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	e853 3f00 	ldrex	r3, [r3]
 8007390:	61fb      	str	r3, [r7, #28]
   return(result);
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007398:	f023 0301 	bic.w	r3, r3, #1
 800739c:	64bb      	str	r3, [r7, #72]	; 0x48
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3308      	adds	r3, #8
 80073a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80073a8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e3      	bne.n	8007382 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d118      	bne.n	80073f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	e853 3f00 	ldrex	r3, [r3]
 80073ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	f023 0310 	bic.w	r3, r3, #16
 80073d6:	647b      	str	r3, [r7, #68]	; 0x44
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	461a      	mov	r2, r3
 80073de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073e0:	61bb      	str	r3, [r7, #24]
 80073e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e4:	6979      	ldr	r1, [r7, #20]
 80073e6:	69ba      	ldr	r2, [r7, #24]
 80073e8:	e841 2300 	strex	r3, r2, [r1]
 80073ec:	613b      	str	r3, [r7, #16]
   return(result);
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1e6      	bne.n	80073c2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2220      	movs	r2, #32
 80073f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	671a      	str	r2, [r3, #112]	; 0x70
}
 8007408:	bf00      	nop
 800740a:	3754      	adds	r7, #84	; 0x54
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007420:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f7ff f996 	bl	8006764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b088      	sub	sp, #32
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	e853 3f00 	ldrex	r3, [r3]
 8007454:	60bb      	str	r3, [r7, #8]
   return(result);
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800745c:	61fb      	str	r3, [r7, #28]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	461a      	mov	r2, r3
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	61bb      	str	r3, [r7, #24]
 8007468:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746a:	6979      	ldr	r1, [r7, #20]
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	e841 2300 	strex	r3, r2, [r1]
 8007472:	613b      	str	r3, [r7, #16]
   return(result);
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1e6      	bne.n	8007448 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2220      	movs	r2, #32
 800747e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f7ff f961 	bl	8006750 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800748e:	bf00      	nop
 8007490:	3720      	adds	r7, #32
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b096      	sub	sp, #88	; 0x58
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80074a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074ae:	2b22      	cmp	r3, #34	; 0x22
 80074b0:	f040 8095 	bne.w	80075de <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ba:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80074be:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80074c2:	b2d9      	uxtb	r1, r3
 80074c4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80074c8:	b2da      	uxtb	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074ce:	400a      	ands	r2, r1
 80074d0:	b2d2      	uxtb	r2, r2
 80074d2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074d8:	1c5a      	adds	r2, r3, #1
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	3b01      	subs	r3, #1
 80074e8:	b29a      	uxth	r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d178      	bne.n	80075ee <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800750a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800750c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007510:	653b      	str	r3, [r7, #80]	; 0x50
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	461a      	mov	r2, r3
 8007518:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800751a:	647b      	str	r3, [r7, #68]	; 0x44
 800751c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007520:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007522:	e841 2300 	strex	r3, r2, [r1]
 8007526:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1e6      	bne.n	80074fc <UART_RxISR_8BIT+0x66>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3308      	adds	r3, #8
 8007534:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	e853 3f00 	ldrex	r3, [r3]
 800753c:	623b      	str	r3, [r7, #32]
   return(result);
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	f023 0301 	bic.w	r3, r3, #1
 8007544:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	3308      	adds	r3, #8
 800754c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800754e:	633a      	str	r2, [r7, #48]	; 0x30
 8007550:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007552:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007556:	e841 2300 	strex	r3, r2, [r1]
 800755a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800755c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1e5      	bne.n	800752e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2220      	movs	r2, #32
 8007566:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007574:	2b01      	cmp	r3, #1
 8007576:	d12e      	bne.n	80075d6 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	60fb      	str	r3, [r7, #12]
   return(result);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f023 0310 	bic.w	r3, r3, #16
 8007592:	64bb      	str	r3, [r7, #72]	; 0x48
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	461a      	mov	r2, r3
 800759a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800759c:	61fb      	str	r3, [r7, #28]
 800759e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a0:	69b9      	ldr	r1, [r7, #24]
 80075a2:	69fa      	ldr	r2, [r7, #28]
 80075a4:	e841 2300 	strex	r3, r2, [r1]
 80075a8:	617b      	str	r3, [r7, #20]
   return(result);
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e6      	bne.n	800757e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	69db      	ldr	r3, [r3, #28]
 80075b6:	f003 0310 	and.w	r3, r3, #16
 80075ba:	2b10      	cmp	r3, #16
 80075bc:	d103      	bne.n	80075c6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2210      	movs	r2, #16
 80075c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7ff f8d2 	bl	8006778 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075d4:	e00b      	b.n	80075ee <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f7f9 fea4 	bl	8001324 <HAL_UART_RxCpltCallback>
}
 80075dc:	e007      	b.n	80075ee <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	699a      	ldr	r2, [r3, #24]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f042 0208 	orr.w	r2, r2, #8
 80075ec:	619a      	str	r2, [r3, #24]
}
 80075ee:	bf00      	nop
 80075f0:	3758      	adds	r7, #88	; 0x58
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}

080075f6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80075f6:	b580      	push	{r7, lr}
 80075f8:	b096      	sub	sp, #88	; 0x58
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007604:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800760e:	2b22      	cmp	r3, #34	; 0x22
 8007610:	f040 8095 	bne.w	800773e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007622:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007624:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007628:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800762c:	4013      	ands	r3, r2
 800762e:	b29a      	uxth	r2, r3
 8007630:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007632:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007638:	1c9a      	adds	r2, r3, #2
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007656:	b29b      	uxth	r3, r3
 8007658:	2b00      	cmp	r3, #0
 800765a:	d178      	bne.n	800774e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800766a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007670:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	461a      	mov	r2, r3
 8007678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800767a:	643b      	str	r3, [r7, #64]	; 0x40
 800767c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007680:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007682:	e841 2300 	strex	r3, r2, [r1]
 8007686:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1e6      	bne.n	800765c <UART_RxISR_16BIT+0x66>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3308      	adds	r3, #8
 8007694:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007696:	6a3b      	ldr	r3, [r7, #32]
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	61fb      	str	r3, [r7, #28]
   return(result);
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	f023 0301 	bic.w	r3, r3, #1
 80076a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	3308      	adds	r3, #8
 80076ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80076b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1e5      	bne.n	800768e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2220      	movs	r2, #32
 80076c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d12e      	bne.n	8007736 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	e853 3f00 	ldrex	r3, [r3]
 80076ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	f023 0310 	bic.w	r3, r3, #16
 80076f2:	647b      	str	r3, [r7, #68]	; 0x44
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	461a      	mov	r2, r3
 80076fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076fc:	61bb      	str	r3, [r7, #24]
 80076fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	6979      	ldr	r1, [r7, #20]
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	e841 2300 	strex	r3, r2, [r1]
 8007708:	613b      	str	r3, [r7, #16]
   return(result);
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1e6      	bne.n	80076de <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	69db      	ldr	r3, [r3, #28]
 8007716:	f003 0310 	and.w	r3, r3, #16
 800771a:	2b10      	cmp	r3, #16
 800771c:	d103      	bne.n	8007726 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2210      	movs	r2, #16
 8007724:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800772c:	4619      	mov	r1, r3
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7ff f822 	bl	8006778 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007734:	e00b      	b.n	800774e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7f9 fdf4 	bl	8001324 <HAL_UART_RxCpltCallback>
}
 800773c:	e007      	b.n	800774e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	699a      	ldr	r2, [r3, #24]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f042 0208 	orr.w	r2, r2, #8
 800774c:	619a      	str	r2, [r3, #24]
}
 800774e:	bf00      	nop
 8007750:	3758      	adds	r7, #88	; 0x58
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
	...

08007758 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b0a6      	sub	sp, #152	; 0x98
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007766:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69db      	ldr	r3, [r3, #28]
 8007770:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800778e:	2b22      	cmp	r3, #34	; 0x22
 8007790:	f040 814f 	bne.w	8007a32 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800779a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800779e:	e0f6      	b.n	800798e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80077aa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80077ae:	b2d9      	uxtb	r1, r3
 80077b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80077b4:	b2da      	uxtb	r2, r3
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077ba:	400a      	ands	r2, r1
 80077bc:	b2d2      	uxtb	r2, r2
 80077be:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077c4:	1c5a      	adds	r2, r3, #1
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	3b01      	subs	r3, #1
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	69db      	ldr	r3, [r3, #28]
 80077e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80077e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80077ea:	f003 0307 	and.w	r3, r3, #7
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d053      	beq.n	800789a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80077f6:	f003 0301 	and.w	r3, r3, #1
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d011      	beq.n	8007822 <UART_RxISR_8BIT_FIFOEN+0xca>
 80077fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007806:	2b00      	cmp	r3, #0
 8007808:	d00b      	beq.n	8007822 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2201      	movs	r2, #1
 8007810:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007818:	f043 0201 	orr.w	r2, r3, #1
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007822:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007826:	f003 0302 	and.w	r3, r3, #2
 800782a:	2b00      	cmp	r3, #0
 800782c:	d011      	beq.n	8007852 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800782e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007832:	f003 0301 	and.w	r3, r3, #1
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00b      	beq.n	8007852 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2202      	movs	r2, #2
 8007840:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007848:	f043 0204 	orr.w	r2, r3, #4
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007852:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007856:	f003 0304 	and.w	r3, r3, #4
 800785a:	2b00      	cmp	r3, #0
 800785c:	d011      	beq.n	8007882 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800785e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00b      	beq.n	8007882 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2204      	movs	r2, #4
 8007870:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007878:	f043 0202 	orr.w	r2, r3, #2
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007888:	2b00      	cmp	r3, #0
 800788a:	d006      	beq.n	800789a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7fe ff69 	bl	8006764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d173      	bne.n	800798e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80078ae:	e853 3f00 	ldrex	r3, [r3]
 80078b2:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80078b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80078c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80078ca:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078cc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80078ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80078d0:	e841 2300 	strex	r3, r2, [r1]
 80078d4:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80078d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d1e4      	bne.n	80078a6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3308      	adds	r3, #8
 80078e2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078e6:	e853 3f00 	ldrex	r3, [r3]
 80078ea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80078ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078f2:	f023 0301 	bic.w	r3, r3, #1
 80078f6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3308      	adds	r3, #8
 80078fe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007900:	657a      	str	r2, [r7, #84]	; 0x54
 8007902:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007904:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007906:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007908:	e841 2300 	strex	r3, r2, [r1]
 800790c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800790e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1e3      	bne.n	80078dc <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2220      	movs	r2, #32
 8007918:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007926:	2b01      	cmp	r3, #1
 8007928:	d12e      	bne.n	8007988 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007938:	e853 3f00 	ldrex	r3, [r3]
 800793c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800793e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007940:	f023 0310 	bic.w	r3, r3, #16
 8007944:	67bb      	str	r3, [r7, #120]	; 0x78
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	461a      	mov	r2, r3
 800794c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800794e:	643b      	str	r3, [r7, #64]	; 0x40
 8007950:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007952:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007954:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007956:	e841 2300 	strex	r3, r2, [r1]
 800795a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800795c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1e6      	bne.n	8007930 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	f003 0310 	and.w	r3, r3, #16
 800796c:	2b10      	cmp	r3, #16
 800796e:	d103      	bne.n	8007978 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2210      	movs	r2, #16
 8007976:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800797e:	4619      	mov	r1, r3
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7fe fef9 	bl	8006778 <HAL_UARTEx_RxEventCallback>
 8007986:	e002      	b.n	800798e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f7f9 fccb 	bl	8001324 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800798e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007992:	2b00      	cmp	r3, #0
 8007994:	d006      	beq.n	80079a4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8007996:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800799a:	f003 0320 	and.w	r3, r3, #32
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f47f aefe 	bne.w	80077a0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80079aa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80079ae:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d045      	beq.n	8007a42 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80079bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d23e      	bcs.n	8007a42 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3308      	adds	r3, #8
 80079ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079cc:	6a3b      	ldr	r3, [r7, #32]
 80079ce:	e853 3f00 	ldrex	r3, [r3]
 80079d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079da:	673b      	str	r3, [r7, #112]	; 0x70
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	3308      	adds	r3, #8
 80079e2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80079e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80079e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079ec:	e841 2300 	strex	r3, r2, [r1]
 80079f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1e5      	bne.n	80079c4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a14      	ldr	r2, [pc, #80]	; (8007a4c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80079fc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	e853 3f00 	ldrex	r3, [r3]
 8007a0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	f043 0320 	orr.w	r3, r3, #32
 8007a12:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a1c:	61bb      	str	r3, [r7, #24]
 8007a1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a20:	6979      	ldr	r1, [r7, #20]
 8007a22:	69ba      	ldr	r2, [r7, #24]
 8007a24:	e841 2300 	strex	r3, r2, [r1]
 8007a28:	613b      	str	r3, [r7, #16]
   return(result);
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1e6      	bne.n	80079fe <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a30:	e007      	b.n	8007a42 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	699a      	ldr	r2, [r3, #24]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f042 0208 	orr.w	r2, r2, #8
 8007a40:	619a      	str	r2, [r3, #24]
}
 8007a42:	bf00      	nop
 8007a44:	3798      	adds	r7, #152	; 0x98
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	08007497 	.word	0x08007497

08007a50 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b0a8      	sub	sp, #160	; 0xa0
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007a5e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	69db      	ldr	r3, [r3, #28]
 8007a68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a86:	2b22      	cmp	r3, #34	; 0x22
 8007a88:	f040 8153 	bne.w	8007d32 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007a92:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a96:	e0fa      	b.n	8007c8e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aa6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8007aaa:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8007aae:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007aba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ac0:	1c9a      	adds	r2, r3, #2
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007ae2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ae6:	f003 0307 	and.w	r3, r3, #7
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d053      	beq.n	8007b96 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007aee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007af2:	f003 0301 	and.w	r3, r3, #1
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d011      	beq.n	8007b1e <UART_RxISR_16BIT_FIFOEN+0xce>
 8007afa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00b      	beq.n	8007b1e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b14:	f043 0201 	orr.w	r2, r3, #1
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b22:	f003 0302 	and.w	r3, r3, #2
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d011      	beq.n	8007b4e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007b2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d00b      	beq.n	8007b4e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b44:	f043 0204 	orr.w	r2, r3, #4
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b52:	f003 0304 	and.w	r3, r3, #4
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d011      	beq.n	8007b7e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007b5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b5e:	f003 0301 	and.w	r3, r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00b      	beq.n	8007b7e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2204      	movs	r2, #4
 8007b6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b74:	f043 0202 	orr.w	r2, r3, #2
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d006      	beq.n	8007b96 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f7fe fdeb 	bl	8006764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d175      	bne.n	8007c8e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007baa:	e853 3f00 	ldrex	r3, [r3]
 8007bae:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007bb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007bb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007bc4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bc6:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007bca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007bcc:	e841 2300 	strex	r3, r2, [r1]
 8007bd0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007bd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1e4      	bne.n	8007ba2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	3308      	adds	r3, #8
 8007bde:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007be2:	e853 3f00 	ldrex	r3, [r3]
 8007be6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bee:	f023 0301 	bic.w	r3, r3, #1
 8007bf2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	3308      	adds	r3, #8
 8007bfc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007c00:	65ba      	str	r2, [r7, #88]	; 0x58
 8007c02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c08:	e841 2300 	strex	r3, r2, [r1]
 8007c0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1e1      	bne.n	8007bd8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2220      	movs	r2, #32
 8007c18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d12e      	bne.n	8007c88 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c38:	e853 3f00 	ldrex	r3, [r3]
 8007c3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c40:	f023 0310 	bic.w	r3, r3, #16
 8007c44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007c4e:	647b      	str	r3, [r7, #68]	; 0x44
 8007c50:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c56:	e841 2300 	strex	r3, r2, [r1]
 8007c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1e6      	bne.n	8007c30 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	f003 0310 	and.w	r3, r3, #16
 8007c6c:	2b10      	cmp	r3, #16
 8007c6e:	d103      	bne.n	8007c78 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2210      	movs	r2, #16
 8007c76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c7e:	4619      	mov	r1, r3
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7fe fd79 	bl	8006778 <HAL_UARTEx_RxEventCallback>
 8007c86:	e002      	b.n	8007c8e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7f9 fb4b 	bl	8001324 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d006      	beq.n	8007ca4 <UART_RxISR_16BIT_FIFOEN+0x254>
 8007c96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007c9a:	f003 0320 	and.w	r3, r3, #32
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f47f aefa 	bne.w	8007a98 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007caa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007cae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d045      	beq.n	8007d42 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007cbc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d23e      	bcs.n	8007d42 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3308      	adds	r3, #8
 8007cca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cce:	e853 3f00 	ldrex	r3, [r3]
 8007cd2:	623b      	str	r3, [r7, #32]
   return(result);
 8007cd4:	6a3b      	ldr	r3, [r7, #32]
 8007cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cda:	677b      	str	r3, [r7, #116]	; 0x74
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007ce4:	633a      	str	r2, [r7, #48]	; 0x30
 8007ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cec:	e841 2300 	strex	r3, r2, [r1]
 8007cf0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e5      	bne.n	8007cc4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a14      	ldr	r2, [pc, #80]	; (8007d4c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8007cfc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	e853 3f00 	ldrex	r3, [r3]
 8007d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f043 0320 	orr.w	r3, r3, #32
 8007d12:	673b      	str	r3, [r7, #112]	; 0x70
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d1c:	61fb      	str	r3, [r7, #28]
 8007d1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d20:	69b9      	ldr	r1, [r7, #24]
 8007d22:	69fa      	ldr	r2, [r7, #28]
 8007d24:	e841 2300 	strex	r3, r2, [r1]
 8007d28:	617b      	str	r3, [r7, #20]
   return(result);
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d1e6      	bne.n	8007cfe <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d30:	e007      	b.n	8007d42 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	699a      	ldr	r2, [r3, #24]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f042 0208 	orr.w	r2, r2, #8
 8007d40:	619a      	str	r2, [r3, #24]
}
 8007d42:	bf00      	nop
 8007d44:	37a0      	adds	r7, #160	; 0xa0
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	080075f7 	.word	0x080075f7

08007d50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007d6c:	bf00      	nop
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007d80:	bf00      	nop
 8007d82:	370c      	adds	r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d101      	bne.n	8007da2 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d9e:	2302      	movs	r3, #2
 8007da0:	e027      	b.n	8007df2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2224      	movs	r2, #36	; 0x24
 8007dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f022 0201 	bic.w	r2, r2, #1
 8007dc8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007dd0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2220      	movs	r2, #32
 8007de4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr

08007dfe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b084      	sub	sp, #16
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
 8007e06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d101      	bne.n	8007e16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007e12:	2302      	movs	r3, #2
 8007e14:	e02d      	b.n	8007e72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2224      	movs	r2, #36	; 0x24
 8007e22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f022 0201 	bic.w	r2, r2, #1
 8007e3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	683a      	ldr	r2, [r7, #0]
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f850 	bl	8007ef8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2220      	movs	r2, #32
 8007e64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b084      	sub	sp, #16
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e02d      	b.n	8007eee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2224      	movs	r2, #36	; 0x24
 8007e9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f022 0201 	bic.w	r2, r2, #1
 8007eb8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 f812 	bl	8007ef8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2220      	movs	r2, #32
 8007ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3710      	adds	r7, #16
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
	...

08007ef8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d108      	bne.n	8007f1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007f18:	e031      	b.n	8007f7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007f1a:	2308      	movs	r3, #8
 8007f1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007f1e:	2308      	movs	r3, #8
 8007f20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	0e5b      	lsrs	r3, r3, #25
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	0f5b      	lsrs	r3, r3, #29
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	f003 0307 	and.w	r3, r3, #7
 8007f40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f42:	7bbb      	ldrb	r3, [r7, #14]
 8007f44:	7b3a      	ldrb	r2, [r7, #12]
 8007f46:	4911      	ldr	r1, [pc, #68]	; (8007f8c <UARTEx_SetNbDataToProcess+0x94>)
 8007f48:	5c8a      	ldrb	r2, [r1, r2]
 8007f4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f4e:	7b3a      	ldrb	r2, [r7, #12]
 8007f50:	490f      	ldr	r1, [pc, #60]	; (8007f90 <UARTEx_SetNbDataToProcess+0x98>)
 8007f52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f54:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	7b7a      	ldrb	r2, [r7, #13]
 8007f64:	4909      	ldr	r1, [pc, #36]	; (8007f8c <UARTEx_SetNbDataToProcess+0x94>)
 8007f66:	5c8a      	ldrb	r2, [r1, r2]
 8007f68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f6c:	7b7a      	ldrb	r2, [r7, #13]
 8007f6e:	4908      	ldr	r1, [pc, #32]	; (8007f90 <UARTEx_SetNbDataToProcess+0x98>)
 8007f70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f72:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007f7e:	bf00      	nop
 8007f80:	3714      	adds	r7, #20
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	0800d08c 	.word	0x0800d08c
 8007f90:	0800d094 	.word	0x0800d094

08007f94 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8007fa2:	6839      	ldr	r1, [r7, #0]
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f001 fcb2 	bl	800990e <VL53L0X_get_offset_calibration_data_micro_meter>
 8007faa:	4603      	mov	r3, r0
 8007fac:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8007fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
	...

08007fbc <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8007fbc:	b5b0      	push	{r4, r5, r7, lr}
 8007fbe:	b096      	sub	sp, #88	; 0x58
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8007fca:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d107      	bne.n	8007fe2 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	2188      	movs	r1, #136	; 0x88
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f004 feaa 	bl	800cd30 <VL53L0X_WrByte>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ff0:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007ffa:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a9e      	ldr	r2, [pc, #632]	; (800827c <VL53L0X_DataInit+0x2c0>)
 8008002:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a9d      	ldr	r2, [pc, #628]	; (8008280 <VL53L0X_DataInit+0x2c4>)
 800800a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8008014:	f107 0310 	add.w	r3, r7, #16
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f000 fac2 	bl	80085a4 <VL53L0X_GetDeviceParameters>
 8008020:	4603      	mov	r3, r0
 8008022:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8008026:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800802a:	2b00      	cmp	r3, #0
 800802c:	d112      	bne.n	8008054 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800802e:	2300      	movs	r3, #0
 8008030:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8008032:	2300      	movs	r3, #0
 8008034:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f103 0410 	add.w	r4, r3, #16
 800803c:	f107 0510 	add.w	r5, r7, #16
 8008040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008048:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800804a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800804c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008050:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2264      	movs	r2, #100	; 0x64
 8008058:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8008062:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800806c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8008076:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008082:	2201      	movs	r2, #1
 8008084:	2180      	movs	r1, #128	; 0x80
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f004 fe52 	bl	800cd30 <VL53L0X_WrByte>
 800808c:	4603      	mov	r3, r0
 800808e:	461a      	mov	r2, r3
 8008090:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008094:	4313      	orrs	r3, r2
 8008096:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800809a:	2201      	movs	r2, #1
 800809c:	21ff      	movs	r1, #255	; 0xff
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f004 fe46 	bl	800cd30 <VL53L0X_WrByte>
 80080a4:	4603      	mov	r3, r0
 80080a6:	461a      	mov	r2, r3
 80080a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80080ac:	4313      	orrs	r3, r2
 80080ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80080b2:	2200      	movs	r2, #0
 80080b4:	2100      	movs	r1, #0
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f004 fe3a 	bl	800cd30 <VL53L0X_WrByte>
 80080bc:	4603      	mov	r3, r0
 80080be:	461a      	mov	r2, r3
 80080c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80080c4:	4313      	orrs	r3, r2
 80080c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 80080ca:	f107 030f 	add.w	r3, r7, #15
 80080ce:	461a      	mov	r2, r3
 80080d0:	2191      	movs	r1, #145	; 0x91
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f004 feae 	bl	800ce34 <VL53L0X_RdByte>
 80080d8:	4603      	mov	r3, r0
 80080da:	461a      	mov	r2, r3
 80080dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80080e0:	4313      	orrs	r3, r2
 80080e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 80080e6:	7bfa      	ldrb	r2, [r7, #15]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80080ee:	2201      	movs	r2, #1
 80080f0:	2100      	movs	r1, #0
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f004 fe1c 	bl	800cd30 <VL53L0X_WrByte>
 80080f8:	4603      	mov	r3, r0
 80080fa:	461a      	mov	r2, r3
 80080fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008100:	4313      	orrs	r3, r2
 8008102:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008106:	2200      	movs	r2, #0
 8008108:	21ff      	movs	r1, #255	; 0xff
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f004 fe10 	bl	800cd30 <VL53L0X_WrByte>
 8008110:	4603      	mov	r3, r0
 8008112:	461a      	mov	r2, r3
 8008114:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008118:	4313      	orrs	r3, r2
 800811a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800811e:	2200      	movs	r2, #0
 8008120:	2180      	movs	r1, #128	; 0x80
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f004 fe04 	bl	800cd30 <VL53L0X_WrByte>
 8008128:	4603      	mov	r3, r0
 800812a:	461a      	mov	r2, r3
 800812c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008130:	4313      	orrs	r3, r2
 8008132:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008136:	2300      	movs	r3, #0
 8008138:	653b      	str	r3, [r7, #80]	; 0x50
 800813a:	e014      	b.n	8008166 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800813c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008140:	2b00      	cmp	r3, #0
 8008142:	d114      	bne.n	800816e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8008144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008146:	b29b      	uxth	r3, r3
 8008148:	2201      	movs	r2, #1
 800814a:	4619      	mov	r1, r3
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 fd35 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
 8008152:	4603      	mov	r3, r0
 8008154:	461a      	mov	r2, r3
 8008156:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800815a:	4313      	orrs	r3, r2
 800815c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008160:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008162:	3301      	adds	r3, #1
 8008164:	653b      	str	r3, [r7, #80]	; 0x50
 8008166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008168:	2b05      	cmp	r3, #5
 800816a:	dde7      	ble.n	800813c <VL53L0X_DataInit+0x180>
 800816c:	e000      	b.n	8008170 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800816e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8008170:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008174:	2b00      	cmp	r3, #0
 8008176:	d107      	bne.n	8008188 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008178:	2200      	movs	r2, #0
 800817a:	2102      	movs	r1, #2
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 fd1d 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
 8008182:	4603      	mov	r3, r0
 8008184:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008188:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800818c:	2b00      	cmp	r3, #0
 800818e:	d107      	bne.n	80081a0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008190:	2200      	movs	r2, #0
 8008192:	2103      	movs	r1, #3
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fd11 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
 800819a:	4603      	mov	r3, r0
 800819c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80081a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d107      	bne.n	80081b8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80081a8:	2200      	movs	r2, #0
 80081aa:	2104      	movs	r1, #4
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fd05 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
 80081b2:	4603      	mov	r3, r0
 80081b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80081b8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d107      	bne.n	80081d0 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80081c0:	2200      	movs	r2, #0
 80081c2:	2105      	movs	r1, #5
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 fcf9 	bl	8008bbc <VL53L0X_SetLimitCheckEnable>
 80081ca:	4603      	mov	r3, r0
 80081cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80081d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d108      	bne.n	80081ea <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80081d8:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80081dc:	2100      	movs	r1, #0
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fd9c 	bl	8008d1c <VL53L0X_SetLimitCheckValue>
 80081e4:	4603      	mov	r3, r0
 80081e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80081ea:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d108      	bne.n	8008204 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80081f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80081f6:	2101      	movs	r1, #1
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 fd8f 	bl	8008d1c <VL53L0X_SetLimitCheckValue>
 80081fe:	4603      	mov	r3, r0
 8008200:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008204:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008208:	2b00      	cmp	r3, #0
 800820a:	d108      	bne.n	800821e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800820c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8008210:	2102      	movs	r1, #2
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fd82 	bl	8008d1c <VL53L0X_SetLimitCheckValue>
 8008218:	4603      	mov	r3, r0
 800821a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800821e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008222:	2b00      	cmp	r3, #0
 8008224:	d107      	bne.n	8008236 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8008226:	2200      	movs	r2, #0
 8008228:	2103      	movs	r1, #3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 fd76 	bl	8008d1c <VL53L0X_SetLimitCheckValue>
 8008230:	4603      	mov	r3, r0
 8008232:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008236:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10f      	bne.n	800825e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	22ff      	movs	r2, #255	; 0xff
 8008242:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008246:	22ff      	movs	r2, #255	; 0xff
 8008248:	2101      	movs	r1, #1
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f004 fd70 	bl	800cd30 <VL53L0X_WrByte>
 8008250:	4603      	mov	r3, r0
 8008252:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800825e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008262:	2b00      	cmp	r3, #0
 8008264:	d103      	bne.n	800826e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800826e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8008272:	4618      	mov	r0, r3
 8008274:	3758      	adds	r7, #88	; 0x58
 8008276:	46bd      	mov	sp, r7
 8008278:	bdb0      	pop	{r4, r5, r7, pc}
 800827a:	bf00      	nop
 800827c:	00016b85 	.word	0x00016b85
 8008280:	000970a4 	.word	0x000970a4

08008284 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8008284:	b5b0      	push	{r4, r5, r7, lr}
 8008286:	b09e      	sub	sp, #120	; 0x78
 8008288:	af02      	add	r7, sp, #8
 800828a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800828c:	2300      	movs	r3, #0
 800828e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8008292:	f107 031c 	add.w	r3, r7, #28
 8008296:	2240      	movs	r2, #64	; 0x40
 8008298:	2100      	movs	r1, #0
 800829a:	4618      	mov	r0, r3
 800829c:	f004 feaa 	bl	800cff4 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80082a0:	2300      	movs	r3, #0
 80082a2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80082a4:	2300      	movs	r3, #0
 80082a6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80082a8:	2300      	movs	r3, #0
 80082aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 80082ae:	2300      	movs	r3, #0
 80082b0:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 80082b2:	2300      	movs	r3, #0
 80082b4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80082b6:	2300      	movs	r3, #0
 80082b8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80082ba:	2300      	movs	r3, #0
 80082bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80082c0:	2101      	movs	r1, #1
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f002 fa79 	bl	800a7ba <VL53L0X_get_info_from_device>
 80082c8:	4603      	mov	r3, r0
 80082ca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 80082d4:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 80082dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80082e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d80d      	bhi.n	8008304 <VL53L0X_StaticInit+0x80>
 80082e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d102      	bne.n	80082f6 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 80082f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80082f2:	2b20      	cmp	r3, #32
 80082f4:	d806      	bhi.n	8008304 <VL53L0X_StaticInit+0x80>
 80082f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d10e      	bne.n	800831c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80082fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008300:	2b0c      	cmp	r3, #12
 8008302:	d90b      	bls.n	800831c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8008304:	f107 0218 	add.w	r2, r7, #24
 8008308:	f107 0314 	add.w	r3, r7, #20
 800830c:	4619      	mov	r1, r3
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f001 fcf8 	bl	8009d04 <VL53L0X_perform_ref_spad_management>
 8008314:	4603      	mov	r3, r0
 8008316:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800831a:	e009      	b.n	8008330 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800831c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008320:	461a      	mov	r2, r3
 8008322:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f001 fef9 	bl	800a11c <VL53L0X_set_reference_spads>
 800832a:	4603      	mov	r3, r0
 800832c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8008330:	4b94      	ldr	r3, [pc, #592]	; (8008584 <VL53L0X_StaticInit+0x300>)
 8008332:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8008334:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10f      	bne.n	800835c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8008342:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8008346:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800834a:	2b00      	cmp	r3, #0
 800834c:	d104      	bne.n	8008358 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8008354:	66bb      	str	r3, [r7, #104]	; 0x68
 8008356:	e001      	b.n	800835c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8008358:	4b8a      	ldr	r3, [pc, #552]	; (8008584 <VL53L0X_StaticInit+0x300>)
 800835a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800835c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008360:	2b00      	cmp	r3, #0
 8008362:	d106      	bne.n	8008372 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8008364:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f003 fdcc 	bl	800bf04 <VL53L0X_load_tuning_settings>
 800836c:	4603      	mov	r3, r0
 800836e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8008372:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10a      	bne.n	8008390 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800837a:	2300      	movs	r3, #0
 800837c:	9300      	str	r3, [sp, #0]
 800837e:	2304      	movs	r3, #4
 8008380:	2200      	movs	r2, #0
 8008382:	2100      	movs	r1, #0
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 f8f1 	bl	800956c <VL53L0X_SetGpioConfig>
 800838a:	4603      	mov	r3, r0
 800838c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008390:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008394:	2b00      	cmp	r3, #0
 8008396:	d121      	bne.n	80083dc <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008398:	2201      	movs	r2, #1
 800839a:	21ff      	movs	r1, #255	; 0xff
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f004 fcc7 	bl	800cd30 <VL53L0X_WrByte>
 80083a2:	4603      	mov	r3, r0
 80083a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80083a8:	f107 031a 	add.w	r3, r7, #26
 80083ac:	461a      	mov	r2, r3
 80083ae:	2184      	movs	r1, #132	; 0x84
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f004 fd69 	bl	800ce88 <VL53L0X_RdWord>
 80083b6:	4603      	mov	r3, r0
 80083b8:	461a      	mov	r2, r3
 80083ba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80083be:	4313      	orrs	r3, r2
 80083c0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80083c4:	2200      	movs	r2, #0
 80083c6:	21ff      	movs	r1, #255	; 0xff
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f004 fcb1 	bl	800cd30 <VL53L0X_WrByte>
 80083ce:	4603      	mov	r3, r0
 80083d0:	461a      	mov	r2, r3
 80083d2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80083d6:	4313      	orrs	r3, r2
 80083d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80083dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d105      	bne.n	80083f0 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80083e4:	8b7b      	ldrh	r3, [r7, #26]
 80083e6:	011b      	lsls	r3, r3, #4
 80083e8:	461a      	mov	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80083f0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d108      	bne.n	800840a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80083f8:	f107 031c 	add.w	r3, r7, #28
 80083fc:	4619      	mov	r1, r3
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f8d0 	bl	80085a4 <VL53L0X_GetDeviceParameters>
 8008404:	4603      	mov	r3, r0
 8008406:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800840a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800840e:	2b00      	cmp	r3, #0
 8008410:	d110      	bne.n	8008434 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8008412:	f107 0319 	add.w	r3, r7, #25
 8008416:	4619      	mov	r1, r3
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 f992 	bl	8008742 <VL53L0X_GetFractionEnable>
 800841e:	4603      	mov	r3, r0
 8008420:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8008424:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008428:	2b00      	cmp	r3, #0
 800842a:	d103      	bne.n	8008434 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800842c:	7e7a      	ldrb	r2, [r7, #25]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8008434:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008438:	2b00      	cmp	r3, #0
 800843a:	d10e      	bne.n	800845a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f103 0410 	add.w	r4, r3, #16
 8008442:	f107 051c 	add.w	r5, r7, #28
 8008446:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008448:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800844a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800844c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800844e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008452:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008456:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800845a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800845e:	2b00      	cmp	r3, #0
 8008460:	d111      	bne.n	8008486 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8008462:	f107 0319 	add.w	r3, r7, #25
 8008466:	461a      	mov	r2, r3
 8008468:	2101      	movs	r1, #1
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f004 fce2 	bl	800ce34 <VL53L0X_RdByte>
 8008470:	4603      	mov	r3, r0
 8008472:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8008476:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800847a:	2b00      	cmp	r3, #0
 800847c:	d103      	bne.n	8008486 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800847e:	7e7a      	ldrb	r2, [r7, #25]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8008486:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800848a:	2b00      	cmp	r3, #0
 800848c:	d107      	bne.n	800849e <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800848e:	2200      	movs	r2, #0
 8008490:	2100      	movs	r1, #0
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f9ca 	bl	800882c <VL53L0X_SetSequenceStepEnable>
 8008498:	4603      	mov	r3, r0
 800849a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800849e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d107      	bne.n	80084b6 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80084a6:	2200      	movs	r2, #0
 80084a8:	2102      	movs	r1, #2
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f9be 	bl	800882c <VL53L0X_SetSequenceStepEnable>
 80084b0:	4603      	mov	r3, r0
 80084b2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80084b6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d103      	bne.n	80084c6 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2203      	movs	r2, #3
 80084c2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80084c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d109      	bne.n	80084e2 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80084ce:	f107 0313 	add.w	r3, r7, #19
 80084d2:	461a      	mov	r2, r3
 80084d4:	2100      	movs	r1, #0
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f990 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 80084dc:	4603      	mov	r3, r0
 80084de:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80084e2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d103      	bne.n	80084f2 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80084ea:	7cfa      	ldrb	r2, [r7, #19]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80084f2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d109      	bne.n	800850e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 80084fa:	f107 0313 	add.w	r3, r7, #19
 80084fe:	461a      	mov	r2, r3
 8008500:	2101      	movs	r1, #1
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 f97a 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 8008508:	4603      	mov	r3, r0
 800850a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800850e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008512:	2b00      	cmp	r3, #0
 8008514:	d103      	bne.n	800851e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008516:	7cfa      	ldrb	r2, [r7, #19]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800851e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008522:	2b00      	cmp	r3, #0
 8008524:	d109      	bne.n	800853a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8008526:	f107 030c 	add.w	r3, r7, #12
 800852a:	461a      	mov	r2, r3
 800852c:	2103      	movs	r1, #3
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f002 fec4 	bl	800b2bc <get_sequence_step_timeout>
 8008534:	4603      	mov	r3, r0
 8008536:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800853a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800853e:	2b00      	cmp	r3, #0
 8008540:	d103      	bne.n	800854a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800854a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800854e:	2b00      	cmp	r3, #0
 8008550:	d109      	bne.n	8008566 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8008552:	f107 030c 	add.w	r3, r7, #12
 8008556:	461a      	mov	r2, r3
 8008558:	2104      	movs	r1, #4
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f002 feae 	bl	800b2bc <get_sequence_step_timeout>
 8008560:	4603      	mov	r3, r0
 8008562:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008566:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800856a:	2b00      	cmp	r3, #0
 800856c:	d103      	bne.n	8008576 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008576:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800857a:	4618      	mov	r0, r3
 800857c:	3770      	adds	r7, #112	; 0x70
 800857e:	46bd      	mov	sp, r7
 8008580:	bdb0      	pop	{r4, r5, r7, pc}
 8008582:	bf00      	nop
 8008584:	20000010 	.word	0x20000010

08008588 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8008590:	239d      	movs	r3, #157	; 0x9d
 8008592:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8008594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008598:	4618      	mov	r0, r3
 800859a:	3714      	adds	r7, #20
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085ae:	2300      	movs	r3, #0
 80085b0:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	4619      	mov	r1, r3
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 f8b0 	bl	800871c <VL53L0X_GetDeviceMode>
 80085bc:	4603      	mov	r3, r0
 80085be:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80085c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d107      	bne.n	80085d8 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	3308      	adds	r3, #8
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 fa78 	bl	8008ac4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80085d4:	4603      	mov	r3, r0
 80085d6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80085d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d102      	bne.n	80085e6 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	2200      	movs	r2, #0
 80085e4:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80085e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d107      	bne.n	80085fe <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	3310      	adds	r3, #16
 80085f2:	4619      	mov	r1, r3
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 faae 	bl	8008b56 <VL53L0X_GetXTalkCompensationRateMegaCps>
 80085fa:	4603      	mov	r3, r0
 80085fc:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80085fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d107      	bne.n	8008616 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	3314      	adds	r3, #20
 800860a:	4619      	mov	r1, r3
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f7ff fcc1 	bl	8007f94 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8008612:	4603      	mov	r3, r0
 8008614:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8008616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d134      	bne.n	8008688 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800861e:	2300      	movs	r3, #0
 8008620:	60bb      	str	r3, [r7, #8]
 8008622:	e02a      	b.n	800867a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8008624:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d12a      	bne.n	8008682 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	b299      	uxth	r1, r3
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	3308      	adds	r3, #8
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	4413      	add	r3, r2
 800863a:	3304      	adds	r3, #4
 800863c:	461a      	mov	r2, r3
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fbce 	bl	8008de0 <VL53L0X_GetLimitCheckValue>
 8008644:	4603      	mov	r3, r0
 8008646:	461a      	mov	r2, r3
 8008648:	7bfb      	ldrb	r3, [r7, #15]
 800864a:	4313      	orrs	r3, r2
 800864c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800864e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d117      	bne.n	8008686 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	b299      	uxth	r1, r3
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	3318      	adds	r3, #24
 800865e:	683a      	ldr	r2, [r7, #0]
 8008660:	4413      	add	r3, r2
 8008662:	461a      	mov	r2, r3
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 fb35 	bl	8008cd4 <VL53L0X_GetLimitCheckEnable>
 800866a:	4603      	mov	r3, r0
 800866c:	461a      	mov	r2, r3
 800866e:	7bfb      	ldrb	r3, [r7, #15]
 8008670:	4313      	orrs	r3, r2
 8008672:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	3301      	adds	r3, #1
 8008678:	60bb      	str	r3, [r7, #8]
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	2b05      	cmp	r3, #5
 800867e:	ddd1      	ble.n	8008624 <VL53L0X_GetDeviceParameters+0x80>
 8008680:	e002      	b.n	8008688 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8008682:	bf00      	nop
 8008684:	e000      	b.n	8008688 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8008686:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d107      	bne.n	80086a0 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	333c      	adds	r3, #60	; 0x3c
 8008694:	4619      	mov	r1, r3
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 fc30 	bl	8008efc <VL53L0X_GetWrapAroundCheckEnable>
 800869c:	4603      	mov	r3, r0
 800869e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80086a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d107      	bne.n	80086b8 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	3304      	adds	r3, #4
 80086ac:	4619      	mov	r1, r3
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 f879 	bl	80087a6 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80086b4:	4603      	mov	r3, r0
 80086b6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80086b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3710      	adds	r7, #16
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	460b      	mov	r3, r1
 80086ce:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086d0:	2300      	movs	r3, #0
 80086d2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80086d4:	78fb      	ldrb	r3, [r7, #3]
 80086d6:	2b15      	cmp	r3, #21
 80086d8:	bf8c      	ite	hi
 80086da:	2201      	movhi	r2, #1
 80086dc:	2200      	movls	r2, #0
 80086de:	b2d2      	uxtb	r2, r2
 80086e0:	2a00      	cmp	r2, #0
 80086e2:	d10e      	bne.n	8008702 <VL53L0X_SetDeviceMode+0x3e>
 80086e4:	2201      	movs	r2, #1
 80086e6:	409a      	lsls	r2, r3
 80086e8:	4b0b      	ldr	r3, [pc, #44]	; (8008718 <VL53L0X_SetDeviceMode+0x54>)
 80086ea:	4013      	ands	r3, r2
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	bf14      	ite	ne
 80086f0:	2301      	movne	r3, #1
 80086f2:	2300      	moveq	r3, #0
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d003      	beq.n	8008702 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	78fa      	ldrb	r2, [r7, #3]
 80086fe:	741a      	strb	r2, [r3, #16]
		break;
 8008700:	e001      	b.n	8008706 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8008702:	23f8      	movs	r3, #248	; 0xf8
 8008704:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008706:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	0030000b 	.word	0x0030000b

0800871c <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800871c:	b480      	push	{r7}
 800871e:	b085      	sub	sp, #20
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008726:	2300      	movs	r3, #0
 8008728:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	7c1a      	ldrb	r2, [r3, #16]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008732:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008736:	4618      	mov	r0, r3
 8008738:	3714      	adds	r7, #20
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr

08008742 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8008742:	b580      	push	{r7, lr}
 8008744:	b084      	sub	sp, #16
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
 800874a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800874c:	2300      	movs	r3, #0
 800874e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8008750:	683a      	ldr	r2, [r7, #0]
 8008752:	2109      	movs	r1, #9
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f004 fb6d 	bl	800ce34 <VL53L0X_RdByte>
 800875a:	4603      	mov	r3, r0
 800875c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800875e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d106      	bne.n	8008774 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	f003 0301 	and.w	r3, r3, #1
 800876e:	b2da      	uxtb	r2, r3
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008774:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800878a:	2300      	movs	r3, #0
 800878c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800878e:	6839      	ldr	r1, [r7, #0]
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f003 fa26 	bl	800bbe2 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8008796:	4603      	mov	r3, r0
 8008798:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800879a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b084      	sub	sp, #16
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
 80087ae:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087b0:	2300      	movs	r3, #0
 80087b2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80087b4:	6839      	ldr	r1, [r7, #0]
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f003 faf3 	bl	800bda2 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80087bc:	4603      	mov	r3, r0
 80087be:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80087c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	460b      	mov	r3, r1
 80087d6:	70fb      	strb	r3, [r7, #3]
 80087d8:	4613      	mov	r3, r2
 80087da:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087dc:	2300      	movs	r3, #0
 80087de:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80087e0:	78ba      	ldrb	r2, [r7, #2]
 80087e2:	78fb      	ldrb	r3, [r7, #3]
 80087e4:	4619      	mov	r1, r3
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f002 ff3b 	bl	800b662 <VL53L0X_set_vcsel_pulse_period>
 80087ec:	4603      	mov	r3, r0
 80087ee:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80087f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b086      	sub	sp, #24
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	460b      	mov	r3, r1
 8008806:	607a      	str	r2, [r7, #4]
 8008808:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800880a:	2300      	movs	r3, #0
 800880c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800880e:	7afb      	ldrb	r3, [r7, #11]
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	4619      	mov	r1, r3
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f003 f9ad 	bl	800bb74 <VL53L0X_get_vcsel_pulse_period>
 800881a:	4603      	mov	r3, r0
 800881c:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800881e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b086      	sub	sp, #24
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	460b      	mov	r3, r1
 8008836:	70fb      	strb	r3, [r7, #3]
 8008838:	4613      	mov	r3, r2
 800883a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800883c:	2300      	movs	r3, #0
 800883e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008840:	2300      	movs	r3, #0
 8008842:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8008844:	2300      	movs	r3, #0
 8008846:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008848:	f107 030f 	add.w	r3, r7, #15
 800884c:	461a      	mov	r2, r3
 800884e:	2101      	movs	r1, #1
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f004 faef 	bl	800ce34 <VL53L0X_RdByte>
 8008856:	4603      	mov	r3, r0
 8008858:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800885a:	7bfb      	ldrb	r3, [r7, #15]
 800885c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800885e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d15a      	bne.n	800891c <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8008866:	78bb      	ldrb	r3, [r7, #2]
 8008868:	2b01      	cmp	r3, #1
 800886a:	d12b      	bne.n	80088c4 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800886c:	78fb      	ldrb	r3, [r7, #3]
 800886e:	2b04      	cmp	r3, #4
 8008870:	d825      	bhi.n	80088be <VL53L0X_SetSequenceStepEnable+0x92>
 8008872:	a201      	add	r2, pc, #4	; (adr r2, 8008878 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8008874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008878:	0800888d 	.word	0x0800888d
 800887c:	08008897 	.word	0x08008897
 8008880:	080088a1 	.word	0x080088a1
 8008884:	080088ab 	.word	0x080088ab
 8008888:	080088b5 	.word	0x080088b5
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800888c:	7dbb      	ldrb	r3, [r7, #22]
 800888e:	f043 0310 	orr.w	r3, r3, #16
 8008892:	75bb      	strb	r3, [r7, #22]
				break;
 8008894:	e043      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8008896:	7dbb      	ldrb	r3, [r7, #22]
 8008898:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800889c:	75bb      	strb	r3, [r7, #22]
				break;
 800889e:	e03e      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80088a0:	7dbb      	ldrb	r3, [r7, #22]
 80088a2:	f043 0304 	orr.w	r3, r3, #4
 80088a6:	75bb      	strb	r3, [r7, #22]
				break;
 80088a8:	e039      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80088aa:	7dbb      	ldrb	r3, [r7, #22]
 80088ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088b0:	75bb      	strb	r3, [r7, #22]
				break;
 80088b2:	e034      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80088b4:	7dbb      	ldrb	r3, [r7, #22]
 80088b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80088ba:	75bb      	strb	r3, [r7, #22]
				break;
 80088bc:	e02f      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80088be:	23fc      	movs	r3, #252	; 0xfc
 80088c0:	75fb      	strb	r3, [r7, #23]
 80088c2:	e02c      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80088c4:	78fb      	ldrb	r3, [r7, #3]
 80088c6:	2b04      	cmp	r3, #4
 80088c8:	d825      	bhi.n	8008916 <VL53L0X_SetSequenceStepEnable+0xea>
 80088ca:	a201      	add	r2, pc, #4	; (adr r2, 80088d0 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80088cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d0:	080088e5 	.word	0x080088e5
 80088d4:	080088ef 	.word	0x080088ef
 80088d8:	080088f9 	.word	0x080088f9
 80088dc:	08008903 	.word	0x08008903
 80088e0:	0800890d 	.word	0x0800890d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80088e4:	7dbb      	ldrb	r3, [r7, #22]
 80088e6:	f023 0310 	bic.w	r3, r3, #16
 80088ea:	75bb      	strb	r3, [r7, #22]
				break;
 80088ec:	e017      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80088ee:	7dbb      	ldrb	r3, [r7, #22]
 80088f0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80088f4:	75bb      	strb	r3, [r7, #22]
				break;
 80088f6:	e012      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80088f8:	7dbb      	ldrb	r3, [r7, #22]
 80088fa:	f023 0304 	bic.w	r3, r3, #4
 80088fe:	75bb      	strb	r3, [r7, #22]
				break;
 8008900:	e00d      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8008902:	7dbb      	ldrb	r3, [r7, #22]
 8008904:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008908:	75bb      	strb	r3, [r7, #22]
				break;
 800890a:	e008      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800890c:	7dbb      	ldrb	r3, [r7, #22]
 800890e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008912:	75bb      	strb	r3, [r7, #22]
				break;
 8008914:	e003      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008916:	23fc      	movs	r3, #252	; 0xfc
 8008918:	75fb      	strb	r3, [r7, #23]
 800891a:	e000      	b.n	800891e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 800891c:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800891e:	7bfb      	ldrb	r3, [r7, #15]
 8008920:	7dba      	ldrb	r2, [r7, #22]
 8008922:	429a      	cmp	r2, r3
 8008924:	d01e      	beq.n	8008964 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8008926:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d107      	bne.n	800893e <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800892e:	7dbb      	ldrb	r3, [r7, #22]
 8008930:	461a      	mov	r2, r3
 8008932:	2101      	movs	r1, #1
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f004 f9fb 	bl	800cd30 <VL53L0X_WrByte>
 800893a:	4603      	mov	r3, r0
 800893c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800893e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d103      	bne.n	800894e <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	7dba      	ldrb	r2, [r7, #22]
 800894a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800894e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d106      	bne.n	8008964 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	695b      	ldr	r3, [r3, #20]
 800895a:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800895c:	6939      	ldr	r1, [r7, #16]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7ff ff0e 	bl	8008780 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8008964:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008968:	4618      	mov	r0, r3
 800896a:	3718      	adds	r7, #24
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8008970:	b480      	push	{r7}
 8008972:	b087      	sub	sp, #28
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	607b      	str	r3, [r7, #4]
 800897a:	460b      	mov	r3, r1
 800897c:	72fb      	strb	r3, [r7, #11]
 800897e:	4613      	mov	r3, r2
 8008980:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008982:	2300      	movs	r3, #0
 8008984:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800898c:	7afb      	ldrb	r3, [r7, #11]
 800898e:	2b04      	cmp	r3, #4
 8008990:	d836      	bhi.n	8008a00 <sequence_step_enabled+0x90>
 8008992:	a201      	add	r2, pc, #4	; (adr r2, 8008998 <sequence_step_enabled+0x28>)
 8008994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008998:	080089ad 	.word	0x080089ad
 800899c:	080089bf 	.word	0x080089bf
 80089a0:	080089d1 	.word	0x080089d1
 80089a4:	080089e3 	.word	0x080089e3
 80089a8:	080089f5 	.word	0x080089f5
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80089ac:	7abb      	ldrb	r3, [r7, #10]
 80089ae:	111b      	asrs	r3, r3, #4
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	b2da      	uxtb	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	701a      	strb	r2, [r3, #0]
		break;
 80089bc:	e022      	b.n	8008a04 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80089be:	7abb      	ldrb	r3, [r7, #10]
 80089c0:	10db      	asrs	r3, r3, #3
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	f003 0301 	and.w	r3, r3, #1
 80089c8:	b2da      	uxtb	r2, r3
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	701a      	strb	r2, [r3, #0]
		break;
 80089ce:	e019      	b.n	8008a04 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80089d0:	7abb      	ldrb	r3, [r7, #10]
 80089d2:	109b      	asrs	r3, r3, #2
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	f003 0301 	and.w	r3, r3, #1
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	701a      	strb	r2, [r3, #0]
		break;
 80089e0:	e010      	b.n	8008a04 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80089e2:	7abb      	ldrb	r3, [r7, #10]
 80089e4:	119b      	asrs	r3, r3, #6
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	f003 0301 	and.w	r3, r3, #1
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	701a      	strb	r2, [r3, #0]
		break;
 80089f2:	e007      	b.n	8008a04 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80089f4:	7abb      	ldrb	r3, [r7, #10]
 80089f6:	09db      	lsrs	r3, r3, #7
 80089f8:	b2da      	uxtb	r2, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	701a      	strb	r2, [r3, #0]
		break;
 80089fe:	e001      	b.n	8008a04 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008a00:	23fc      	movs	r3, #252	; 0xfc
 8008a02:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008a04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	371c      	adds	r7, #28
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8008a22:	2300      	movs	r3, #0
 8008a24:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008a26:	f107 030e 	add.w	r3, r7, #14
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f004 fa00 	bl	800ce34 <VL53L0X_RdByte>
 8008a34:	4603      	mov	r3, r0
 8008a36:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8008a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d107      	bne.n	8008a50 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8008a40:	7bba      	ldrb	r2, [r7, #14]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	2100      	movs	r1, #0
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7ff ff92 	bl	8008970 <sequence_step_enabled>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d108      	bne.n	8008a6a <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8008a58:	7bba      	ldrb	r2, [r7, #14]
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	3302      	adds	r3, #2
 8008a5e:	2101      	movs	r1, #1
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7ff ff85 	bl	8008970 <sequence_step_enabled>
 8008a66:	4603      	mov	r3, r0
 8008a68:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d108      	bne.n	8008a84 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8008a72:	7bba      	ldrb	r2, [r7, #14]
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	3301      	adds	r3, #1
 8008a78:	2102      	movs	r1, #2
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f7ff ff78 	bl	8008970 <sequence_step_enabled>
 8008a80:	4603      	mov	r3, r0
 8008a82:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008a84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d108      	bne.n	8008a9e <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8008a8c:	7bba      	ldrb	r2, [r7, #14]
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	3303      	adds	r3, #3
 8008a92:	2103      	movs	r1, #3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f7ff ff6b 	bl	8008970 <sequence_step_enabled>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d108      	bne.n	8008ab8 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8008aa6:	7bba      	ldrb	r2, [r7, #14]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	3304      	adds	r3, #4
 8008aac:	2104      	movs	r1, #4
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f7ff ff5e 	bl	8008970 <sequence_step_enabled>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3710      	adds	r7, #16
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8008ad2:	f107 030c 	add.w	r3, r7, #12
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	21f8      	movs	r1, #248	; 0xf8
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f004 f9d4 	bl	800ce88 <VL53L0X_RdWord>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8008ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d108      	bne.n	8008afe <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8008aec:	f107 0308 	add.w	r3, r7, #8
 8008af0:	461a      	mov	r2, r3
 8008af2:	2104      	movs	r1, #4
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f004 f9ff 	bl	800cef8 <VL53L0X_RdDWord>
 8008afa:	4603      	mov	r3, r0
 8008afc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d10c      	bne.n	8008b20 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8008b06:	89bb      	ldrh	r3, [r7, #12]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d005      	beq.n	8008b18 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	89ba      	ldrh	r2, [r7, #12]
 8008b10:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008b20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b36:	2300      	movs	r3, #0
 8008b38:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	7f1b      	ldrb	r3, [r3, #28]
 8008b3e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	7bba      	ldrb	r2, [r7, #14]
 8008b44:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3714      	adds	r7, #20
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b086      	sub	sp, #24
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
 8008b5e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b60:	2300      	movs	r3, #0
 8008b62:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8008b64:	f107 030e 	add.w	r3, r7, #14
 8008b68:	461a      	mov	r2, r3
 8008b6a:	2120      	movs	r1, #32
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f004 f98b 	bl	800ce88 <VL53L0X_RdWord>
 8008b72:	4603      	mov	r3, r0
 8008b74:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8008b76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d118      	bne.n	8008bb0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8008b7e:	89fb      	ldrh	r3, [r7, #14]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d109      	bne.n	8008b98 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a1b      	ldr	r3, [r3, #32]
 8008b88:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	693a      	ldr	r2, [r7, #16]
 8008b8e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2200      	movs	r2, #0
 8008b94:	771a      	strb	r2, [r3, #28]
 8008b96:	e00b      	b.n	8008bb0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8008b98:	89fb      	ldrh	r3, [r7, #14]
 8008b9a:	00db      	lsls	r3, r3, #3
 8008b9c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	693a      	ldr	r2, [r7, #16]
 8008ba2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008bb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3718      	adds	r7, #24
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b086      	sub	sp, #24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	807b      	strh	r3, [r7, #2]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008bdc:	887b      	ldrh	r3, [r7, #2]
 8008bde:	2b05      	cmp	r3, #5
 8008be0:	d902      	bls.n	8008be8 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008be2:	23fc      	movs	r3, #252	; 0xfc
 8008be4:	75fb      	strb	r3, [r7, #23]
 8008be6:	e05b      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8008be8:	787b      	ldrb	r3, [r7, #1]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d106      	bne.n	8008bfc <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	73bb      	strb	r3, [r7, #14]
 8008bfa:	e00a      	b.n	8008c12 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008bfc:	887b      	ldrh	r3, [r7, #2]
 8008bfe:	687a      	ldr	r2, [r7, #4]
 8008c00:	330c      	adds	r3, #12
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	4413      	add	r3, r2
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8008c12:	887b      	ldrh	r3, [r7, #2]
 8008c14:	2b05      	cmp	r3, #5
 8008c16:	d841      	bhi.n	8008c9c <VL53L0X_SetLimitCheckEnable+0xe0>
 8008c18:	a201      	add	r2, pc, #4	; (adr r2, 8008c20 <VL53L0X_SetLimitCheckEnable+0x64>)
 8008c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1e:	bf00      	nop
 8008c20:	08008c39 	.word	0x08008c39
 8008c24:	08008c43 	.word	0x08008c43
 8008c28:	08008c59 	.word	0x08008c59
 8008c2c:	08008c63 	.word	0x08008c63
 8008c30:	08008c6d 	.word	0x08008c6d
 8008c34:	08008c85 	.word	0x08008c85

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	7bfa      	ldrb	r2, [r7, #15]
 8008c3c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8008c40:	e02e      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	461a      	mov	r2, r3
 8008c4a:	2144      	movs	r1, #68	; 0x44
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f004 f893 	bl	800cd78 <VL53L0X_WrWord>
 8008c52:	4603      	mov	r3, r0
 8008c54:	75fb      	strb	r3, [r7, #23]

			break;
 8008c56:	e023      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	7bfa      	ldrb	r2, [r7, #15]
 8008c5c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8008c60:	e01e      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	7bfa      	ldrb	r2, [r7, #15]
 8008c66:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8008c6a:	e019      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8008c6c:	7bbb      	ldrb	r3, [r7, #14]
 8008c6e:	005b      	lsls	r3, r3, #1
 8008c70:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008c72:	7b7b      	ldrb	r3, [r7, #13]
 8008c74:	22fe      	movs	r2, #254	; 0xfe
 8008c76:	2160      	movs	r1, #96	; 0x60
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f004 f8a7 	bl	800cdcc <VL53L0X_UpdateByte>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8008c82:	e00d      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8008c84:	7bbb      	ldrb	r3, [r7, #14]
 8008c86:	011b      	lsls	r3, r3, #4
 8008c88:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008c8a:	7b7b      	ldrb	r3, [r7, #13]
 8008c8c:	22ef      	movs	r2, #239	; 0xef
 8008c8e:	2160      	movs	r1, #96	; 0x60
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f004 f89b 	bl	800cdcc <VL53L0X_UpdateByte>
 8008c96:	4603      	mov	r3, r0
 8008c98:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8008c9a:	e001      	b.n	8008ca0 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008c9c:	23fc      	movs	r3, #252	; 0xfc
 8008c9e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008ca0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d10f      	bne.n	8008cc8 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8008ca8:	787b      	ldrb	r3, [r7, #1]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d106      	bne.n	8008cbc <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008cae:	887b      	ldrh	r3, [r7, #2]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008cba:	e005      	b.n	8008cc8 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008cbc:	887b      	ldrh	r3, [r7, #2]
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008cc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3718      	adds	r7, #24
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b087      	sub	sp, #28
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	460b      	mov	r3, r1
 8008cde:	607a      	str	r2, [r7, #4]
 8008ce0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008ce6:	897b      	ldrh	r3, [r7, #10]
 8008ce8:	2b05      	cmp	r3, #5
 8008cea:	d905      	bls.n	8008cf8 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008cec:	23fc      	movs	r3, #252	; 0xfc
 8008cee:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	701a      	strb	r2, [r3, #0]
 8008cf6:	e008      	b.n	8008d0a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008cf8:	897b      	ldrh	r3, [r7, #10]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d02:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	7dba      	ldrb	r2, [r7, #22]
 8008d08:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008d0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	371c      	adds	r7, #28
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
	...

08008d1c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b086      	sub	sp, #24
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	460b      	mov	r3, r1
 8008d26:	607a      	str	r2, [r7, #4]
 8008d28:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8008d2e:	897b      	ldrh	r3, [r7, #10]
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	4413      	add	r3, r2
 8008d34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d38:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8008d3a:	7dbb      	ldrb	r3, [r7, #22]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d107      	bne.n	8008d50 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008d40:	897b      	ldrh	r3, [r7, #10]
 8008d42:	68fa      	ldr	r2, [r7, #12]
 8008d44:	330c      	adds	r3, #12
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4413      	add	r3, r2
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	605a      	str	r2, [r3, #4]
 8008d4e:	e040      	b.n	8008dd2 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8008d50:	897b      	ldrh	r3, [r7, #10]
 8008d52:	2b05      	cmp	r3, #5
 8008d54:	d830      	bhi.n	8008db8 <VL53L0X_SetLimitCheckValue+0x9c>
 8008d56:	a201      	add	r2, pc, #4	; (adr r2, 8008d5c <VL53L0X_SetLimitCheckValue+0x40>)
 8008d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d5c:	08008d75 	.word	0x08008d75
 8008d60:	08008d7d 	.word	0x08008d7d
 8008d64:	08008d93 	.word	0x08008d93
 8008d68:	08008d9b 	.word	0x08008d9b
 8008d6c:	08008da3 	.word	0x08008da3
 8008d70:	08008da3 	.word	0x08008da3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8008d7a:	e01f      	b.n	8008dbc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	461a      	mov	r2, r3
 8008d84:	2144      	movs	r1, #68	; 0x44
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f003 fff6 	bl	800cd78 <VL53L0X_WrWord>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008d90:	e014      	b.n	8008dbc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8008d98:	e010      	b.n	8008dbc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8008da0:	e00c      	b.n	8008dbc <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	461a      	mov	r2, r3
 8008daa:	2164      	movs	r1, #100	; 0x64
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f003 ffe3 	bl	800cd78 <VL53L0X_WrWord>
 8008db2:	4603      	mov	r3, r0
 8008db4:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008db6:	e001      	b.n	8008dbc <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008db8:	23fc      	movs	r3, #252	; 0xfc
 8008dba:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008dbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d106      	bne.n	8008dd2 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008dc4:	897b      	ldrh	r3, [r7, #10]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	330c      	adds	r3, #12
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4413      	add	r3, r2
 8008dce:	687a      	ldr	r2, [r7, #4]
 8008dd0:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008dd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3718      	adds	r7, #24
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
 8008dde:	bf00      	nop

08008de0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b088      	sub	sp, #32
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	460b      	mov	r3, r1
 8008dea:	607a      	str	r2, [r7, #4]
 8008dec:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008dee:	2300      	movs	r3, #0
 8008df0:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8008df2:	2300      	movs	r3, #0
 8008df4:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8008df6:	897b      	ldrh	r3, [r7, #10]
 8008df8:	2b05      	cmp	r3, #5
 8008dfa:	d847      	bhi.n	8008e8c <VL53L0X_GetLimitCheckValue+0xac>
 8008dfc:	a201      	add	r2, pc, #4	; (adr r2, 8008e04 <VL53L0X_GetLimitCheckValue+0x24>)
 8008dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e02:	bf00      	nop
 8008e04:	08008e1d 	.word	0x08008e1d
 8008e08:	08008e29 	.word	0x08008e29
 8008e0c:	08008e4f 	.word	0x08008e4f
 8008e10:	08008e5b 	.word	0x08008e5b
 8008e14:	08008e67 	.word	0x08008e67
 8008e18:	08008e67 	.word	0x08008e67

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e20:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8008e22:	2300      	movs	r3, #0
 8008e24:	77bb      	strb	r3, [r7, #30]
		break;
 8008e26:	e033      	b.n	8008e90 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008e28:	f107 0316 	add.w	r3, r7, #22
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	2144      	movs	r1, #68	; 0x44
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f004 f829 	bl	800ce88 <VL53L0X_RdWord>
 8008e36:	4603      	mov	r3, r0
 8008e38:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008e3a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d102      	bne.n	8008e48 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008e42:	8afb      	ldrh	r3, [r7, #22]
 8008e44:	025b      	lsls	r3, r3, #9
 8008e46:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	77bb      	strb	r3, [r7, #30]
		break;
 8008e4c:	e020      	b.n	8008e90 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e52:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8008e54:	2300      	movs	r3, #0
 8008e56:	77bb      	strb	r3, [r7, #30]
		break;
 8008e58:	e01a      	b.n	8008e90 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8008e60:	2300      	movs	r3, #0
 8008e62:	77bb      	strb	r3, [r7, #30]
		break;
 8008e64:	e014      	b.n	8008e90 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008e66:	f107 0316 	add.w	r3, r7, #22
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	2164      	movs	r1, #100	; 0x64
 8008e6e:	68f8      	ldr	r0, [r7, #12]
 8008e70:	f004 f80a 	bl	800ce88 <VL53L0X_RdWord>
 8008e74:	4603      	mov	r3, r0
 8008e76:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008e78:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d102      	bne.n	8008e86 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008e80:	8afb      	ldrh	r3, [r7, #22]
 8008e82:	025b      	lsls	r3, r3, #9
 8008e84:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	77bb      	strb	r3, [r7, #30]
		break;
 8008e8a:	e001      	b.n	8008e90 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008e8c:	23fc      	movs	r3, #252	; 0xfc
 8008e8e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008e90:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d12a      	bne.n	8008eee <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8008e98:	7fbb      	ldrb	r3, [r7, #30]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d124      	bne.n	8008ee8 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d110      	bne.n	8008ec6 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8008ea4:	897b      	ldrh	r3, [r7, #10]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	330c      	adds	r3, #12
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	4413      	add	r3, r2
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	69ba      	ldr	r2, [r7, #24]
 8008eb6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008eb8:	897b      	ldrh	r3, [r7, #10]
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008ec4:	e013      	b.n	8008eee <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	69ba      	ldr	r2, [r7, #24]
 8008eca:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008ecc:	897b      	ldrh	r3, [r7, #10]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	330c      	adds	r3, #12
 8008ed2:	009b      	lsls	r3, r3, #2
 8008ed4:	4413      	add	r3, r2
 8008ed6:	69ba      	ldr	r2, [r7, #24]
 8008ed8:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008eda:	897b      	ldrh	r3, [r7, #10]
 8008edc:	68fa      	ldr	r2, [r7, #12]
 8008ede:	4413      	add	r3, r2
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008ee6:	e002      	b.n	8008eee <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	69ba      	ldr	r2, [r7, #24]
 8008eec:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008eee:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3720      	adds	r7, #32
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop

08008efc <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f06:	2300      	movs	r3, #0
 8008f08:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8008f0a:	f107 030e 	add.w	r3, r7, #14
 8008f0e:	461a      	mov	r2, r3
 8008f10:	2101      	movs	r1, #1
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f003 ff8e 	bl	800ce34 <VL53L0X_RdByte>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8008f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10e      	bne.n	8008f42 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8008f24:	7bba      	ldrb	r2, [r7, #14]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8008f2c:	7bbb      	ldrb	r3, [r7, #14]
 8008f2e:	b25b      	sxtb	r3, r3
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	da03      	bge.n	8008f3c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	2201      	movs	r2, #1
 8008f38:	701a      	strb	r2, [r3, #0]
 8008f3a:	e002      	b.n	8008f42 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d104      	bne.n	8008f54 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	781a      	ldrb	r2, [r3, #0]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008f54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008f6c:	f107 030e 	add.w	r3, r7, #14
 8008f70:	4619      	mov	r1, r3
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7ff fbd2 	bl	800871c <VL53L0X_GetDeviceMode>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d107      	bne.n	8008f94 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008f84:	7bbb      	ldrb	r3, [r7, #14]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d104      	bne.n	8008f94 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f898 	bl	80090c0 <VL53L0X_StartMeasurement>
 8008f90:	4603      	mov	r3, r0
 8008f92:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8008f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d104      	bne.n	8008fa6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f001 fb3f 	bl	800a620 <VL53L0X_measurement_poll_for_completion>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d106      	bne.n	8008fbc <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008fae:	7bbb      	ldrb	r3, [r7, #14]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d103      	bne.n	8008fbc <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2203      	movs	r2, #3
 8008fb8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8008fbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8008fd8:	2301      	movs	r3, #1
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	68b9      	ldr	r1, [r7, #8]
 8008fde:	68f8      	ldr	r0, [r7, #12]
 8008fe0:	f001 fae1 	bl	800a5a6 <VL53L0X_perform_ref_calibration>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8008fe8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3718      	adds	r7, #24
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b086      	sub	sp, #24
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009000:	2300      	movs	r3, #0
 8009002:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800900a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800900c:	7dbb      	ldrb	r3, [r7, #22]
 800900e:	2b01      	cmp	r3, #1
 8009010:	d005      	beq.n	800901e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8009012:	7dbb      	ldrb	r3, [r7, #22]
 8009014:	2b02      	cmp	r3, #2
 8009016:	d002      	beq.n	800901e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8009018:	7dbb      	ldrb	r3, [r7, #22]
 800901a:	2b03      	cmp	r3, #3
 800901c:	d147      	bne.n	80090ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800901e:	f107 030c 	add.w	r3, r7, #12
 8009022:	f107 0210 	add.w	r2, r7, #16
 8009026:	2101      	movs	r1, #1
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 fbc3 	bl	80097b4 <VL53L0X_GetInterruptThresholds>
 800902e:	4603      	mov	r3, r0
 8009030:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8009038:	d803      	bhi.n	8009042 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800903a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800903c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8009040:	d935      	bls.n	80090ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8009042:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d131      	bne.n	80090ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800904a:	78fb      	ldrb	r3, [r7, #3]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d006      	beq.n	800905e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8009050:	491a      	ldr	r1, [pc, #104]	; (80090bc <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f002 ff56 	bl	800bf04 <VL53L0X_load_tuning_settings>
 8009058:	4603      	mov	r3, r0
 800905a:	75fb      	strb	r3, [r7, #23]
 800905c:	e027      	b.n	80090ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800905e:	2204      	movs	r2, #4
 8009060:	21ff      	movs	r1, #255	; 0xff
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f003 fe64 	bl	800cd30 <VL53L0X_WrByte>
 8009068:	4603      	mov	r3, r0
 800906a:	461a      	mov	r2, r3
 800906c:	7dfb      	ldrb	r3, [r7, #23]
 800906e:	4313      	orrs	r3, r2
 8009070:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8009072:	2200      	movs	r2, #0
 8009074:	2170      	movs	r1, #112	; 0x70
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f003 fe5a 	bl	800cd30 <VL53L0X_WrByte>
 800907c:	4603      	mov	r3, r0
 800907e:	461a      	mov	r2, r3
 8009080:	7dfb      	ldrb	r3, [r7, #23]
 8009082:	4313      	orrs	r3, r2
 8009084:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009086:	2200      	movs	r2, #0
 8009088:	21ff      	movs	r1, #255	; 0xff
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f003 fe50 	bl	800cd30 <VL53L0X_WrByte>
 8009090:	4603      	mov	r3, r0
 8009092:	461a      	mov	r2, r3
 8009094:	7dfb      	ldrb	r3, [r7, #23]
 8009096:	4313      	orrs	r3, r2
 8009098:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800909a:	2200      	movs	r2, #0
 800909c:	2180      	movs	r1, #128	; 0x80
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f003 fe46 	bl	800cd30 <VL53L0X_WrByte>
 80090a4:	4603      	mov	r3, r0
 80090a6:	461a      	mov	r2, r3
 80090a8:	7dfb      	ldrb	r3, [r7, #23]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 80090ae:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3718      	adds	r7, #24
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop
 80090bc:	20000104 	.word	0x20000104

080090c0 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b086      	sub	sp, #24
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80090c8:	2300      	movs	r3, #0
 80090ca:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 80090cc:	2301      	movs	r3, #1
 80090ce:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80090d0:	f107 030e 	add.w	r3, r7, #14
 80090d4:	4619      	mov	r1, r3
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f7ff fb20 	bl	800871c <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 80090dc:	2201      	movs	r2, #1
 80090de:	2180      	movs	r1, #128	; 0x80
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f003 fe25 	bl	800cd30 <VL53L0X_WrByte>
 80090e6:	4603      	mov	r3, r0
 80090e8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80090ea:	2201      	movs	r2, #1
 80090ec:	21ff      	movs	r1, #255	; 0xff
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f003 fe1e 	bl	800cd30 <VL53L0X_WrByte>
 80090f4:	4603      	mov	r3, r0
 80090f6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 80090f8:	2200      	movs	r2, #0
 80090fa:	2100      	movs	r1, #0
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f003 fe17 	bl	800cd30 <VL53L0X_WrByte>
 8009102:	4603      	mov	r3, r0
 8009104:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800910c:	461a      	mov	r2, r3
 800910e:	2191      	movs	r1, #145	; 0x91
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f003 fe0d 	bl	800cd30 <VL53L0X_WrByte>
 8009116:	4603      	mov	r3, r0
 8009118:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800911a:	2201      	movs	r2, #1
 800911c:	2100      	movs	r1, #0
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f003 fe06 	bl	800cd30 <VL53L0X_WrByte>
 8009124:	4603      	mov	r3, r0
 8009126:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009128:	2200      	movs	r2, #0
 800912a:	21ff      	movs	r1, #255	; 0xff
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f003 fdff 	bl	800cd30 <VL53L0X_WrByte>
 8009132:	4603      	mov	r3, r0
 8009134:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009136:	2200      	movs	r2, #0
 8009138:	2180      	movs	r1, #128	; 0x80
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f003 fdf8 	bl	800cd30 <VL53L0X_WrByte>
 8009140:	4603      	mov	r3, r0
 8009142:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8009144:	7bbb      	ldrb	r3, [r7, #14]
 8009146:	2b03      	cmp	r3, #3
 8009148:	d054      	beq.n	80091f4 <VL53L0X_StartMeasurement+0x134>
 800914a:	2b03      	cmp	r3, #3
 800914c:	dc6c      	bgt.n	8009228 <VL53L0X_StartMeasurement+0x168>
 800914e:	2b00      	cmp	r3, #0
 8009150:	d002      	beq.n	8009158 <VL53L0X_StartMeasurement+0x98>
 8009152:	2b01      	cmp	r3, #1
 8009154:	d034      	beq.n	80091c0 <VL53L0X_StartMeasurement+0x100>
 8009156:	e067      	b.n	8009228 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8009158:	2201      	movs	r2, #1
 800915a:	2100      	movs	r1, #0
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f003 fde7 	bl	800cd30 <VL53L0X_WrByte>
 8009162:	4603      	mov	r3, r0
 8009164:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8009166:	7bfb      	ldrb	r3, [r7, #15]
 8009168:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800916a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d15d      	bne.n	800922e <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8009172:	2300      	movs	r3, #0
 8009174:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d008      	beq.n	800918e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800917c:	f107 030d 	add.w	r3, r7, #13
 8009180:	461a      	mov	r2, r3
 8009182:	2100      	movs	r1, #0
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f003 fe55 	bl	800ce34 <VL53L0X_RdByte>
 800918a:	4603      	mov	r3, r0
 800918c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	3301      	adds	r3, #1
 8009192:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8009194:	7b7a      	ldrb	r2, [r7, #13]
 8009196:	7bfb      	ldrb	r3, [r7, #15]
 8009198:	4013      	ands	r3, r2
 800919a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800919c:	7bfa      	ldrb	r2, [r7, #15]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d107      	bne.n	80091b2 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 80091a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d103      	bne.n	80091b2 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80091b0:	d3e1      	bcc.n	8009176 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80091b8:	d339      	bcc.n	800922e <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 80091ba:	23f9      	movs	r3, #249	; 0xf9
 80091bc:	75fb      	strb	r3, [r7, #23]

		}

		break;
 80091be:	e036      	b.n	800922e <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80091c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d105      	bne.n	80091d4 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80091c8:	2101      	movs	r1, #1
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f7ff ff12 	bl	8008ff4 <VL53L0X_CheckAndLoadInterruptSettings>
 80091d0:	4603      	mov	r3, r0
 80091d2:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80091d4:	2202      	movs	r2, #2
 80091d6:	2100      	movs	r1, #0
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f003 fda9 	bl	800cd30 <VL53L0X_WrByte>
 80091de:	4603      	mov	r3, r0
 80091e0:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 80091e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d123      	bne.n	8009232 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2204      	movs	r2, #4
 80091ee:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80091f2:	e01e      	b.n	8009232 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80091f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d105      	bne.n	8009208 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80091fc:	2101      	movs	r1, #1
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f7ff fef8 	bl	8008ff4 <VL53L0X_CheckAndLoadInterruptSettings>
 8009204:	4603      	mov	r3, r0
 8009206:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8009208:	2204      	movs	r2, #4
 800920a:	2100      	movs	r1, #0
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f003 fd8f 	bl	800cd30 <VL53L0X_WrByte>
 8009212:	4603      	mov	r3, r0
 8009214:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8009216:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d10b      	bne.n	8009236 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2204      	movs	r2, #4
 8009222:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8009226:	e006      	b.n	8009236 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8009228:	23f8      	movs	r3, #248	; 0xf8
 800922a:	75fb      	strb	r3, [r7, #23]
 800922c:	e004      	b.n	8009238 <VL53L0X_StartMeasurement+0x178>
		break;
 800922e:	bf00      	nop
 8009230:	e002      	b.n	8009238 <VL53L0X_StartMeasurement+0x178>
		break;
 8009232:	bf00      	nop
 8009234:	e000      	b.n	8009238 <VL53L0X_StartMeasurement+0x178>
		break;
 8009236:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8009238:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800923c:	4618      	mov	r0, r3
 800923e:	3718      	adds	r7, #24
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800924e:	2300      	movs	r3, #0
 8009250:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8009258:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800925a:	7bbb      	ldrb	r3, [r7, #14]
 800925c:	2b04      	cmp	r3, #4
 800925e:	d112      	bne.n	8009286 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8009260:	f107 0308 	add.w	r3, r7, #8
 8009264:	4619      	mov	r1, r3
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 fb1a 	bl	80098a0 <VL53L0X_GetInterruptMaskStatus>
 800926c:	4603      	mov	r3, r0
 800926e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	2b04      	cmp	r3, #4
 8009274:	d103      	bne.n	800927e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	2201      	movs	r2, #1
 800927a:	701a      	strb	r2, [r3, #0]
 800927c:	e01c      	b.n	80092b8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	2200      	movs	r2, #0
 8009282:	701a      	strb	r2, [r3, #0]
 8009284:	e018      	b.n	80092b8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8009286:	f107 030d 	add.w	r3, r7, #13
 800928a:	461a      	mov	r2, r3
 800928c:	2114      	movs	r1, #20
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f003 fdd0 	bl	800ce34 <VL53L0X_RdByte>
 8009294:	4603      	mov	r3, r0
 8009296:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8009298:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10b      	bne.n	80092b8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 80092a0:	7b7b      	ldrb	r3, [r7, #13]
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d003      	beq.n	80092b2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	2201      	movs	r2, #1
 80092ae:	701a      	strb	r2, [r3, #0]
 80092b0:	e002      	b.n	80092b8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	2200      	movs	r2, #0
 80092b6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80092b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80092c4:	b5b0      	push	{r4, r5, r7, lr}
 80092c6:	b096      	sub	sp, #88	; 0x58
 80092c8:	af02      	add	r7, sp, #8
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092ce:	2300      	movs	r3, #0
 80092d0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80092d4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80092d8:	230c      	movs	r3, #12
 80092da:	2114      	movs	r1, #20
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f003 fcfb 	bl	800ccd8 <VL53L0X_ReadMulti>
 80092e2:	4603      	mov	r3, r0
 80092e4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 80092e8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	f040 80d1 	bne.w	8009494 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	2200      	movs	r2, #0
 80092f6:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	2200      	movs	r2, #0
 80092fc:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80092fe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8009302:	b29b      	uxth	r3, r3
 8009304:	021b      	lsls	r3, r3, #8
 8009306:	b29a      	uxth	r2, r3
 8009308:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800930c:	b29b      	uxth	r3, r3
 800930e:	4413      	add	r3, r2
 8009310:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	2200      	movs	r2, #0
 8009318:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800931a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800931e:	b29b      	uxth	r3, r3
 8009320:	021b      	lsls	r3, r3, #8
 8009322:	b29a      	uxth	r2, r3
 8009324:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009328:	b29b      	uxth	r3, r3
 800932a:	4413      	add	r3, r2
 800932c:	b29b      	uxth	r3, r3
 800932e:	025b      	lsls	r3, r3, #9
 8009330:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009336:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8009338:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800933c:	b29b      	uxth	r3, r3
 800933e:	021b      	lsls	r3, r3, #8
 8009340:	b29a      	uxth	r2, r3
 8009342:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8009346:	b29b      	uxth	r3, r3
 8009348:	4413      	add	r3, r2
 800934a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800934e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009352:	025b      	lsls	r3, r3, #9
 8009354:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800935a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800935e:	b29b      	uxth	r3, r3
 8009360:	021b      	lsls	r3, r3, #8
 8009362:	b29a      	uxth	r2, r3
 8009364:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009368:	b29b      	uxth	r3, r3
 800936a:	4413      	add	r3, r2
 800936c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009376:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8009378:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800937c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8009386:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800938e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8009392:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009394:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009398:	d046      	beq.n	8009428 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800939a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800939c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80093a0:	fb02 f303 	mul.w	r3, r2, r3
 80093a4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80093a8:	4a57      	ldr	r2, [pc, #348]	; (8009508 <VL53L0X_GetRangingMeasurementData+0x244>)
 80093aa:	fb82 1203 	smull	r1, r2, r2, r3
 80093ae:	1192      	asrs	r2, r2, #6
 80093b0:	17db      	asrs	r3, r3, #31
 80093b2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 80093b4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6a1b      	ldr	r3, [r3, #32]
 80093bc:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	7f1b      	ldrb	r3, [r3, #28]
 80093c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 80093c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d02c      	beq.n	8009428 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 80093ce:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80093d0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80093d4:	fb02 f303 	mul.w	r3, r2, r3
 80093d8:	121a      	asrs	r2, r3, #8
					<= 0) {
 80093da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 80093dc:	429a      	cmp	r2, r3
 80093de:	d10d      	bne.n	80093fc <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 80093e0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d004      	beq.n	80093f2 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 80093e8:	f242 23b8 	movw	r3, #8888	; 0x22b8
 80093ec:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80093f0:	e016      	b.n	8009420 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 80093f2:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 80093f6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80093fa:	e011      	b.n	8009420 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80093fc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009400:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009402:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8009406:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009408:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800940c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8009410:	121b      	asrs	r3, r3, #8
 8009412:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8009414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009416:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8009418:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800941c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8009420:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009424:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8009428:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800942c:	2b00      	cmp	r3, #0
 800942e:	d00d      	beq.n	800944c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8009430:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009434:	089b      	lsrs	r3, r3, #2
 8009436:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800943c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009440:	b2db      	uxtb	r3, r3
 8009442:	019b      	lsls	r3, r3, #6
 8009444:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	75da      	strb	r2, [r3, #23]
 800944a:	e006      	b.n	800945a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8009452:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	2200      	movs	r2, #0
 8009458:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800945a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800945e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8009462:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8009466:	9301      	str	r3, [sp, #4]
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	9300      	str	r3, [sp, #0]
 800946c:	4613      	mov	r3, r2
 800946e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f003 f9e5 	bl	800c840 <VL53L0X_get_pal_range_status>
 8009476:	4603      	mov	r3, r0
 8009478:	461a      	mov	r2, r3
 800947a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800947e:	4313      	orrs	r3, r2
 8009480:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8009484:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009488:	2b00      	cmp	r3, #0
 800948a:	d103      	bne.n	8009494 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800948c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009494:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009498:	2b00      	cmp	r3, #0
 800949a:	d12f      	bne.n	80094fc <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f107 040c 	add.w	r4, r7, #12
 80094a2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 80094a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80094ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 80094b6:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 80094bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 80094c4:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 80094ca:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80094d0:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80094d6:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80094dc:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 80094e2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f103 0450 	add.w	r4, r3, #80	; 0x50
 80094ec:	f107 050c 	add.w	r5, r7, #12
 80094f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80094f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80094fc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8009500:	4618      	mov	r0, r3
 8009502:	3750      	adds	r7, #80	; 0x50
 8009504:	46bd      	mov	sp, r7
 8009506:	bdb0      	pop	{r4, r5, r7, pc}
 8009508:	10624dd3 	.word	0x10624dd3

0800950c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009516:	2300      	movs	r3, #0
 8009518:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800951a:	2100      	movs	r1, #0
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f7ff f8d1 	bl	80086c4 <VL53L0X_SetDeviceMode>
 8009522:	4603      	mov	r3, r0
 8009524:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d104      	bne.n	8009538 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7ff fd16 	bl	8008f60 <VL53L0X_PerformSingleMeasurement>
 8009534:	4603      	mov	r3, r0
 8009536:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8009538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d105      	bne.n	800954c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8009540:	6839      	ldr	r1, [r7, #0]
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f7ff febe 	bl	80092c4 <VL53L0X_GetRangingMeasurementData>
 8009548:	4603      	mov	r3, r0
 800954a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800954c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d105      	bne.n	8009560 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009554:	2100      	movs	r1, #0
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 f962 	bl	8009820 <VL53L0X_ClearInterruptMask>
 800955c:	4603      	mov	r3, r0
 800955e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8009560:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009564:	4618      	mov	r0, r3
 8009566:	3710      	adds	r7, #16
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	4608      	mov	r0, r1
 8009576:	4611      	mov	r1, r2
 8009578:	461a      	mov	r2, r3
 800957a:	4603      	mov	r3, r0
 800957c:	70fb      	strb	r3, [r7, #3]
 800957e:	460b      	mov	r3, r1
 8009580:	70bb      	strb	r3, [r7, #2]
 8009582:	4613      	mov	r3, r2
 8009584:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009586:	2300      	movs	r3, #0
 8009588:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800958a:	78fb      	ldrb	r3, [r7, #3]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d002      	beq.n	8009596 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8009590:	23f6      	movs	r3, #246	; 0xf6
 8009592:	73fb      	strb	r3, [r7, #15]
 8009594:	e107      	b.n	80097a6 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8009596:	78bb      	ldrb	r3, [r7, #2]
 8009598:	2b14      	cmp	r3, #20
 800959a:	d110      	bne.n	80095be <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800959c:	7e3b      	ldrb	r3, [r7, #24]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d102      	bne.n	80095a8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 80095a2:	2310      	movs	r3, #16
 80095a4:	73bb      	strb	r3, [r7, #14]
 80095a6:	e001      	b.n	80095ac <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 80095a8:	2301      	movs	r3, #1
 80095aa:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 80095ac:	7bbb      	ldrb	r3, [r7, #14]
 80095ae:	461a      	mov	r2, r3
 80095b0:	2184      	movs	r1, #132	; 0x84
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f003 fbbc 	bl	800cd30 <VL53L0X_WrByte>
 80095b8:	4603      	mov	r3, r0
 80095ba:	73fb      	strb	r3, [r7, #15]
 80095bc:	e0f3      	b.n	80097a6 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80095be:	78bb      	ldrb	r3, [r7, #2]
 80095c0:	2b15      	cmp	r3, #21
 80095c2:	f040 8097 	bne.w	80096f4 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80095c6:	2201      	movs	r2, #1
 80095c8:	21ff      	movs	r1, #255	; 0xff
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f003 fbb0 	bl	800cd30 <VL53L0X_WrByte>
 80095d0:	4603      	mov	r3, r0
 80095d2:	461a      	mov	r2, r3
 80095d4:	7bfb      	ldrb	r3, [r7, #15]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80095da:	2200      	movs	r2, #0
 80095dc:	2100      	movs	r1, #0
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f003 fba6 	bl	800cd30 <VL53L0X_WrByte>
 80095e4:	4603      	mov	r3, r0
 80095e6:	461a      	mov	r2, r3
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80095ee:	2200      	movs	r2, #0
 80095f0:	21ff      	movs	r1, #255	; 0xff
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f003 fb9c 	bl	800cd30 <VL53L0X_WrByte>
 80095f8:	4603      	mov	r3, r0
 80095fa:	461a      	mov	r2, r3
 80095fc:	7bfb      	ldrb	r3, [r7, #15]
 80095fe:	4313      	orrs	r3, r2
 8009600:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009602:	2201      	movs	r2, #1
 8009604:	2180      	movs	r1, #128	; 0x80
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f003 fb92 	bl	800cd30 <VL53L0X_WrByte>
 800960c:	4603      	mov	r3, r0
 800960e:	461a      	mov	r2, r3
 8009610:	7bfb      	ldrb	r3, [r7, #15]
 8009612:	4313      	orrs	r3, r2
 8009614:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8009616:	2202      	movs	r2, #2
 8009618:	2185      	movs	r1, #133	; 0x85
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f003 fb88 	bl	800cd30 <VL53L0X_WrByte>
 8009620:	4603      	mov	r3, r0
 8009622:	461a      	mov	r2, r3
 8009624:	7bfb      	ldrb	r3, [r7, #15]
 8009626:	4313      	orrs	r3, r2
 8009628:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800962a:	2204      	movs	r2, #4
 800962c:	21ff      	movs	r1, #255	; 0xff
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f003 fb7e 	bl	800cd30 <VL53L0X_WrByte>
 8009634:	4603      	mov	r3, r0
 8009636:	461a      	mov	r2, r3
 8009638:	7bfb      	ldrb	r3, [r7, #15]
 800963a:	4313      	orrs	r3, r2
 800963c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800963e:	2200      	movs	r2, #0
 8009640:	21cd      	movs	r1, #205	; 0xcd
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f003 fb74 	bl	800cd30 <VL53L0X_WrByte>
 8009648:	4603      	mov	r3, r0
 800964a:	461a      	mov	r2, r3
 800964c:	7bfb      	ldrb	r3, [r7, #15]
 800964e:	4313      	orrs	r3, r2
 8009650:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8009652:	2211      	movs	r2, #17
 8009654:	21cc      	movs	r1, #204	; 0xcc
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f003 fb6a 	bl	800cd30 <VL53L0X_WrByte>
 800965c:	4603      	mov	r3, r0
 800965e:	461a      	mov	r2, r3
 8009660:	7bfb      	ldrb	r3, [r7, #15]
 8009662:	4313      	orrs	r3, r2
 8009664:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8009666:	2207      	movs	r2, #7
 8009668:	21ff      	movs	r1, #255	; 0xff
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f003 fb60 	bl	800cd30 <VL53L0X_WrByte>
 8009670:	4603      	mov	r3, r0
 8009672:	461a      	mov	r2, r3
 8009674:	7bfb      	ldrb	r3, [r7, #15]
 8009676:	4313      	orrs	r3, r2
 8009678:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800967a:	2200      	movs	r2, #0
 800967c:	21be      	movs	r1, #190	; 0xbe
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f003 fb56 	bl	800cd30 <VL53L0X_WrByte>
 8009684:	4603      	mov	r3, r0
 8009686:	461a      	mov	r2, r3
 8009688:	7bfb      	ldrb	r3, [r7, #15]
 800968a:	4313      	orrs	r3, r2
 800968c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800968e:	2206      	movs	r2, #6
 8009690:	21ff      	movs	r1, #255	; 0xff
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f003 fb4c 	bl	800cd30 <VL53L0X_WrByte>
 8009698:	4603      	mov	r3, r0
 800969a:	461a      	mov	r2, r3
 800969c:	7bfb      	ldrb	r3, [r7, #15]
 800969e:	4313      	orrs	r3, r2
 80096a0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80096a2:	2209      	movs	r2, #9
 80096a4:	21cc      	movs	r1, #204	; 0xcc
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f003 fb42 	bl	800cd30 <VL53L0X_WrByte>
 80096ac:	4603      	mov	r3, r0
 80096ae:	461a      	mov	r2, r3
 80096b0:	7bfb      	ldrb	r3, [r7, #15]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80096b6:	2200      	movs	r2, #0
 80096b8:	21ff      	movs	r1, #255	; 0xff
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f003 fb38 	bl	800cd30 <VL53L0X_WrByte>
 80096c0:	4603      	mov	r3, r0
 80096c2:	461a      	mov	r2, r3
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	4313      	orrs	r3, r2
 80096c8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80096ca:	2201      	movs	r2, #1
 80096cc:	21ff      	movs	r1, #255	; 0xff
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f003 fb2e 	bl	800cd30 <VL53L0X_WrByte>
 80096d4:	4603      	mov	r3, r0
 80096d6:	461a      	mov	r2, r3
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	4313      	orrs	r3, r2
 80096dc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80096de:	2200      	movs	r2, #0
 80096e0:	2100      	movs	r1, #0
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f003 fb24 	bl	800cd30 <VL53L0X_WrByte>
 80096e8:	4603      	mov	r3, r0
 80096ea:	461a      	mov	r2, r3
 80096ec:	7bfb      	ldrb	r3, [r7, #15]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	73fb      	strb	r3, [r7, #15]
 80096f2:	e058      	b.n	80097a6 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80096f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d121      	bne.n	8009740 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 80096fc:	787b      	ldrb	r3, [r7, #1]
 80096fe:	2b04      	cmp	r3, #4
 8009700:	d81b      	bhi.n	800973a <VL53L0X_SetGpioConfig+0x1ce>
 8009702:	a201      	add	r2, pc, #4	; (adr r2, 8009708 <VL53L0X_SetGpioConfig+0x19c>)
 8009704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009708:	0800971d 	.word	0x0800971d
 800970c:	08009723 	.word	0x08009723
 8009710:	08009729 	.word	0x08009729
 8009714:	0800972f 	.word	0x0800972f
 8009718:	08009735 	.word	0x08009735
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800971c:	2300      	movs	r3, #0
 800971e:	73bb      	strb	r3, [r7, #14]
				break;
 8009720:	e00f      	b.n	8009742 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8009722:	2301      	movs	r3, #1
 8009724:	73bb      	strb	r3, [r7, #14]
				break;
 8009726:	e00c      	b.n	8009742 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8009728:	2302      	movs	r3, #2
 800972a:	73bb      	strb	r3, [r7, #14]
				break;
 800972c:	e009      	b.n	8009742 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800972e:	2303      	movs	r3, #3
 8009730:	73bb      	strb	r3, [r7, #14]
				break;
 8009732:	e006      	b.n	8009742 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8009734:	2304      	movs	r3, #4
 8009736:	73bb      	strb	r3, [r7, #14]
				break;
 8009738:	e003      	b.n	8009742 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800973a:	23f5      	movs	r3, #245	; 0xf5
 800973c:	73fb      	strb	r3, [r7, #15]
 800973e:	e000      	b.n	8009742 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8009740:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8009742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d107      	bne.n	800975a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800974a:	7bbb      	ldrb	r3, [r7, #14]
 800974c:	461a      	mov	r2, r3
 800974e:	210a      	movs	r1, #10
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f003 faed 	bl	800cd30 <VL53L0X_WrByte>
 8009756:	4603      	mov	r3, r0
 8009758:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800975a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d10f      	bne.n	8009782 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8009762:	7e3b      	ldrb	r3, [r7, #24]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d102      	bne.n	800976e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8009768:	2300      	movs	r3, #0
 800976a:	73bb      	strb	r3, [r7, #14]
 800976c:	e001      	b.n	8009772 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800976e:	2310      	movs	r3, #16
 8009770:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8009772:	7bbb      	ldrb	r3, [r7, #14]
 8009774:	22ef      	movs	r2, #239	; 0xef
 8009776:	2184      	movs	r1, #132	; 0x84
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f003 fb27 	bl	800cdcc <VL53L0X_UpdateByte>
 800977e:	4603      	mov	r3, r0
 8009780:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8009782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d103      	bne.n	8009792 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	787a      	ldrb	r2, [r7, #1]
 800978e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8009792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d105      	bne.n	80097a6 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800979a:	2100      	movs	r1, #0
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f83f 	bl	8009820 <VL53L0X_ClearInterruptMask>
 80097a2:	4603      	mov	r3, r0
 80097a4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80097a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
 80097b2:	bf00      	nop

080097b4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	607a      	str	r2, [r7, #4]
 80097be:	603b      	str	r3, [r7, #0]
 80097c0:	460b      	mov	r3, r1
 80097c2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097c4:	2300      	movs	r3, #0
 80097c6:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80097c8:	f107 0314 	add.w	r3, r7, #20
 80097cc:	461a      	mov	r2, r3
 80097ce:	210e      	movs	r1, #14
 80097d0:	68f8      	ldr	r0, [r7, #12]
 80097d2:	f003 fb59 	bl	800ce88 <VL53L0X_RdWord>
 80097d6:	4603      	mov	r3, r0
 80097d8:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80097da:	8abb      	ldrh	r3, [r7, #20]
 80097dc:	045b      	lsls	r3, r3, #17
 80097de:	461a      	mov	r2, r3
 80097e0:	4b0e      	ldr	r3, [pc, #56]	; (800981c <VL53L0X_GetInterruptThresholds+0x68>)
 80097e2:	4013      	ands	r3, r2
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80097e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d10f      	bne.n	8009810 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80097f0:	f107 0314 	add.w	r3, r7, #20
 80097f4:	461a      	mov	r2, r3
 80097f6:	210c      	movs	r1, #12
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f003 fb45 	bl	800ce88 <VL53L0X_RdWord>
 80097fe:	4603      	mov	r3, r0
 8009800:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8009802:	8abb      	ldrh	r3, [r7, #20]
 8009804:	045b      	lsls	r3, r3, #17
 8009806:	461a      	mov	r2, r3
 8009808:	4b04      	ldr	r3, [pc, #16]	; (800981c <VL53L0X_GetInterruptThresholds+0x68>)
 800980a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800980c:	683a      	ldr	r2, [r7, #0]
 800980e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009810:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009814:	4618      	mov	r0, r3
 8009816:	3718      	adds	r7, #24
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	1ffe0000 	.word	0x1ffe0000

08009820 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800982a:	2300      	movs	r3, #0
 800982c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800982e:	2300      	movs	r3, #0
 8009830:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8009832:	2201      	movs	r2, #1
 8009834:	210b      	movs	r1, #11
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f003 fa7a 	bl	800cd30 <VL53L0X_WrByte>
 800983c:	4603      	mov	r3, r0
 800983e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8009840:	2200      	movs	r2, #0
 8009842:	210b      	movs	r1, #11
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f003 fa73 	bl	800cd30 <VL53L0X_WrByte>
 800984a:	4603      	mov	r3, r0
 800984c:	461a      	mov	r2, r3
 800984e:	7bfb      	ldrb	r3, [r7, #15]
 8009850:	4313      	orrs	r3, r2
 8009852:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8009854:	f107 030d 	add.w	r3, r7, #13
 8009858:	461a      	mov	r2, r3
 800985a:	2113      	movs	r1, #19
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f003 fae9 	bl	800ce34 <VL53L0X_RdByte>
 8009862:	4603      	mov	r3, r0
 8009864:	461a      	mov	r2, r3
 8009866:	7bfb      	ldrb	r3, [r7, #15]
 8009868:	4313      	orrs	r3, r2
 800986a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800986c:	7bbb      	ldrb	r3, [r7, #14]
 800986e:	3301      	adds	r3, #1
 8009870:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8009872:	7b7b      	ldrb	r3, [r7, #13]
 8009874:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8009878:	2b00      	cmp	r3, #0
 800987a:	d006      	beq.n	800988a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800987c:	7bbb      	ldrb	r3, [r7, #14]
 800987e:	2b02      	cmp	r3, #2
 8009880:	d803      	bhi.n	800988a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8009882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d0d3      	beq.n	8009832 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800988a:	7bbb      	ldrb	r3, [r7, #14]
 800988c:	2b02      	cmp	r3, #2
 800988e:	d901      	bls.n	8009894 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8009890:	23f4      	movs	r3, #244	; 0xf4
 8009892:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8009894:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3710      	adds	r7, #16
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098aa:	2300      	movs	r3, #0
 80098ac:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80098ae:	f107 030e 	add.w	r3, r7, #14
 80098b2:	461a      	mov	r2, r3
 80098b4:	2113      	movs	r1, #19
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f003 fabc 	bl	800ce34 <VL53L0X_RdByte>
 80098bc:	4603      	mov	r3, r0
 80098be:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80098c0:	7bbb      	ldrb	r3, [r7, #14]
 80098c2:	f003 0207 	and.w	r2, r3, #7
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
 80098cc:	f003 0318 	and.w	r3, r3, #24
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d001      	beq.n	80098d8 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80098d4:	23fa      	movs	r3, #250	; 0xfa
 80098d6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80098d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	60b9      	str	r1, [r7, #8]
 80098ee:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098f0:	2300      	movs	r3, #0
 80098f2:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	68b9      	ldr	r1, [r7, #8]
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f000 fa03 	bl	8009d04 <VL53L0X_perform_ref_spad_management>
 80098fe:	4603      	mov	r3, r0
 8009900:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8009902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009906:	4618      	mov	r0, r3
 8009908:	3718      	adds	r7, #24
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}

0800990e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800990e:	b580      	push	{r7, lr}
 8009910:	b084      	sub	sp, #16
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
 8009916:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009918:	2300      	movs	r3, #0
 800991a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800991c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8009920:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8009922:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009926:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8009928:	f107 0308 	add.w	r3, r7, #8
 800992c:	461a      	mov	r2, r3
 800992e:	2128      	movs	r1, #40	; 0x28
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f003 faa9 	bl	800ce88 <VL53L0X_RdWord>
 8009936:	4603      	mov	r3, r0
 8009938:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800993a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d11e      	bne.n	8009980 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8009942:	893b      	ldrh	r3, [r7, #8]
 8009944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009948:	b29b      	uxth	r3, r3
 800994a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800994c:	893b      	ldrh	r3, [r7, #8]
 800994e:	461a      	mov	r2, r3
 8009950:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009954:	429a      	cmp	r2, r3
 8009956:	dd0b      	ble.n	8009970 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8009958:	893a      	ldrh	r2, [r7, #8]
 800995a:	897b      	ldrh	r3, [r7, #10]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	b29b      	uxth	r3, r3
 8009960:	b21b      	sxth	r3, r3
 8009962:	461a      	mov	r2, r3
					* 250;
 8009964:	23fa      	movs	r3, #250	; 0xfa
 8009966:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	601a      	str	r2, [r3, #0]
 800996e:	e007      	b.n	8009980 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8009970:	893b      	ldrh	r3, [r7, #8]
 8009972:	b21b      	sxth	r3, r3
 8009974:	461a      	mov	r2, r3
 8009976:	23fa      	movs	r3, #250	; 0xfa
 8009978:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8009980:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009984:	4618      	mov	r0, r3
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800998c:	b480      	push	{r7}
 800998e:	b08b      	sub	sp, #44	; 0x2c
 8009990:	af00      	add	r7, sp, #0
 8009992:	60f8      	str	r0, [r7, #12]
 8009994:	60b9      	str	r1, [r7, #8]
 8009996:	607a      	str	r2, [r7, #4]
 8009998:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800999a:	2308      	movs	r3, #8
 800999c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800999e:	2300      	movs	r3, #0
 80099a0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	f04f 32ff 	mov.w	r2, #4294967295
 80099a8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	69bb      	ldr	r3, [r7, #24]
 80099ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80099b2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	69ba      	ldr	r2, [r7, #24]
 80099b8:	fbb3 f2f2 	udiv	r2, r3, r2
 80099bc:	69b9      	ldr	r1, [r7, #24]
 80099be:	fb01 f202 	mul.w	r2, r1, r2
 80099c2:	1a9b      	subs	r3, r3, r2
 80099c4:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	627b      	str	r3, [r7, #36]	; 0x24
 80099ca:	e030      	b.n	8009a2e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80099cc:	2300      	movs	r3, #0
 80099ce:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 80099d0:	68fa      	ldr	r2, [r7, #12]
 80099d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d4:	4413      	add	r3, r2
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80099da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	429a      	cmp	r2, r3
 80099e0:	d11e      	bne.n	8009a20 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80099e2:	7ffa      	ldrb	r2, [r7, #31]
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	fa42 f303 	asr.w	r3, r2, r3
 80099ea:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 80099f0:	e016      	b.n	8009a20 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 80099f2:	7ffb      	ldrb	r3, [r7, #31]
 80099f4:	f003 0301 	and.w	r3, r3, #1
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d00b      	beq.n	8009a14 <get_next_good_spad+0x88>
				success = 1;
 80099fc:	2301      	movs	r3, #1
 80099fe:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8009a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a02:	69ba      	ldr	r2, [r7, #24]
 8009a04:	fb03 f202 	mul.w	r2, r3, r2
 8009a08:	6a3b      	ldr	r3, [r7, #32]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	601a      	str	r2, [r3, #0]
				break;
 8009a12:	e009      	b.n	8009a28 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8009a14:	7ffb      	ldrb	r3, [r7, #31]
 8009a16:	085b      	lsrs	r3, r3, #1
 8009a18:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8009a20:	6a3a      	ldr	r2, [r7, #32]
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d3e4      	bcc.n	80099f2 <get_next_good_spad+0x66>
				coarseIndex++) {
 8009a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8009a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d202      	bcs.n	8009a3c <get_next_good_spad+0xb0>
 8009a36:	7fbb      	ldrb	r3, [r7, #30]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d0c7      	beq.n	80099cc <get_next_good_spad+0x40>
		}
	}
}
 8009a3c:	bf00      	nop
 8009a3e:	372c      	adds	r7, #44	; 0x2c
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8009a50:	2301      	movs	r3, #1
 8009a52:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	099b      	lsrs	r3, r3, #6
 8009a58:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009a5a:	4a07      	ldr	r2, [pc, #28]	; (8009a78 <is_aperture+0x30>)
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d101      	bne.n	8009a6a <is_aperture+0x22>
		isAperture = 0;
 8009a66:	2300      	movs	r3, #0
 8009a68:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8009a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3714      	adds	r7, #20
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	200002bc 	.word	0x200002bc

08009a7c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b089      	sub	sp, #36	; 0x24
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8009a8c:	2308      	movs	r3, #8
 8009a8e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8009a90:	687a      	ldr	r2, [r7, #4]
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a98:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	69ba      	ldr	r2, [r7, #24]
 8009a9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009aa2:	69b9      	ldr	r1, [r7, #24]
 8009aa4:	fb01 f202 	mul.w	r2, r1, r2
 8009aa8:	1a9b      	subs	r3, r3, r2
 8009aaa:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8009aac:	697a      	ldr	r2, [r7, #20]
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d302      	bcc.n	8009aba <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009ab4:	23ce      	movs	r3, #206	; 0xce
 8009ab6:	77fb      	strb	r3, [r7, #31]
 8009ab8:	e010      	b.n	8009adc <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	4413      	add	r3, r2
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	b25a      	sxtb	r2, r3
 8009ac4:	2101      	movs	r1, #1
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8009acc:	b25b      	sxtb	r3, r3
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	b259      	sxtb	r1, r3
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	4413      	add	r3, r2
 8009ad8:	b2ca      	uxtb	r2, r1
 8009ada:	701a      	strb	r2, [r3, #0]

	return status;
 8009adc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3724      	adds	r7, #36	; 0x24
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b084      	sub	sp, #16
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8009af6:	2306      	movs	r3, #6
 8009af8:	683a      	ldr	r2, [r7, #0]
 8009afa:	21b0      	movs	r1, #176	; 0xb0
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f003 f8bb 	bl	800cc78 <VL53L0X_WriteMulti>
 8009b02:	4603      	mov	r3, r0
 8009b04:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8009b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3710      	adds	r7, #16
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}

08009b12 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8009b12:	b580      	push	{r7, lr}
 8009b14:	b084      	sub	sp, #16
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
 8009b1a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8009b1c:	2306      	movs	r3, #6
 8009b1e:	683a      	ldr	r2, [r7, #0]
 8009b20:	21b0      	movs	r1, #176	; 0xb0
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f003 f8d8 	bl	800ccd8 <VL53L0X_ReadMulti>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8009b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b08c      	sub	sp, #48	; 0x30
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	607a      	str	r2, [r7, #4]
 8009b42:	603b      	str	r3, [r7, #0]
 8009b44:	460b      	mov	r3, r1
 8009b46:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8009b4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b50:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8009b52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b54:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8009b56:	2300      	movs	r3, #0
 8009b58:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b5a:	e02b      	b.n	8009bb4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8009b5c:	f107 031c 	add.w	r3, r7, #28
 8009b60:	6a3a      	ldr	r2, [r7, #32]
 8009b62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7ff ff11 	bl	800998c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b70:	d103      	bne.n	8009b7a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009b72:	23ce      	movs	r3, #206	; 0xce
 8009b74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8009b78:	e020      	b.n	8009bbc <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b80:	4413      	add	r3, r2
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7ff ff60 	bl	8009a48 <is_aperture>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	7afb      	ldrb	r3, [r7, #11]
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d003      	beq.n	8009b9a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009b92:	23ce      	movs	r3, #206	; 0xce
 8009b94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8009b98:	e010      	b.n	8009bbc <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8009b9a:	69fb      	ldr	r3, [r7, #28]
 8009b9c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8009b9e:	6a3a      	ldr	r2, [r7, #32]
 8009ba0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009ba2:	6838      	ldr	r0, [r7, #0]
 8009ba4:	f7ff ff6a 	bl	8009a7c <enable_spad_bit>
		currentSpad++;
 8009ba8:	6a3b      	ldr	r3, [r7, #32]
 8009baa:	3301      	adds	r3, #1
 8009bac:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8009bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d3cf      	bcc.n	8009b5c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8009bbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bbe:	6a3a      	ldr	r2, [r7, #32]
 8009bc0:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8009bc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d106      	bne.n	8009bd8 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8009bca:	6839      	ldr	r1, [r7, #0]
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	f7ff ff8d 	bl	8009aec <set_ref_spad_map>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8009bd8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d121      	bne.n	8009c24 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8009be0:	f107 0314 	add.w	r3, r7, #20
 8009be4:	4619      	mov	r1, r3
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f7ff ff93 	bl	8009b12 <get_ref_spad_map>
 8009bec:	4603      	mov	r3, r0
 8009bee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8009bf6:	e011      	b.n	8009c1c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8009bf8:	683a      	ldr	r2, [r7, #0]
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	4413      	add	r3, r2
 8009bfe:	781a      	ldrb	r2, [r3, #0]
 8009c00:	f107 0114 	add.w	r1, r7, #20
 8009c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c06:	440b      	add	r3, r1
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d003      	beq.n	8009c16 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009c0e:	23ce      	movs	r3, #206	; 0xce
 8009c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8009c14:	e006      	b.n	8009c24 <enable_ref_spads+0xec>
			}
			i++;
 8009c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c18:	3301      	adds	r3, #1
 8009c1a:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8009c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d3e9      	bcc.n	8009bf8 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8009c24:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3730      	adds	r7, #48	; 0x30
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b08a      	sub	sp, #40	; 0x28
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8009c40:	2300      	movs	r3, #0
 8009c42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009c4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8009c50:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d107      	bne.n	8009c68 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8009c58:	22c0      	movs	r2, #192	; 0xc0
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f003 f867 	bl	800cd30 <VL53L0X_WrByte>
 8009c62:	4603      	mov	r3, r0
 8009c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8009c68:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d108      	bne.n	8009c82 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8009c70:	f107 0308 	add.w	r3, r7, #8
 8009c74:	4619      	mov	r1, r3
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f7ff fc48 	bl	800950c <VL53L0X_PerformSingleRangingMeasurement>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8009c82:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d107      	bne.n	8009c9a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	21ff      	movs	r1, #255	; 0xff
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f003 f84e 	bl	800cd30 <VL53L0X_WrByte>
 8009c94:	4603      	mov	r3, r0
 8009c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8009c9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d107      	bne.n	8009cb2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8009ca2:	683a      	ldr	r2, [r7, #0]
 8009ca4:	21b6      	movs	r1, #182	; 0xb6
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f003 f8ee 	bl	800ce88 <VL53L0X_RdWord>
 8009cac:	4603      	mov	r3, r0
 8009cae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8009cb2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d107      	bne.n	8009cca <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009cba:	2200      	movs	r2, #0
 8009cbc:	21ff      	movs	r1, #255	; 0xff
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f003 f836 	bl	800cd30 <VL53L0X_WrByte>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8009cca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d112      	bne.n	8009cf8 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009cd2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	2101      	movs	r1, #1
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f003 f828 	bl	800cd30 <VL53L0X_WrByte>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8009ce6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d104      	bne.n	8009cf8 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009cf4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8009cf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3728      	adds	r7, #40	; 0x28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8009d04:	b590      	push	{r4, r7, lr}
 8009d06:	b09d      	sub	sp, #116	; 0x74
 8009d08:	af06      	add	r7, sp, #24
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d10:	2300      	movs	r3, #0
 8009d12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8009d16:	23b4      	movs	r3, #180	; 0xb4
 8009d18:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8009d20:	232c      	movs	r3, #44	; 0x2c
 8009d22:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8009d24:	2300      	movs	r3, #0
 8009d26:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8009d30:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8009d34:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8009d36:	2300      	movs	r3, #0
 8009d38:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8009d3e:	2306      	movs	r3, #6
 8009d40:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8009d42:	2300      	movs	r3, #0
 8009d44:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8009d46:	2300      	movs	r3, #0
 8009d48:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8009d50:	2300      	movs	r3, #0
 8009d52:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8009d54:	2300      	movs	r3, #0
 8009d56:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8009d68:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d6e:	e009      	b.n	8009d84 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d74:	4413      	add	r3, r2
 8009d76:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8009d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d80:	3301      	adds	r3, #1
 8009d82:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d88:	429a      	cmp	r2, r3
 8009d8a:	d3f1      	bcc.n	8009d70 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	21ff      	movs	r1, #255	; 0xff
 8009d90:	68f8      	ldr	r0, [r7, #12]
 8009d92:	f002 ffcd 	bl	800cd30 <VL53L0X_WrByte>
 8009d96:	4603      	mov	r3, r0
 8009d98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009d9c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d107      	bne.n	8009db4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8009da4:	2200      	movs	r2, #0
 8009da6:	214f      	movs	r1, #79	; 0x4f
 8009da8:	68f8      	ldr	r0, [r7, #12]
 8009daa:	f002 ffc1 	bl	800cd30 <VL53L0X_WrByte>
 8009dae:	4603      	mov	r3, r0
 8009db0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8009db4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d107      	bne.n	8009dcc <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8009dbc:	222c      	movs	r2, #44	; 0x2c
 8009dbe:	214e      	movs	r1, #78	; 0x4e
 8009dc0:	68f8      	ldr	r0, [r7, #12]
 8009dc2:	f002 ffb5 	bl	800cd30 <VL53L0X_WrByte>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8009dcc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d107      	bne.n	8009de4 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	21ff      	movs	r1, #255	; 0xff
 8009dd8:	68f8      	ldr	r0, [r7, #12]
 8009dda:	f002 ffa9 	bl	800cd30 <VL53L0X_WrByte>
 8009dde:	4603      	mov	r3, r0
 8009de0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009de4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d109      	bne.n	8009e00 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8009dec:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009df0:	461a      	mov	r2, r3
 8009df2:	21b6      	movs	r1, #182	; 0xb6
 8009df4:	68f8      	ldr	r0, [r7, #12]
 8009df6:	f002 ff9b 	bl	800cd30 <VL53L0X_WrByte>
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8009e00:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d107      	bne.n	8009e18 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8009e08:	2200      	movs	r2, #0
 8009e0a:	2180      	movs	r1, #128	; 0x80
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f002 ff8f 	bl	800cd30 <VL53L0X_WrByte>
 8009e12:	4603      	mov	r3, r0
 8009e14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8009e18:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d10a      	bne.n	8009e36 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8009e20:	f107 0210 	add.w	r2, r7, #16
 8009e24:	f107 0111 	add.w	r1, r7, #17
 8009e28:	2300      	movs	r3, #0
 8009e2a:	68f8      	ldr	r0, [r7, #12]
 8009e2c:	f000 fbbb 	bl	800a5a6 <VL53L0X_perform_ref_calibration>
 8009e30:	4603      	mov	r3, r0
 8009e32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8009e36:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d121      	bne.n	8009e82 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8009e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e44:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8009e46:	2300      	movs	r3, #0
 8009e48:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8009e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e4c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8009e5a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009e5e:	f107 0218 	add.w	r2, r7, #24
 8009e62:	9204      	str	r2, [sp, #16]
 8009e64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e66:	9203      	str	r2, [sp, #12]
 8009e68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e6a:	9202      	str	r2, [sp, #8]
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e70:	9300      	str	r3, [sp, #0]
 8009e72:	4623      	mov	r3, r4
 8009e74:	4602      	mov	r2, r0
 8009e76:	68f8      	ldr	r0, [r7, #12]
 8009e78:	f7ff fe5e 	bl	8009b38 <enable_ref_spads>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009e82:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d174      	bne.n	8009f74 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8009e8e:	f107 0312 	add.w	r3, r7, #18
 8009e92:	4619      	mov	r1, r3
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f7ff fecb 	bl	8009c30 <perform_ref_signal_measurement>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009ea0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d161      	bne.n	8009f6c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8009ea8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009eaa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d25d      	bcs.n	8009f6c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8009eb4:	e009      	b.n	8009eca <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009eb6:	68fa      	ldr	r2, [r7, #12]
 8009eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8009ec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	64bb      	str	r3, [r7, #72]	; 0x48
 8009eca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d3f1      	bcc.n	8009eb6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8009ed2:	e002      	b.n	8009eda <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8009ed4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8009eda:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8009ede:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ee0:	4413      	add	r3, r2
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7ff fdb0 	bl	8009a48 <is_aperture>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d103      	bne.n	8009ef6 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8009eee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef2:	429a      	cmp	r2, r3
 8009ef4:	d3ee      	bcc.n	8009ed4 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8009efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009efc:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8009f0a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009f0e:	f107 0218 	add.w	r2, r7, #24
 8009f12:	9204      	str	r2, [sp, #16]
 8009f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f16:	9203      	str	r2, [sp, #12]
 8009f18:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009f1a:	9202      	str	r2, [sp, #8]
 8009f1c:	9301      	str	r3, [sp, #4]
 8009f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	4623      	mov	r3, r4
 8009f24:	4602      	mov	r2, r0
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f7ff fe06 	bl	8009b38 <enable_ref_spads>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8009f32:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d11b      	bne.n	8009f72 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8009f3e:	f107 0312 	add.w	r3, r7, #18
 8009f42:	4619      	mov	r1, r3
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f7ff fe73 	bl	8009c30 <perform_ref_signal_measurement>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8009f50:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d10c      	bne.n	8009f72 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8009f58:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8009f5a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d208      	bcs.n	8009f72 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8009f60:	2301      	movs	r3, #1
 8009f62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8009f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f68:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8009f6a:	e002      	b.n	8009f72 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f70:	e000      	b.n	8009f74 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8009f72:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009f74:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	f040 80af 	bne.w	800a0dc <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8009f7e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8009f80:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009f82:	429a      	cmp	r2, r3
 8009f84:	f240 80aa 	bls.w	800a0dc <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8009f88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8009f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f90:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8009f98:	f107 031c 	add.w	r3, r7, #28
 8009f9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f003 f81a 	bl	800cfd8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8009fa4:	8a7b      	ldrh	r3, [r7, #18]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009faa:	1ad3      	subs	r3, r2, r3
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	bfb8      	it	lt
 8009fb0:	425b      	neglt	r3, r3
 8009fb2:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8009fba:	e086      	b.n	800a0ca <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8009fc2:	f107 0314 	add.w	r3, r7, #20
 8009fc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009fc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009fca:	f7ff fcdf 	bl	800998c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fd4:	d103      	bne.n	8009fde <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009fd6:	23ce      	movs	r3, #206	; 0xce
 8009fd8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8009fdc:	e07e      	b.n	800a0dc <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8009fde:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009fe2:	697a      	ldr	r2, [r7, #20]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7ff fd2e 	bl	8009a48 <is_aperture>
 8009fec:	4603      	mov	r3, r0
 8009fee:	461a      	mov	r2, r3
 8009ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d003      	beq.n	8009ffe <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8009ffc:	e06e      	b.n	800a0dc <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8009ffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a000:	3301      	adds	r3, #1
 800a002:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800a00e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a010:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a012:	4618      	mov	r0, r3
 800a014:	f7ff fd32 	bl	8009a7c <enable_spad_bit>
 800a018:	4603      	mov	r3, r0
 800a01a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800a01e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a022:	2b00      	cmp	r3, #0
 800a024:	d10c      	bne.n	800a040 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800a026:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a028:	3301      	adds	r3, #1
 800a02a:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800a032:	4619      	mov	r1, r3
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f7ff fd59 	bl	8009aec <set_ref_spad_map>
 800a03a:	4603      	mov	r3, r0
 800a03c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800a040:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a044:	2b00      	cmp	r3, #0
 800a046:	d146      	bne.n	800a0d6 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800a048:	f107 0312 	add.w	r3, r7, #18
 800a04c:	4619      	mov	r1, r3
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f7ff fdee 	bl	8009c30 <perform_ref_signal_measurement>
 800a054:	4603      	mov	r3, r0
 800a056:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800a05a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d13b      	bne.n	800a0da <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800a062:	8a7b      	ldrh	r3, [r7, #18]
 800a064:	461a      	mov	r2, r3
 800a066:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a068:	1ad3      	subs	r3, r2, r3
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	bfb8      	it	lt
 800a06e:	425b      	neglt	r3, r3
 800a070:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800a072:	8a7b      	ldrh	r3, [r7, #18]
 800a074:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a076:	429a      	cmp	r2, r3
 800a078:	d21c      	bcs.n	800a0b4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800a07a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a07c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a07e:	429a      	cmp	r2, r3
 800a080:	d914      	bls.n	800a0ac <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800a082:	f107 031c 	add.w	r3, r7, #28
 800a086:	4619      	mov	r1, r3
 800a088:	68f8      	ldr	r0, [r7, #12]
 800a08a:	f7ff fd2f 	bl	8009aec <set_ref_spad_map>
 800a08e:	4603      	mov	r3, r0
 800a090:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800a09a:	f107 011c 	add.w	r1, r7, #28
 800a09e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f002 ff99 	bl	800cfd8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800a0a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0a8:	3b01      	subs	r3, #1
 800a0aa:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a0b2:	e00a      	b.n	800a0ca <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800a0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b6:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800a0be:	f107 031c 	add.w	r3, r7, #28
 800a0c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f002 ff87 	bl	800cfd8 <memcpy>
		while (!complete) {
 800a0ca:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	f43f af74 	beq.w	8009fbc <VL53L0X_perform_ref_spad_management+0x2b8>
 800a0d4:	e002      	b.n	800a0dc <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800a0d6:	bf00      	nop
 800a0d8:	e000      	b.n	800a0dc <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800a0da:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a0dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d115      	bne.n	800a110 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a0e8:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800a0f0:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2201      	movs	r2, #1
 800a0f6:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	b2da      	uxtb	r2, r3
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	781a      	ldrb	r2, [r3, #0]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800a110:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800a114:	4618      	mov	r0, r3
 800a116:	375c      	adds	r7, #92	; 0x5c
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd90      	pop	{r4, r7, pc}

0800a11c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800a11c:	b590      	push	{r4, r7, lr}
 800a11e:	b093      	sub	sp, #76	; 0x4c
 800a120:	af06      	add	r7, sp, #24
 800a122:	60f8      	str	r0, [r7, #12]
 800a124:	60b9      	str	r1, [r7, #8]
 800a126:	4613      	mov	r3, r2
 800a128:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a12a:	2300      	movs	r3, #0
 800a12c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800a130:	2300      	movs	r3, #0
 800a132:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800a134:	23b4      	movs	r3, #180	; 0xb4
 800a136:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800a13a:	2306      	movs	r3, #6
 800a13c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800a13e:	232c      	movs	r3, #44	; 0x2c
 800a140:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a142:	2201      	movs	r2, #1
 800a144:	21ff      	movs	r1, #255	; 0xff
 800a146:	68f8      	ldr	r0, [r7, #12]
 800a148:	f002 fdf2 	bl	800cd30 <VL53L0X_WrByte>
 800a14c:	4603      	mov	r3, r0
 800a14e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800a152:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a156:	2b00      	cmp	r3, #0
 800a158:	d107      	bne.n	800a16a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800a15a:	2200      	movs	r2, #0
 800a15c:	214f      	movs	r1, #79	; 0x4f
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f002 fde6 	bl	800cd30 <VL53L0X_WrByte>
 800a164:	4603      	mov	r3, r0
 800a166:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800a16a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d107      	bne.n	800a182 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800a172:	222c      	movs	r2, #44	; 0x2c
 800a174:	214e      	movs	r1, #78	; 0x4e
 800a176:	68f8      	ldr	r0, [r7, #12]
 800a178:	f002 fdda 	bl	800cd30 <VL53L0X_WrByte>
 800a17c:	4603      	mov	r3, r0
 800a17e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800a182:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a186:	2b00      	cmp	r3, #0
 800a188:	d107      	bne.n	800a19a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a18a:	2200      	movs	r2, #0
 800a18c:	21ff      	movs	r1, #255	; 0xff
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f002 fdce 	bl	800cd30 <VL53L0X_WrByte>
 800a194:	4603      	mov	r3, r0
 800a196:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800a19a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d109      	bne.n	800a1b6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800a1a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	21b6      	movs	r1, #182	; 0xb6
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	f002 fdc0 	bl	800cd30 <VL53L0X_WrByte>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	627b      	str	r3, [r7, #36]	; 0x24
 800a1ba:	e009      	b.n	800a1d0 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c0:	4413      	add	r3, r2
 800a1c2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800a1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	627b      	str	r3, [r7, #36]	; 0x24
 800a1d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d3f1      	bcc.n	800a1bc <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800a1d8:	79fb      	ldrb	r3, [r7, #7]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d011      	beq.n	800a202 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800a1de:	e002      	b.n	800a1e6 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800a1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800a1e6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800a1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ec:	4413      	add	r3, r2
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f7ff fc2a 	bl	8009a48 <is_aperture>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d103      	bne.n	800a202 <VL53L0X_set_reference_spads+0xe6>
 800a1fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d3ee      	bcc.n	800a1e0 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800a20e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a212:	79f9      	ldrb	r1, [r7, #7]
 800a214:	f107 0214 	add.w	r2, r7, #20
 800a218:	9204      	str	r2, [sp, #16]
 800a21a:	68ba      	ldr	r2, [r7, #8]
 800a21c:	9203      	str	r2, [sp, #12]
 800a21e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a220:	9202      	str	r2, [sp, #8]
 800a222:	9301      	str	r3, [sp, #4]
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	4623      	mov	r3, r4
 800a22a:	4602      	mov	r2, r0
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f7ff fc83 	bl	8009b38 <enable_ref_spads>
 800a232:	4603      	mov	r3, r0
 800a234:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800a238:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d10c      	bne.n	800a25a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2201      	movs	r2, #1
 800a244:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	b2da      	uxtb	r2, r3
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	79fa      	ldrb	r2, [r7, #7]
 800a256:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800a25a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3734      	adds	r7, #52	; 0x34
 800a262:	46bd      	mov	sp, r7
 800a264:	bd90      	pop	{r4, r7, pc}

0800a266 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b084      	sub	sp, #16
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	460b      	mov	r3, r1
 800a270:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a272:	2300      	movs	r3, #0
 800a274:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d10a      	bne.n	800a294 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800a27e:	78fb      	ldrb	r3, [r7, #3]
 800a280:	f043 0301 	orr.w	r3, r3, #1
 800a284:	b2db      	uxtb	r3, r3
 800a286:	461a      	mov	r2, r3
 800a288:	2100      	movs	r1, #0
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f002 fd50 	bl	800cd30 <VL53L0X_WrByte>
 800a290:	4603      	mov	r3, r0
 800a292:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800a294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d104      	bne.n	800a2a6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 f9bf 	bl	800a620 <VL53L0X_measurement_poll_for_completion>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a2a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d105      	bne.n	800a2ba <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a2ae:	2100      	movs	r1, #0
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7ff fab5 	bl	8009820 <VL53L0X_ClearInterruptMask>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a2ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d106      	bne.n	800a2d0 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f002 fd32 	bl	800cd30 <VL53L0X_WrByte>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	73fb      	strb	r3, [r7, #15]

	return Status;
 800a2d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b084      	sub	sp, #16
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	70fb      	strb	r3, [r7, #3]
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	70bb      	strb	r3, [r7, #2]
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a2fe:	2201      	movs	r2, #1
 800a300:	21ff      	movs	r1, #255	; 0xff
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f002 fd14 	bl	800cd30 <VL53L0X_WrByte>
 800a308:	4603      	mov	r3, r0
 800a30a:	461a      	mov	r2, r3
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
 800a30e:	4313      	orrs	r3, r2
 800a310:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a312:	2200      	movs	r2, #0
 800a314:	2100      	movs	r1, #0
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f002 fd0a 	bl	800cd30 <VL53L0X_WrByte>
 800a31c:	4603      	mov	r3, r0
 800a31e:	461a      	mov	r2, r3
 800a320:	7bfb      	ldrb	r3, [r7, #15]
 800a322:	4313      	orrs	r3, r2
 800a324:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a326:	2200      	movs	r2, #0
 800a328:	21ff      	movs	r1, #255	; 0xff
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f002 fd00 	bl	800cd30 <VL53L0X_WrByte>
 800a330:	4603      	mov	r3, r0
 800a332:	461a      	mov	r2, r3
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	4313      	orrs	r3, r2
 800a338:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800a33a:	78fb      	ldrb	r3, [r7, #3]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d01e      	beq.n	800a37e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800a340:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d009      	beq.n	800a35c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800a348:	69ba      	ldr	r2, [r7, #24]
 800a34a:	21cb      	movs	r1, #203	; 0xcb
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f002 fd71 	bl	800ce34 <VL53L0X_RdByte>
 800a352:	4603      	mov	r3, r0
 800a354:	461a      	mov	r2, r3
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	4313      	orrs	r3, r2
 800a35a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800a35c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a360:	2b00      	cmp	r3, #0
 800a362:	d02a      	beq.n	800a3ba <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800a364:	f107 030e 	add.w	r3, r7, #14
 800a368:	461a      	mov	r2, r3
 800a36a:	21ee      	movs	r1, #238	; 0xee
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f002 fd61 	bl	800ce34 <VL53L0X_RdByte>
 800a372:	4603      	mov	r3, r0
 800a374:	461a      	mov	r2, r3
 800a376:	7bfb      	ldrb	r3, [r7, #15]
 800a378:	4313      	orrs	r3, r2
 800a37a:	73fb      	strb	r3, [r7, #15]
 800a37c:	e01d      	b.n	800a3ba <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800a37e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d00a      	beq.n	800a39c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800a386:	78bb      	ldrb	r3, [r7, #2]
 800a388:	461a      	mov	r2, r3
 800a38a:	21cb      	movs	r1, #203	; 0xcb
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f002 fccf 	bl	800cd30 <VL53L0X_WrByte>
 800a392:	4603      	mov	r3, r0
 800a394:	461a      	mov	r2, r3
 800a396:	7bfb      	ldrb	r3, [r7, #15]
 800a398:	4313      	orrs	r3, r2
 800a39a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800a39c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d00a      	beq.n	800a3ba <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800a3a4:	787b      	ldrb	r3, [r7, #1]
 800a3a6:	2280      	movs	r2, #128	; 0x80
 800a3a8:	21ee      	movs	r1, #238	; 0xee
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f002 fd0e 	bl	800cdcc <VL53L0X_UpdateByte>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	7bfb      	ldrb	r3, [r7, #15]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	21ff      	movs	r1, #255	; 0xff
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f002 fcb6 	bl	800cd30 <VL53L0X_WrByte>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	2100      	movs	r1, #0
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f002 fcac 	bl	800cd30 <VL53L0X_WrByte>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	461a      	mov	r2, r3
 800a3dc:	7bfb      	ldrb	r3, [r7, #15]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	21ff      	movs	r1, #255	; 0xff
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f002 fca2 	bl	800cd30 <VL53L0X_WrByte>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	7bfb      	ldrb	r3, [r7, #15]
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800a3f6:	7bbb      	ldrb	r3, [r7, #14]
 800a3f8:	f023 0310 	bic.w	r3, r3, #16
 800a3fc:	b2da      	uxtb	r2, r3
 800a3fe:	69fb      	ldr	r3, [r7, #28]
 800a400:	701a      	strb	r2, [r3, #0]

	return Status;
 800a402:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}

0800a40e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800a40e:	b580      	push	{r7, lr}
 800a410:	b08a      	sub	sp, #40	; 0x28
 800a412:	af04      	add	r7, sp, #16
 800a414:	60f8      	str	r0, [r7, #12]
 800a416:	60b9      	str	r1, [r7, #8]
 800a418:	4611      	mov	r1, r2
 800a41a:	461a      	mov	r2, r3
 800a41c:	460b      	mov	r3, r1
 800a41e:	71fb      	strb	r3, [r7, #7]
 800a420:	4613      	mov	r3, r2
 800a422:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a424:	2300      	movs	r3, #0
 800a426:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a428:	2300      	movs	r3, #0
 800a42a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800a42c:	2300      	movs	r3, #0
 800a42e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800a430:	2300      	movs	r3, #0
 800a432:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800a434:	2300      	movs	r3, #0
 800a436:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800a438:	79bb      	ldrb	r3, [r7, #6]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d003      	beq.n	800a446 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a444:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800a446:	2201      	movs	r2, #1
 800a448:	2101      	movs	r1, #1
 800a44a:	68f8      	ldr	r0, [r7, #12]
 800a44c:	f002 fc70 	bl	800cd30 <VL53L0X_WrByte>
 800a450:	4603      	mov	r3, r0
 800a452:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800a454:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d105      	bne.n	800a468 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800a45c:	2140      	movs	r1, #64	; 0x40
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f7ff ff01 	bl	800a266 <VL53L0X_perform_single_ref_calibration>
 800a464:	4603      	mov	r3, r0
 800a466:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a468:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d115      	bne.n	800a49c <VL53L0X_perform_vhv_calibration+0x8e>
 800a470:	79fb      	ldrb	r3, [r7, #7]
 800a472:	2b01      	cmp	r3, #1
 800a474:	d112      	bne.n	800a49c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800a476:	7d39      	ldrb	r1, [r7, #20]
 800a478:	7d7a      	ldrb	r2, [r7, #21]
 800a47a:	2300      	movs	r3, #0
 800a47c:	9303      	str	r3, [sp, #12]
 800a47e:	2301      	movs	r3, #1
 800a480:	9302      	str	r3, [sp, #8]
 800a482:	f107 0313 	add.w	r3, r7, #19
 800a486:	9301      	str	r3, [sp, #4]
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	9300      	str	r3, [sp, #0]
 800a48c:	460b      	mov	r3, r1
 800a48e:	2101      	movs	r1, #1
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f7ff ff23 	bl	800a2dc <VL53L0X_ref_calibration_io>
 800a496:	4603      	mov	r3, r0
 800a498:	75fb      	strb	r3, [r7, #23]
 800a49a:	e002      	b.n	800a4a2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a4a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d112      	bne.n	800a4d0 <VL53L0X_perform_vhv_calibration+0xc2>
 800a4aa:	79bb      	ldrb	r3, [r7, #6]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d00f      	beq.n	800a4d0 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a4b0:	7dbb      	ldrb	r3, [r7, #22]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	2101      	movs	r1, #1
 800a4b6:	68f8      	ldr	r0, [r7, #12]
 800a4b8:	f002 fc3a 	bl	800cd30 <VL53L0X_WrByte>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a4c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d103      	bne.n	800a4d0 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	7dba      	ldrb	r2, [r7, #22]
 800a4cc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a4d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3718      	adds	r7, #24
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b08a      	sub	sp, #40	; 0x28
 800a4e0:	af04      	add	r7, sp, #16
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	4611      	mov	r1, r2
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	71fb      	strb	r3, [r7, #7]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800a502:	79bb      	ldrb	r3, [r7, #6]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d003      	beq.n	800a510 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a50e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800a510:	2202      	movs	r2, #2
 800a512:	2101      	movs	r1, #1
 800a514:	68f8      	ldr	r0, [r7, #12]
 800a516:	f002 fc0b 	bl	800cd30 <VL53L0X_WrByte>
 800a51a:	4603      	mov	r3, r0
 800a51c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800a51e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d105      	bne.n	800a532 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800a526:	2100      	movs	r1, #0
 800a528:	68f8      	ldr	r0, [r7, #12]
 800a52a:	f7ff fe9c 	bl	800a266 <VL53L0X_perform_single_ref_calibration>
 800a52e:	4603      	mov	r3, r0
 800a530:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a532:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d115      	bne.n	800a566 <VL53L0X_perform_phase_calibration+0x8a>
 800a53a:	79fb      	ldrb	r3, [r7, #7]
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d112      	bne.n	800a566 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800a540:	7d39      	ldrb	r1, [r7, #20]
 800a542:	7d7a      	ldrb	r2, [r7, #21]
 800a544:	2301      	movs	r3, #1
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	2300      	movs	r3, #0
 800a54a:	9302      	str	r3, [sp, #8]
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	9301      	str	r3, [sp, #4]
 800a550:	f107 0313 	add.w	r3, r7, #19
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	460b      	mov	r3, r1
 800a558:	2101      	movs	r1, #1
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f7ff febe 	bl	800a2dc <VL53L0X_ref_calibration_io>
 800a560:	4603      	mov	r3, r0
 800a562:	75fb      	strb	r3, [r7, #23]
 800a564:	e002      	b.n	800a56c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	2200      	movs	r2, #0
 800a56a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a56c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d112      	bne.n	800a59a <VL53L0X_perform_phase_calibration+0xbe>
 800a574:	79bb      	ldrb	r3, [r7, #6]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00f      	beq.n	800a59a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a57a:	7dbb      	ldrb	r3, [r7, #22]
 800a57c:	461a      	mov	r2, r3
 800a57e:	2101      	movs	r1, #1
 800a580:	68f8      	ldr	r0, [r7, #12]
 800a582:	f002 fbd5 	bl	800cd30 <VL53L0X_WrByte>
 800a586:	4603      	mov	r3, r0
 800a588:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a58a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d103      	bne.n	800a59a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	7dba      	ldrb	r2, [r7, #22]
 800a596:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a59a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3718      	adds	r7, #24
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b086      	sub	sp, #24
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	60f8      	str	r0, [r7, #12]
 800a5ae:	60b9      	str	r1, [r7, #8]
 800a5b0:	607a      	str	r2, [r7, #4]
 800a5b2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a5c2:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800a5c4:	78fa      	ldrb	r2, [r7, #3]
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	68b9      	ldr	r1, [r7, #8]
 800a5ca:	68f8      	ldr	r0, [r7, #12]
 800a5cc:	f7ff ff1f 	bl	800a40e <VL53L0X_perform_vhv_calibration>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800a5d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d107      	bne.n	800a5ec <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800a5dc:	78fa      	ldrb	r2, [r7, #3]
 800a5de:	2300      	movs	r3, #0
 800a5e0:	6879      	ldr	r1, [r7, #4]
 800a5e2:	68f8      	ldr	r0, [r7, #12]
 800a5e4:	f7ff ff7a 	bl	800a4dc <VL53L0X_perform_phase_calibration>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800a5ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d10f      	bne.n	800a614 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a5f4:	7dbb      	ldrb	r3, [r7, #22]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	2101      	movs	r1, #1
 800a5fa:	68f8      	ldr	r0, [r7, #12]
 800a5fc:	f002 fb98 	bl	800cd30 <VL53L0X_WrByte>
 800a600:	4603      	mov	r3, r0
 800a602:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d103      	bne.n	800a614 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	7dba      	ldrb	r2, [r7, #22]
 800a610:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a614:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3718      	adds	r7, #24
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}

0800a620 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b086      	sub	sp, #24
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a628:	2300      	movs	r3, #0
 800a62a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800a62c:	2300      	movs	r3, #0
 800a62e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800a630:	2300      	movs	r3, #0
 800a632:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a634:	f107 030f 	add.w	r3, r7, #15
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7fe fe02 	bl	8009244 <VL53L0X_GetMeasurementDataReady>
 800a640:	4603      	mov	r3, r0
 800a642:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800a644:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d110      	bne.n	800a66e <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800a64c:	7bfb      	ldrb	r3, [r7, #15]
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d00f      	beq.n	800a672 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	3301      	adds	r3, #1
 800a656:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a65e:	d302      	bcc.n	800a666 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800a660:	23f9      	movs	r3, #249	; 0xf9
 800a662:	75fb      	strb	r3, [r7, #23]
			break;
 800a664:	e006      	b.n	800a674 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f002 fc82 	bl	800cf70 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a66c:	e7e2      	b.n	800a634 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800a66e:	bf00      	nop
 800a670:	e000      	b.n	800a674 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800a672:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800a674:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	4603      	mov	r3, r0
 800a688:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800a68a:	2300      	movs	r3, #0
 800a68c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800a68e:	79fb      	ldrb	r3, [r7, #7]
 800a690:	3301      	adds	r3, #1
 800a692:	b2db      	uxtb	r3, r3
 800a694:	005b      	lsls	r3, r3, #1
 800a696:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800a698:	7bfb      	ldrb	r3, [r7, #15]
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3714      	adds	r7, #20
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr

0800a6a6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800a6a6:	b480      	push	{r7}
 800a6a8:	b085      	sub	sp, #20
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800a6b4:	79fb      	ldrb	r3, [r7, #7]
 800a6b6:	085b      	lsrs	r3, r3, #1
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800a6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3714      	adds	r7, #20
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b085      	sub	sp, #20
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800a6d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a6dc:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800a6de:	e002      	b.n	800a6e6 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	089b      	lsrs	r3, r3, #2
 800a6e4:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800a6e6:	68ba      	ldr	r2, [r7, #8]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d8f8      	bhi.n	800a6e0 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800a6ee:	e017      	b.n	800a720 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800a6f0:	68fa      	ldr	r2, [r7, #12]
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d30b      	bcc.n	800a714 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	4413      	add	r3, r2
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	1ad3      	subs	r3, r2, r3
 800a706:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	085b      	lsrs	r3, r3, #1
 800a70c:	68ba      	ldr	r2, [r7, #8]
 800a70e:	4413      	add	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]
 800a712:	e002      	b.n	800a71a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	085b      	lsrs	r3, r3, #1
 800a718:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	089b      	lsrs	r3, r3, #2
 800a71e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d1e4      	bne.n	800a6f0 <VL53L0X_isqrt+0x24>
	}

	return res;
 800a726:	68fb      	ldr	r3, [r7, #12]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3714      	adds	r7, #20
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr

0800a734 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b086      	sub	sp, #24
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a73c:	2300      	movs	r3, #0
 800a73e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800a740:	2200      	movs	r2, #0
 800a742:	2183      	movs	r1, #131	; 0x83
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f002 faf3 	bl	800cd30 <VL53L0X_WrByte>
 800a74a:	4603      	mov	r3, r0
 800a74c:	461a      	mov	r2, r3
 800a74e:	7dfb      	ldrb	r3, [r7, #23]
 800a750:	4313      	orrs	r3, r2
 800a752:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800a754:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d11e      	bne.n	800a79a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800a75c:	2300      	movs	r3, #0
 800a75e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800a760:	f107 030f 	add.w	r3, r7, #15
 800a764:	461a      	mov	r2, r3
 800a766:	2183      	movs	r1, #131	; 0x83
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f002 fb63 	bl	800ce34 <VL53L0X_RdByte>
 800a76e:	4603      	mov	r3, r0
 800a770:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800a772:	7bfb      	ldrb	r3, [r7, #15]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d10a      	bne.n	800a78e <VL53L0X_device_read_strobe+0x5a>
 800a778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d106      	bne.n	800a78e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	3301      	adds	r3, #1
 800a784:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a78c:	d3e8      	bcc.n	800a760 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a794:	d301      	bcc.n	800a79a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800a796:	23f9      	movs	r3, #249	; 0xf9
 800a798:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800a79a:	2201      	movs	r2, #1
 800a79c:	2183      	movs	r1, #131	; 0x83
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f002 fac6 	bl	800cd30 <VL53L0X_WrByte>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	7dfb      	ldrb	r3, [r7, #23]
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800a7ae:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3718      	adds	r7, #24
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}

0800a7ba <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800a7ba:	b580      	push	{r7, lr}
 800a7bc:	b098      	sub	sp, #96	; 0x60
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	6078      	str	r0, [r7, #4]
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800a7ea:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800a7ee:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a802:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800a806:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a80a:	2b07      	cmp	r3, #7
 800a80c:	f000 8408 	beq.w	800b020 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a810:	2201      	movs	r2, #1
 800a812:	2180      	movs	r1, #128	; 0x80
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f002 fa8b 	bl	800cd30 <VL53L0X_WrByte>
 800a81a:	4603      	mov	r3, r0
 800a81c:	461a      	mov	r2, r3
 800a81e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a822:	4313      	orrs	r3, r2
 800a824:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a828:	2201      	movs	r2, #1
 800a82a:	21ff      	movs	r1, #255	; 0xff
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f002 fa7f 	bl	800cd30 <VL53L0X_WrByte>
 800a832:	4603      	mov	r3, r0
 800a834:	461a      	mov	r2, r3
 800a836:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a83a:	4313      	orrs	r3, r2
 800a83c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a840:	2200      	movs	r2, #0
 800a842:	2100      	movs	r1, #0
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f002 fa73 	bl	800cd30 <VL53L0X_WrByte>
 800a84a:	4603      	mov	r3, r0
 800a84c:	461a      	mov	r2, r3
 800a84e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a852:	4313      	orrs	r3, r2
 800a854:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a858:	2206      	movs	r2, #6
 800a85a:	21ff      	movs	r1, #255	; 0xff
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f002 fa67 	bl	800cd30 <VL53L0X_WrByte>
 800a862:	4603      	mov	r3, r0
 800a864:	461a      	mov	r2, r3
 800a866:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a86a:	4313      	orrs	r3, r2
 800a86c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a870:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800a874:	461a      	mov	r2, r3
 800a876:	2183      	movs	r1, #131	; 0x83
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f002 fadb 	bl	800ce34 <VL53L0X_RdByte>
 800a87e:	4603      	mov	r3, r0
 800a880:	461a      	mov	r2, r3
 800a882:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a886:	4313      	orrs	r3, r2
 800a888:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800a88c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a890:	f043 0304 	orr.w	r3, r3, #4
 800a894:	b2db      	uxtb	r3, r3
 800a896:	461a      	mov	r2, r3
 800a898:	2183      	movs	r1, #131	; 0x83
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f002 fa48 	bl	800cd30 <VL53L0X_WrByte>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800a8ae:	2207      	movs	r2, #7
 800a8b0:	21ff      	movs	r1, #255	; 0xff
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f002 fa3c 	bl	800cd30 <VL53L0X_WrByte>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	2181      	movs	r1, #129	; 0x81
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f002 fa30 	bl	800cd30 <VL53L0X_WrByte>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f002 fb46 	bl	800cf70 <VL53L0X_PollingDelay>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	2180      	movs	r1, #128	; 0x80
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f002 fa1a 	bl	800cd30 <VL53L0X_WrByte>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	461a      	mov	r2, r3
 800a900:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a904:	4313      	orrs	r3, r2
 800a906:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800a90a:	78fb      	ldrb	r3, [r7, #3]
 800a90c:	f003 0301 	and.w	r3, r3, #1
 800a910:	2b00      	cmp	r3, #0
 800a912:	f000 8098 	beq.w	800aa46 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800a916:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a91a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f040 8091 	bne.w	800aa46 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800a924:	226b      	movs	r2, #107	; 0x6b
 800a926:	2194      	movs	r1, #148	; 0x94
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f002 fa01 	bl	800cd30 <VL53L0X_WrByte>
 800a92e:	4603      	mov	r3, r0
 800a930:	461a      	mov	r2, r3
 800a932:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a936:	4313      	orrs	r3, r2
 800a938:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f7ff fef9 	bl	800a734 <VL53L0X_device_read_strobe>
 800a942:	4603      	mov	r3, r0
 800a944:	461a      	mov	r2, r3
 800a946:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a94a:	4313      	orrs	r3, r2
 800a94c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a950:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a954:	461a      	mov	r2, r3
 800a956:	2190      	movs	r1, #144	; 0x90
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f002 facd 	bl	800cef8 <VL53L0X_RdDWord>
 800a95e:	4603      	mov	r3, r0
 800a960:	461a      	mov	r2, r3
 800a962:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a966:	4313      	orrs	r3, r2
 800a968:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800a96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96e:	0a1b      	lsrs	r3, r3, #8
 800a970:	b2db      	uxtb	r3, r3
 800a972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a976:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800a97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a97c:	0bdb      	lsrs	r3, r3, #15
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	f003 0301 	and.w	r3, r3, #1
 800a984:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a988:	2224      	movs	r2, #36	; 0x24
 800a98a:	2194      	movs	r1, #148	; 0x94
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f002 f9cf 	bl	800cd30 <VL53L0X_WrByte>
 800a992:	4603      	mov	r3, r0
 800a994:	461a      	mov	r2, r3
 800a996:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a99a:	4313      	orrs	r3, r2
 800a99c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f7ff fec7 	bl	800a734 <VL53L0X_device_read_strobe>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9ae:	4313      	orrs	r3, r2
 800a9b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a9b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	2190      	movs	r1, #144	; 0x90
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f002 fa9b 	bl	800cef8 <VL53L0X_RdDWord>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800a9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d2:	0e1b      	lsrs	r3, r3, #24
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800a9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9da:	0c1b      	lsrs	r3, r3, #16
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800a9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e2:	0a1b      	lsrs	r3, r3, #8
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800a9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a9ee:	2225      	movs	r2, #37	; 0x25
 800a9f0:	2194      	movs	r1, #148	; 0x94
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f002 f99c 	bl	800cd30 <VL53L0X_WrByte>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa00:	4313      	orrs	r3, r2
 800aa02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f7ff fe94 	bl	800a734 <VL53L0X_device_read_strobe>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	461a      	mov	r2, r3
 800aa10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa14:	4313      	orrs	r3, r2
 800aa16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800aa1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800aa1e:	461a      	mov	r2, r3
 800aa20:	2190      	movs	r1, #144	; 0x90
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f002 fa68 	bl	800cef8 <VL53L0X_RdDWord>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa30:	4313      	orrs	r3, r2
 800aa32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800aa36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa38:	0e1b      	lsrs	r3, r3, #24
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800aa3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa40:	0c1b      	lsrs	r3, r3, #16
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800aa46:	78fb      	ldrb	r3, [r7, #3]
 800aa48:	f003 0302 	and.w	r3, r3, #2
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f000 8189 	beq.w	800ad64 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800aa52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aa56:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	f040 8182 	bne.w	800ad64 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800aa60:	2202      	movs	r2, #2
 800aa62:	2194      	movs	r1, #148	; 0x94
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f002 f963 	bl	800cd30 <VL53L0X_WrByte>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa72:	4313      	orrs	r3, r2
 800aa74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f7ff fe5b 	bl	800a734 <VL53L0X_device_read_strobe>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	461a      	mov	r2, r3
 800aa82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa86:	4313      	orrs	r3, r2
 800aa88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800aa8c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800aa90:	461a      	mov	r2, r3
 800aa92:	2190      	movs	r1, #144	; 0x90
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f002 f9cd 	bl	800ce34 <VL53L0X_RdByte>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aaa2:	4313      	orrs	r3, r2
 800aaa4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800aaa8:	227b      	movs	r2, #123	; 0x7b
 800aaaa:	2194      	movs	r1, #148	; 0x94
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f002 f93f 	bl	800cd30 <VL53L0X_WrByte>
 800aab2:	4603      	mov	r3, r0
 800aab4:	461a      	mov	r2, r3
 800aab6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aaba:	4313      	orrs	r3, r2
 800aabc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff fe37 	bl	800a734 <VL53L0X_device_read_strobe>
 800aac6:	4603      	mov	r3, r0
 800aac8:	461a      	mov	r2, r3
 800aaca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aace:	4313      	orrs	r3, r2
 800aad0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800aad4:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800aad8:	461a      	mov	r2, r3
 800aada:	2190      	movs	r1, #144	; 0x90
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f002 f9a9 	bl	800ce34 <VL53L0X_RdByte>
 800aae2:	4603      	mov	r3, r0
 800aae4:	461a      	mov	r2, r3
 800aae6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aaea:	4313      	orrs	r3, r2
 800aaec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800aaf0:	2277      	movs	r2, #119	; 0x77
 800aaf2:	2194      	movs	r1, #148	; 0x94
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f002 f91b 	bl	800cd30 <VL53L0X_WrByte>
 800aafa:	4603      	mov	r3, r0
 800aafc:	461a      	mov	r2, r3
 800aafe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab02:	4313      	orrs	r3, r2
 800ab04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f7ff fe13 	bl	800a734 <VL53L0X_device_read_strobe>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	461a      	mov	r2, r3
 800ab12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab16:	4313      	orrs	r3, r2
 800ab18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ab1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ab20:	461a      	mov	r2, r3
 800ab22:	2190      	movs	r1, #144	; 0x90
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f002 f9e7 	bl	800cef8 <VL53L0X_RdDWord>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	461a      	mov	r2, r3
 800ab2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab32:	4313      	orrs	r3, r2
 800ab34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800ab38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3a:	0e5b      	lsrs	r3, r3, #25
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab42:	b2db      	uxtb	r3, r3
 800ab44:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800ab46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab48:	0c9b      	lsrs	r3, r3, #18
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800ab54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab56:	0adb      	lsrs	r3, r3, #11
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	091b      	lsrs	r3, r3, #4
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab6c:	b2db      	uxtb	r3, r3
 800ab6e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800ab70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	00db      	lsls	r3, r3, #3
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800ab7c:	b2db      	uxtb	r3, r3
 800ab7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800ab82:	2278      	movs	r2, #120	; 0x78
 800ab84:	2194      	movs	r1, #148	; 0x94
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f002 f8d2 	bl	800cd30 <VL53L0X_WrByte>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	461a      	mov	r2, r3
 800ab90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab94:	4313      	orrs	r3, r2
 800ab96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f7ff fdca 	bl	800a734 <VL53L0X_device_read_strobe>
 800aba0:	4603      	mov	r3, r0
 800aba2:	461a      	mov	r2, r3
 800aba4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aba8:	4313      	orrs	r3, r2
 800abaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800abae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800abb2:	461a      	mov	r2, r3
 800abb4:	2190      	movs	r1, #144	; 0x90
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f002 f99e 	bl	800cef8 <VL53L0X_RdDWord>
 800abbc:	4603      	mov	r3, r0
 800abbe:	461a      	mov	r2, r3
 800abc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800abc4:	4313      	orrs	r3, r2
 800abc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800abca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abcc:	0f5b      	lsrs	r3, r3, #29
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abd4:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800abd6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800abda:	4413      	add	r3, r2
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800abe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe2:	0d9b      	lsrs	r3, r3, #22
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abea:	b2db      	uxtb	r3, r3
 800abec:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800abee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf0:	0bdb      	lsrs	r3, r3, #15
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800abfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfe:	0a1b      	lsrs	r3, r3, #8
 800ac00:	b2db      	uxtb	r3, r3
 800ac02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac06:	b2db      	uxtb	r3, r3
 800ac08:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800ac0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac0c:	085b      	lsrs	r3, r3, #1
 800ac0e:	b2db      	uxtb	r3, r3
 800ac10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac14:	b2db      	uxtb	r3, r3
 800ac16:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800ac18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac1a:	b2db      	uxtb	r3, r3
 800ac1c:	019b      	lsls	r3, r3, #6
 800ac1e:	b2db      	uxtb	r3, r3
 800ac20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac24:	b2db      	uxtb	r3, r3
 800ac26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800ac2a:	2279      	movs	r2, #121	; 0x79
 800ac2c:	2194      	movs	r1, #148	; 0x94
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f002 f87e 	bl	800cd30 <VL53L0X_WrByte>
 800ac34:	4603      	mov	r3, r0
 800ac36:	461a      	mov	r2, r3
 800ac38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f7ff fd76 	bl	800a734 <VL53L0X_device_read_strobe>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac50:	4313      	orrs	r3, r2
 800ac52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ac56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	2190      	movs	r1, #144	; 0x90
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f002 f94a 	bl	800cef8 <VL53L0X_RdDWord>
 800ac64:	4603      	mov	r3, r0
 800ac66:	461a      	mov	r2, r3
 800ac68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800ac72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac74:	0e9b      	lsrs	r3, r3, #26
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac7c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800ac7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ac82:	4413      	add	r3, r2
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800ac88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac8a:	0cdb      	lsrs	r3, r3, #19
 800ac8c:	b2db      	uxtb	r3, r3
 800ac8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800ac96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac98:	0b1b      	lsrs	r3, r3, #12
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800aca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca6:	095b      	lsrs	r3, r3, #5
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acae:	b2db      	uxtb	r3, r3
 800acb0:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800acb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acb4:	b2db      	uxtb	r3, r3
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	b2db      	uxtb	r3, r3
 800acba:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800acc4:	227a      	movs	r2, #122	; 0x7a
 800acc6:	2194      	movs	r1, #148	; 0x94
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f002 f831 	bl	800cd30 <VL53L0X_WrByte>
 800acce:	4603      	mov	r3, r0
 800acd0:	461a      	mov	r2, r3
 800acd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acd6:	4313      	orrs	r3, r2
 800acd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f7ff fd29 	bl	800a734 <VL53L0X_device_read_strobe>
 800ace2:	4603      	mov	r3, r0
 800ace4:	461a      	mov	r2, r3
 800ace6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acea:	4313      	orrs	r3, r2
 800acec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800acf0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800acf4:	461a      	mov	r2, r3
 800acf6:	2190      	movs	r1, #144	; 0x90
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f002 f8fd 	bl	800cef8 <VL53L0X_RdDWord>
 800acfe:	4603      	mov	r3, r0
 800ad00:	461a      	mov	r2, r3
 800ad02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad06:	4313      	orrs	r3, r2
 800ad08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800ad0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0e:	0f9b      	lsrs	r3, r3, #30
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad16:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800ad18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ad1c:	4413      	add	r3, r2
 800ad1e:	b2db      	uxtb	r3, r3
 800ad20:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800ad22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad24:	0ddb      	lsrs	r3, r3, #23
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800ad30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad32:	0c1b      	lsrs	r3, r3, #16
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad3a:	b2db      	uxtb	r3, r3
 800ad3c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800ad3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad40:	0a5b      	lsrs	r3, r3, #9
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad48:	b2db      	uxtb	r3, r3
 800ad4a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800ad4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad50:	089b      	lsrs	r3, r3, #2
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad58:	b2db      	uxtb	r3, r3
 800ad5a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800ad5e:	2300      	movs	r3, #0
 800ad60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800ad64:	78fb      	ldrb	r3, [r7, #3]
 800ad66:	f003 0304 	and.w	r3, r3, #4
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f000 80f1 	beq.w	800af52 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800ad70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ad74:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f040 80ea 	bne.w	800af52 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800ad7e:	227b      	movs	r2, #123	; 0x7b
 800ad80:	2194      	movs	r1, #148	; 0x94
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f001 ffd4 	bl	800cd30 <VL53L0X_WrByte>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad90:	4313      	orrs	r3, r2
 800ad92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f7ff fccc 	bl	800a734 <VL53L0X_device_read_strobe>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	461a      	mov	r2, r3
 800ada0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ada4:	4313      	orrs	r3, r2
 800ada6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800adaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800adae:	461a      	mov	r2, r3
 800adb0:	2190      	movs	r1, #144	; 0x90
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f002 f8a0 	bl	800cef8 <VL53L0X_RdDWord>
 800adb8:	4603      	mov	r3, r0
 800adba:	461a      	mov	r2, r3
 800adbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800adc0:	4313      	orrs	r3, r2
 800adc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800adc6:	227c      	movs	r2, #124	; 0x7c
 800adc8:	2194      	movs	r1, #148	; 0x94
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f001 ffb0 	bl	800cd30 <VL53L0X_WrByte>
 800add0:	4603      	mov	r3, r0
 800add2:	461a      	mov	r2, r3
 800add4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800add8:	4313      	orrs	r3, r2
 800adda:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f7ff fca8 	bl	800a734 <VL53L0X_device_read_strobe>
 800ade4:	4603      	mov	r3, r0
 800ade6:	461a      	mov	r2, r3
 800ade8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800adec:	4313      	orrs	r3, r2
 800adee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800adf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800adf6:	461a      	mov	r2, r3
 800adf8:	2190      	movs	r1, #144	; 0x90
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f002 f87c 	bl	800cef8 <VL53L0X_RdDWord>
 800ae00:	4603      	mov	r3, r0
 800ae02:	461a      	mov	r2, r3
 800ae04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae08:	4313      	orrs	r3, r2
 800ae0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800ae0e:	2273      	movs	r2, #115	; 0x73
 800ae10:	2194      	movs	r1, #148	; 0x94
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f001 ff8c 	bl	800cd30 <VL53L0X_WrByte>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae20:	4313      	orrs	r3, r2
 800ae22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f7ff fc84 	bl	800a734 <VL53L0X_device_read_strobe>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	461a      	mov	r2, r3
 800ae30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae34:	4313      	orrs	r3, r2
 800ae36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ae3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ae3e:	461a      	mov	r2, r3
 800ae40:	2190      	movs	r1, #144	; 0x90
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f002 f858 	bl	800cef8 <VL53L0X_RdDWord>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae50:	4313      	orrs	r3, r2
 800ae52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800ae56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae58:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800ae5e:	2274      	movs	r2, #116	; 0x74
 800ae60:	2194      	movs	r1, #148	; 0x94
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f001 ff64 	bl	800cd30 <VL53L0X_WrByte>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae70:	4313      	orrs	r3, r2
 800ae72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f7ff fc5c 	bl	800a734 <VL53L0X_device_read_strobe>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	461a      	mov	r2, r3
 800ae80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae84:	4313      	orrs	r3, r2
 800ae86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ae8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ae8e:	461a      	mov	r2, r3
 800ae90:	2190      	movs	r1, #144	; 0x90
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f002 f830 	bl	800cef8 <VL53L0X_RdDWord>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aea0:	4313      	orrs	r3, r2
 800aea2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800aea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aea8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800aeaa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aeac:	4313      	orrs	r3, r2
 800aeae:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800aeb0:	2275      	movs	r2, #117	; 0x75
 800aeb2:	2194      	movs	r1, #148	; 0x94
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f001 ff3b 	bl	800cd30 <VL53L0X_WrByte>
 800aeba:	4603      	mov	r3, r0
 800aebc:	461a      	mov	r2, r3
 800aebe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aec2:	4313      	orrs	r3, r2
 800aec4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f7ff fc33 	bl	800a734 <VL53L0X_device_read_strobe>
 800aece:	4603      	mov	r3, r0
 800aed0:	461a      	mov	r2, r3
 800aed2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aed6:	4313      	orrs	r3, r2
 800aed8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800aedc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800aee0:	461a      	mov	r2, r3
 800aee2:	2190      	movs	r1, #144	; 0x90
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f002 f807 	bl	800cef8 <VL53L0X_RdDWord>
 800aeea:	4603      	mov	r3, r0
 800aeec:	461a      	mov	r2, r3
 800aeee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aef2:	4313      	orrs	r3, r2
 800aef4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800aef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aefa:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800aefc:	b29b      	uxth	r3, r3
 800aefe:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800af00:	2276      	movs	r2, #118	; 0x76
 800af02:	2194      	movs	r1, #148	; 0x94
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f001 ff13 	bl	800cd30 <VL53L0X_WrByte>
 800af0a:	4603      	mov	r3, r0
 800af0c:	461a      	mov	r2, r3
 800af0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800af12:	4313      	orrs	r3, r2
 800af14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f7ff fc0b 	bl	800a734 <VL53L0X_device_read_strobe>
 800af1e:	4603      	mov	r3, r0
 800af20:	461a      	mov	r2, r3
 800af22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800af26:	4313      	orrs	r3, r2
 800af28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800af2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800af30:	461a      	mov	r2, r3
 800af32:	2190      	movs	r1, #144	; 0x90
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f001 ffdf 	bl	800cef8 <VL53L0X_RdDWord>
 800af3a:	4603      	mov	r3, r0
 800af3c:	461a      	mov	r2, r3
 800af3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800af42:	4313      	orrs	r3, r2
 800af44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800af48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af4a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800af4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800af4e:	4313      	orrs	r3, r2
 800af50:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800af52:	2200      	movs	r2, #0
 800af54:	2181      	movs	r1, #129	; 0x81
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f001 feea 	bl	800cd30 <VL53L0X_WrByte>
 800af5c:	4603      	mov	r3, r0
 800af5e:	461a      	mov	r2, r3
 800af60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800af64:	4313      	orrs	r3, r2
 800af66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800af6a:	2206      	movs	r2, #6
 800af6c:	21ff      	movs	r1, #255	; 0xff
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f001 fede 	bl	800cd30 <VL53L0X_WrByte>
 800af74:	4603      	mov	r3, r0
 800af76:	461a      	mov	r2, r3
 800af78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800af7c:	4313      	orrs	r3, r2
 800af7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800af82:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800af86:	461a      	mov	r2, r3
 800af88:	2183      	movs	r1, #131	; 0x83
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f001 ff52 	bl	800ce34 <VL53L0X_RdByte>
 800af90:	4603      	mov	r3, r0
 800af92:	461a      	mov	r2, r3
 800af94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800af98:	4313      	orrs	r3, r2
 800af9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800af9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800afa2:	f023 0304 	bic.w	r3, r3, #4
 800afa6:	b2db      	uxtb	r3, r3
 800afa8:	461a      	mov	r2, r3
 800afaa:	2183      	movs	r1, #131	; 0x83
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f001 febf 	bl	800cd30 <VL53L0X_WrByte>
 800afb2:	4603      	mov	r3, r0
 800afb4:	461a      	mov	r2, r3
 800afb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800afba:	4313      	orrs	r3, r2
 800afbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800afc0:	2201      	movs	r2, #1
 800afc2:	21ff      	movs	r1, #255	; 0xff
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f001 feb3 	bl	800cd30 <VL53L0X_WrByte>
 800afca:	4603      	mov	r3, r0
 800afcc:	461a      	mov	r2, r3
 800afce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800afd2:	4313      	orrs	r3, r2
 800afd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800afd8:	2201      	movs	r2, #1
 800afda:	2100      	movs	r1, #0
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f001 fea7 	bl	800cd30 <VL53L0X_WrByte>
 800afe2:	4603      	mov	r3, r0
 800afe4:	461a      	mov	r2, r3
 800afe6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800afea:	4313      	orrs	r3, r2
 800afec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aff0:	2200      	movs	r2, #0
 800aff2:	21ff      	movs	r1, #255	; 0xff
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f001 fe9b 	bl	800cd30 <VL53L0X_WrByte>
 800affa:	4603      	mov	r3, r0
 800affc:	461a      	mov	r2, r3
 800affe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b002:	4313      	orrs	r3, r2
 800b004:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b008:	2200      	movs	r2, #0
 800b00a:	2180      	movs	r1, #128	; 0x80
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f001 fe8f 	bl	800cd30 <VL53L0X_WrByte>
 800b012:	4603      	mov	r3, r0
 800b014:	461a      	mov	r2, r3
 800b016:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b01a:	4313      	orrs	r3, r2
 800b01c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800b020:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800b024:	2b00      	cmp	r3, #0
 800b026:	f040 808f 	bne.w	800b148 <VL53L0X_get_info_from_device+0x98e>
 800b02a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b02e:	2b07      	cmp	r3, #7
 800b030:	f000 808a 	beq.w	800b148 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800b034:	78fb      	ldrb	r3, [r7, #3]
 800b036:	f003 0301 	and.w	r3, r3, #1
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d024      	beq.n	800b088 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800b03e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b042:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800b046:	2b00      	cmp	r3, #0
 800b048:	d11e      	bne.n	800b088 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800b050:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800b05a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800b05e:	2300      	movs	r3, #0
 800b060:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b062:	e00e      	b.n	800b082 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800b064:	f107 0208 	add.w	r2, r7, #8
 800b068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b06a:	4413      	add	r3, r2
 800b06c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b072:	4413      	add	r3, r2
 800b074:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800b078:	460a      	mov	r2, r1
 800b07a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800b07c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b07e:	3301      	adds	r3, #1
 800b080:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b084:	2b05      	cmp	r3, #5
 800b086:	dded      	ble.n	800b064 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800b088:	78fb      	ldrb	r3, [r7, #3]
 800b08a:	f003 0302 	and.w	r3, r3, #2
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d018      	beq.n	800b0c4 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800b092:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b096:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d112      	bne.n	800b0c4 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b09e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b0a8:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	33f3      	adds	r3, #243	; 0xf3
 800b0b6:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800b0b8:	f107 0310 	add.w	r3, r7, #16
 800b0bc:	4619      	mov	r1, r3
 800b0be:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b0c0:	f001 ffa0 	bl	800d004 <strcpy>

		}

		if (((option & 4) == 4) &&
 800b0c4:	78fb      	ldrb	r3, [r7, #3]
 800b0c6:	f003 0304 	and.w	r3, r3, #4
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d030      	beq.n	800b130 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800b0ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b0d2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d12a      	bne.n	800b130 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b0da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b0e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800b0ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0ec:	025b      	lsls	r3, r3, #9
 800b0ee:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b0f4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800b0fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b100:	2b00      	cmp	r3, #0
 800b102:	d011      	beq.n	800b128 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800b104:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b108:	1ad3      	subs	r3, r2, r3
 800b10a:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800b10c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b10e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b112:	fb02 f303 	mul.w	r3, r2, r3
 800b116:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800b118:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800b11c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800b120:	425b      	negs	r3, r3
 800b122:	b29b      	uxth	r3, r3
 800b124:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800b128:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800b130:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800b134:	78fb      	ldrb	r3, [r7, #3]
 800b136:	4313      	orrs	r3, r2
 800b138:	b2db      	uxtb	r3, r3
 800b13a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800b13e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b148:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3760      	adds	r7, #96	; 0x60
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}

0800b154 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800b154:	b480      	push	{r7}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	460b      	mov	r3, r1
 800b15e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800b160:	f240 6277 	movw	r2, #1655	; 0x677
 800b164:	f04f 0300 	mov.w	r3, #0
 800b168:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800b16c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800b170:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800b172:	78fb      	ldrb	r3, [r7, #3]
 800b174:	68fa      	ldr	r2, [r7, #12]
 800b176:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800b17a:	693a      	ldr	r2, [r7, #16]
 800b17c:	fb02 f303 	mul.w	r3, r2, r3
 800b180:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800b182:	68bb      	ldr	r3, [r7, #8]
}
 800b184:	4618      	mov	r0, r3
 800b186:	371c      	adds	r7, #28
 800b188:	46bd      	mov	sp, r7
 800b18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18e:	4770      	bx	lr

0800b190 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800b190:	b480      	push	{r7}
 800b192:	b087      	sub	sp, #28
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800b198:	2300      	movs	r3, #0
 800b19a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800b19c:	2300      	movs	r3, #0
 800b19e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d017      	beq.n	800b1da <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b1b0:	e005      	b.n	800b1be <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	085b      	lsrs	r3, r3, #1
 800b1b6:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800b1b8:	89fb      	ldrh	r3, [r7, #14]
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d1f4      	bne.n	800b1b2 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800b1c8:	89fb      	ldrh	r3, [r7, #14]
 800b1ca:	021b      	lsls	r3, r3, #8
 800b1cc:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	b29b      	uxth	r3, r3
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800b1d6:	4413      	add	r3, r2
 800b1d8:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800b1da:	8afb      	ldrh	r3, [r7, #22]

}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	371c      	adds	r7, #28
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e6:	4770      	bx	lr

0800b1e8 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b1f6:	88fb      	ldrh	r3, [r7, #6]
 800b1f8:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800b1fa:	88fa      	ldrh	r2, [r7, #6]
 800b1fc:	0a12      	lsrs	r2, r2, #8
 800b1fe:	b292      	uxth	r2, r2
 800b200:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b202:	3301      	adds	r3, #1
 800b204:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800b206:	68fb      	ldr	r3, [r7, #12]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3714      	adds	r7, #20
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b088      	sub	sp, #32
 800b218:	af00      	add	r7, sp, #0
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	60b9      	str	r1, [r7, #8]
 800b21e:	4613      	mov	r3, r2
 800b220:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800b222:	2300      	movs	r3, #0
 800b224:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800b226:	79fb      	ldrb	r3, [r7, #7]
 800b228:	4619      	mov	r1, r3
 800b22a:	68f8      	ldr	r0, [r7, #12]
 800b22c:	f7ff ff92 	bl	800b154 <VL53L0X_calc_macro_period_ps>
 800b230:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800b232:	69bb      	ldr	r3, [r7, #24]
 800b234:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b238:	4a0a      	ldr	r2, [pc, #40]	; (800b264 <VL53L0X_calc_timeout_mclks+0x50>)
 800b23a:	fba2 2303 	umull	r2, r3, r2, r3
 800b23e:	099b      	lsrs	r3, r3, #6
 800b240:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b248:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	085b      	lsrs	r3, r3, #1
 800b250:	441a      	add	r2, r3
	timeout_period_mclks =
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	fbb2 f3f3 	udiv	r3, r2, r3
 800b258:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800b25a:	69fb      	ldr	r3, [r7, #28]
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3720      	adds	r7, #32
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	10624dd3 	.word	0x10624dd3

0800b268 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b086      	sub	sp, #24
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	460b      	mov	r3, r1
 800b272:	807b      	strh	r3, [r7, #2]
 800b274:	4613      	mov	r3, r2
 800b276:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800b278:	2300      	movs	r3, #0
 800b27a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800b27c:	787b      	ldrb	r3, [r7, #1]
 800b27e:	4619      	mov	r1, r3
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f7ff ff67 	bl	800b154 <VL53L0X_calc_macro_period_ps>
 800b286:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b28e:	4a0a      	ldr	r2, [pc, #40]	; (800b2b8 <VL53L0X_calc_timeout_us+0x50>)
 800b290:	fba2 2303 	umull	r2, r3, r2, r3
 800b294:	099b      	lsrs	r3, r3, #6
 800b296:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800b298:	887b      	ldrh	r3, [r7, #2]
 800b29a:	68fa      	ldr	r2, [r7, #12]
 800b29c:	fb02 f303 	mul.w	r3, r2, r3
 800b2a0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800b2a4:	4a04      	ldr	r2, [pc, #16]	; (800b2b8 <VL53L0X_calc_timeout_us+0x50>)
 800b2a6:	fba2 2303 	umull	r2, r3, r2, r3
 800b2aa:	099b      	lsrs	r3, r3, #6
 800b2ac:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800b2ae:	697b      	ldr	r3, [r7, #20]
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3718      	adds	r7, #24
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}
 800b2b8:	10624dd3 	.word	0x10624dd3

0800b2bc <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b08c      	sub	sp, #48	; 0x30
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	607a      	str	r2, [r7, #4]
 800b2c8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800b2e2:	7afb      	ldrb	r3, [r7, #11]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d005      	beq.n	800b2f4 <get_sequence_step_timeout+0x38>
 800b2e8:	7afb      	ldrb	r3, [r7, #11]
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d002      	beq.n	800b2f4 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800b2ee:	7afb      	ldrb	r3, [r7, #11]
 800b2f0:	2b02      	cmp	r3, #2
 800b2f2:	d128      	bne.n	800b346 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b2f4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	2100      	movs	r1, #0
 800b2fc:	68f8      	ldr	r0, [r7, #12]
 800b2fe:	f7fd fa7d 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b302:	4603      	mov	r3, r0
 800b304:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800b308:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d109      	bne.n	800b324 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800b310:	f107 0320 	add.w	r3, r7, #32
 800b314:	461a      	mov	r2, r3
 800b316:	2146      	movs	r1, #70	; 0x46
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f001 fd8b 	bl	800ce34 <VL53L0X_RdByte>
 800b31e:	4603      	mov	r3, r0
 800b320:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800b324:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b328:	b29b      	uxth	r3, r3
 800b32a:	4618      	mov	r0, r3
 800b32c:	f7ff ff5c 	bl	800b1e8 <VL53L0X_decode_timeout>
 800b330:	4603      	mov	r3, r0
 800b332:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b334:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b338:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b33a:	4619      	mov	r1, r3
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f7ff ff93 	bl	800b268 <VL53L0X_calc_timeout_us>
 800b342:	62b8      	str	r0, [r7, #40]	; 0x28
 800b344:	e092      	b.n	800b46c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800b346:	7afb      	ldrb	r3, [r7, #11]
 800b348:	2b03      	cmp	r3, #3
 800b34a:	d135      	bne.n	800b3b8 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b34c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b350:	461a      	mov	r2, r3
 800b352:	2100      	movs	r1, #0
 800b354:	68f8      	ldr	r0, [r7, #12]
 800b356:	f7fd fa51 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b35a:	4603      	mov	r3, r0
 800b35c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800b360:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b364:	2b00      	cmp	r3, #0
 800b366:	f040 8081 	bne.w	800b46c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b36a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b36e:	461a      	mov	r2, r3
 800b370:	2100      	movs	r1, #0
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	f7fd fa42 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b378:	4603      	mov	r3, r0
 800b37a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800b37e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b382:	2b00      	cmp	r3, #0
 800b384:	d109      	bne.n	800b39a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800b386:	f107 031e 	add.w	r3, r7, #30
 800b38a:	461a      	mov	r2, r3
 800b38c:	2151      	movs	r1, #81	; 0x51
 800b38e:	68f8      	ldr	r0, [r7, #12]
 800b390:	f001 fd7a 	bl	800ce88 <VL53L0X_RdWord>
 800b394:	4603      	mov	r3, r0
 800b396:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b39a:	8bfb      	ldrh	r3, [r7, #30]
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7ff ff23 	bl	800b1e8 <VL53L0X_decode_timeout>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b3a6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b3aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	68f8      	ldr	r0, [r7, #12]
 800b3b0:	f7ff ff5a 	bl	800b268 <VL53L0X_calc_timeout_us>
 800b3b4:	62b8      	str	r0, [r7, #40]	; 0x28
 800b3b6:	e059      	b.n	800b46c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800b3b8:	7afb      	ldrb	r3, [r7, #11]
 800b3ba:	2b04      	cmp	r3, #4
 800b3bc:	d156      	bne.n	800b46c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b3be:	f107 0314 	add.w	r3, r7, #20
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	68f8      	ldr	r0, [r7, #12]
 800b3c6:	f7fd fb25 	bl	8008a14 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800b3ce:	7dfb      	ldrb	r3, [r7, #23]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d01d      	beq.n	800b410 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b3d4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b3d8:	461a      	mov	r2, r3
 800b3da:	2100      	movs	r1, #0
 800b3dc:	68f8      	ldr	r0, [r7, #12]
 800b3de:	f7fd fa0d 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800b3e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10f      	bne.n	800b410 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800b3f0:	f107 031e 	add.w	r3, r7, #30
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	2151      	movs	r1, #81	; 0x51
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f001 fd45 	bl	800ce88 <VL53L0X_RdWord>
 800b3fe:	4603      	mov	r3, r0
 800b400:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b404:	8bfb      	ldrh	r3, [r7, #30]
 800b406:	4618      	mov	r0, r3
 800b408:	f7ff feee 	bl	800b1e8 <VL53L0X_decode_timeout>
 800b40c:	4603      	mov	r3, r0
 800b40e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b410:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b414:	2b00      	cmp	r3, #0
 800b416:	d109      	bne.n	800b42c <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b418:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b41c:	461a      	mov	r2, r3
 800b41e:	2101      	movs	r1, #1
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f7fd f9eb 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b426:	4603      	mov	r3, r0
 800b428:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800b42c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b430:	2b00      	cmp	r3, #0
 800b432:	d10f      	bne.n	800b454 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800b434:	f107 031c 	add.w	r3, r7, #28
 800b438:	461a      	mov	r2, r3
 800b43a:	2171      	movs	r1, #113	; 0x71
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f001 fd23 	bl	800ce88 <VL53L0X_RdWord>
 800b442:	4603      	mov	r3, r0
 800b444:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b448:	8bbb      	ldrh	r3, [r7, #28]
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7ff fecc 	bl	800b1e8 <VL53L0X_decode_timeout>
 800b450:	4603      	mov	r3, r0
 800b452:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800b454:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b456:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b45c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b460:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b462:	4619      	mov	r1, r3
 800b464:	68f8      	ldr	r0, [r7, #12]
 800b466:	f7ff feff 	bl	800b268 <VL53L0X_calc_timeout_us>
 800b46a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b470:	601a      	str	r2, [r3, #0]

	return Status;
 800b472:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b476:	4618      	mov	r0, r3
 800b478:	3730      	adds	r7, #48	; 0x30
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}

0800b47e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800b47e:	b580      	push	{r7, lr}
 800b480:	b08a      	sub	sp, #40	; 0x28
 800b482:	af00      	add	r7, sp, #0
 800b484:	60f8      	str	r0, [r7, #12]
 800b486:	460b      	mov	r3, r1
 800b488:	607a      	str	r2, [r7, #4]
 800b48a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b48c:	2300      	movs	r3, #0
 800b48e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800b492:	7afb      	ldrb	r3, [r7, #11]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d005      	beq.n	800b4a4 <set_sequence_step_timeout+0x26>
 800b498:	7afb      	ldrb	r3, [r7, #11]
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d002      	beq.n	800b4a4 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800b49e:	7afb      	ldrb	r3, [r7, #11]
 800b4a0:	2b02      	cmp	r3, #2
 800b4a2:	d138      	bne.n	800b516 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b4a4:	f107 031b 	add.w	r3, r7, #27
 800b4a8:	461a      	mov	r2, r3
 800b4aa:	2100      	movs	r1, #0
 800b4ac:	68f8      	ldr	r0, [r7, #12]
 800b4ae:	f7fd f9a5 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800b4b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d11a      	bne.n	800b4f6 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800b4c0:	7efb      	ldrb	r3, [r7, #27]
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	6879      	ldr	r1, [r7, #4]
 800b4c6:	68f8      	ldr	r0, [r7, #12]
 800b4c8:	f7ff fea4 	bl	800b214 <VL53L0X_calc_timeout_mclks>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800b4d0:	8bbb      	ldrh	r3, [r7, #28]
 800b4d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4d6:	d903      	bls.n	800b4e0 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800b4d8:	23ff      	movs	r3, #255	; 0xff
 800b4da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b4de:	e004      	b.n	800b4ea <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800b4e0:	8bbb      	ldrh	r3, [r7, #28]
 800b4e2:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800b4e4:	3b01      	subs	r3, #1
 800b4e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b4ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b4ee:	b29a      	uxth	r2, r3
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b4f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	f040 80ab 	bne.w	800b656 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800b500:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b504:	461a      	mov	r2, r3
 800b506:	2146      	movs	r1, #70	; 0x46
 800b508:	68f8      	ldr	r0, [r7, #12]
 800b50a:	f001 fc11 	bl	800cd30 <VL53L0X_WrByte>
 800b50e:	4603      	mov	r3, r0
 800b510:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800b514:	e09f      	b.n	800b656 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800b516:	7afb      	ldrb	r3, [r7, #11]
 800b518:	2b03      	cmp	r3, #3
 800b51a:	d135      	bne.n	800b588 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800b51c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b520:	2b00      	cmp	r3, #0
 800b522:	d11b      	bne.n	800b55c <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b524:	f107 031b 	add.w	r3, r7, #27
 800b528:	461a      	mov	r2, r3
 800b52a:	2100      	movs	r1, #0
 800b52c:	68f8      	ldr	r0, [r7, #12]
 800b52e:	f7fd f965 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b532:	4603      	mov	r3, r0
 800b534:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800b538:	7efb      	ldrb	r3, [r7, #27]
 800b53a:	461a      	mov	r2, r3
 800b53c:	6879      	ldr	r1, [r7, #4]
 800b53e:	68f8      	ldr	r0, [r7, #12]
 800b540:	f7ff fe68 	bl	800b214 <VL53L0X_calc_timeout_mclks>
 800b544:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800b546:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800b548:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b54a:	4618      	mov	r0, r3
 800b54c:	f7ff fe20 	bl	800b190 <VL53L0X_encode_timeout>
 800b550:	4603      	mov	r3, r0
 800b552:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b554:	8b3a      	ldrh	r2, [r7, #24]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800b55c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b560:	2b00      	cmp	r3, #0
 800b562:	d108      	bne.n	800b576 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800b564:	8b3b      	ldrh	r3, [r7, #24]
 800b566:	461a      	mov	r2, r3
 800b568:	2151      	movs	r1, #81	; 0x51
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f001 fc04 	bl	800cd78 <VL53L0X_WrWord>
 800b570:	4603      	mov	r3, r0
 800b572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800b576:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d16b      	bne.n	800b656 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	687a      	ldr	r2, [r7, #4]
 800b582:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800b586:	e066      	b.n	800b656 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800b588:	7afb      	ldrb	r3, [r7, #11]
 800b58a:	2b04      	cmp	r3, #4
 800b58c:	d160      	bne.n	800b650 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800b58e:	f107 0310 	add.w	r3, r7, #16
 800b592:	4619      	mov	r1, r3
 800b594:	68f8      	ldr	r0, [r7, #12]
 800b596:	f7fd fa3d 	bl	8008a14 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800b59e:	7cfb      	ldrb	r3, [r7, #19]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d01d      	beq.n	800b5e0 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b5a4:	f107 031b 	add.w	r3, r7, #27
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	2100      	movs	r1, #0
 800b5ac:	68f8      	ldr	r0, [r7, #12]
 800b5ae:	f7fd f925 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800b5b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10f      	bne.n	800b5e0 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800b5c0:	f107 0318 	add.w	r3, r7, #24
 800b5c4:	461a      	mov	r2, r3
 800b5c6:	2151      	movs	r1, #81	; 0x51
 800b5c8:	68f8      	ldr	r0, [r7, #12]
 800b5ca:	f001 fc5d 	bl	800ce88 <VL53L0X_RdWord>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800b5d4:	8b3b      	ldrh	r3, [r7, #24]
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7ff fe06 	bl	800b1e8 <VL53L0X_decode_timeout>
 800b5dc:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800b5de:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800b5e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d109      	bne.n	800b5fc <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b5e8:	f107 031b 	add.w	r3, r7, #27
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	2101      	movs	r1, #1
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	f7fd f903 	bl	80087fc <VL53L0X_GetVcselPulsePeriod>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800b5fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b600:	2b00      	cmp	r3, #0
 800b602:	d128      	bne.n	800b656 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800b604:	7efb      	ldrb	r3, [r7, #27]
 800b606:	461a      	mov	r2, r3
 800b608:	6879      	ldr	r1, [r7, #4]
 800b60a:	68f8      	ldr	r0, [r7, #12]
 800b60c:	f7ff fe02 	bl	800b214 <VL53L0X_calc_timeout_mclks>
 800b610:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800b612:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b614:	6a3a      	ldr	r2, [r7, #32]
 800b616:	4413      	add	r3, r2
 800b618:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800b61a:	6a38      	ldr	r0, [r7, #32]
 800b61c:	f7ff fdb8 	bl	800b190 <VL53L0X_encode_timeout>
 800b620:	4603      	mov	r3, r0
 800b622:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800b624:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d108      	bne.n	800b63e <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800b62c:	8bfb      	ldrh	r3, [r7, #30]
 800b62e:	461a      	mov	r2, r3
 800b630:	2171      	movs	r1, #113	; 0x71
 800b632:	68f8      	ldr	r0, [r7, #12]
 800b634:	f001 fba0 	bl	800cd78 <VL53L0X_WrWord>
 800b638:	4603      	mov	r3, r0
 800b63a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800b63e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b642:	2b00      	cmp	r3, #0
 800b644:	d107      	bne.n	800b656 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800b64e:	e002      	b.n	800b656 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b650:	23fc      	movs	r3, #252	; 0xfc
 800b652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800b656:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3728      	adds	r7, #40	; 0x28
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b08a      	sub	sp, #40	; 0x28
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	460b      	mov	r3, r1
 800b66c:	70fb      	strb	r3, [r7, #3]
 800b66e:	4613      	mov	r3, r2
 800b670:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b672:	2300      	movs	r3, #0
 800b674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800b678:	230c      	movs	r3, #12
 800b67a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800b67e:	2312      	movs	r3, #18
 800b680:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800b684:	2308      	movs	r3, #8
 800b686:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800b68a:	230e      	movs	r3, #14
 800b68c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800b690:	2300      	movs	r3, #0
 800b692:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800b694:	78bb      	ldrb	r3, [r7, #2]
 800b696:	f003 0301 	and.w	r3, r3, #1
 800b69a:	b2db      	uxtb	r3, r3
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d003      	beq.n	800b6a8 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b6a0:	23fc      	movs	r3, #252	; 0xfc
 800b6a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b6a6:	e020      	b.n	800b6ea <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800b6a8:	78fb      	ldrb	r3, [r7, #3]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10d      	bne.n	800b6ca <VL53L0X_set_vcsel_pulse_period+0x68>
 800b6ae:	78ba      	ldrb	r2, [r7, #2]
 800b6b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b6b4:	429a      	cmp	r2, r3
 800b6b6:	d304      	bcc.n	800b6c2 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800b6b8:	78ba      	ldrb	r2, [r7, #2]
 800b6ba:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d903      	bls.n	800b6ca <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b6c2:	23fc      	movs	r3, #252	; 0xfc
 800b6c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b6c8:	e00f      	b.n	800b6ea <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800b6ca:	78fb      	ldrb	r3, [r7, #3]
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	d10c      	bne.n	800b6ea <VL53L0X_set_vcsel_pulse_period+0x88>
 800b6d0:	78ba      	ldrb	r2, [r7, #2]
 800b6d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d304      	bcc.n	800b6e4 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800b6da:	78ba      	ldrb	r2, [r7, #2]
 800b6dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d902      	bls.n	800b6ea <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b6e4:	23fc      	movs	r3, #252	; 0xfc
 800b6e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800b6ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d002      	beq.n	800b6f8 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800b6f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6f6:	e239      	b.n	800bb6c <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800b6f8:	78fb      	ldrb	r3, [r7, #3]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d150      	bne.n	800b7a0 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800b6fe:	78bb      	ldrb	r3, [r7, #2]
 800b700:	2b0c      	cmp	r3, #12
 800b702:	d110      	bne.n	800b726 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800b704:	2218      	movs	r2, #24
 800b706:	2157      	movs	r1, #87	; 0x57
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f001 fb11 	bl	800cd30 <VL53L0X_WrByte>
 800b70e:	4603      	mov	r3, r0
 800b710:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800b714:	2208      	movs	r2, #8
 800b716:	2156      	movs	r1, #86	; 0x56
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f001 fb09 	bl	800cd30 <VL53L0X_WrByte>
 800b71e:	4603      	mov	r3, r0
 800b720:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b724:	e17f      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800b726:	78bb      	ldrb	r3, [r7, #2]
 800b728:	2b0e      	cmp	r3, #14
 800b72a:	d110      	bne.n	800b74e <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800b72c:	2230      	movs	r2, #48	; 0x30
 800b72e:	2157      	movs	r1, #87	; 0x57
 800b730:	6878      	ldr	r0, [r7, #4]
 800b732:	f001 fafd 	bl	800cd30 <VL53L0X_WrByte>
 800b736:	4603      	mov	r3, r0
 800b738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800b73c:	2208      	movs	r2, #8
 800b73e:	2156      	movs	r1, #86	; 0x56
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f001 faf5 	bl	800cd30 <VL53L0X_WrByte>
 800b746:	4603      	mov	r3, r0
 800b748:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b74c:	e16b      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800b74e:	78bb      	ldrb	r3, [r7, #2]
 800b750:	2b10      	cmp	r3, #16
 800b752:	d110      	bne.n	800b776 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800b754:	2240      	movs	r2, #64	; 0x40
 800b756:	2157      	movs	r1, #87	; 0x57
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f001 fae9 	bl	800cd30 <VL53L0X_WrByte>
 800b75e:	4603      	mov	r3, r0
 800b760:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800b764:	2208      	movs	r2, #8
 800b766:	2156      	movs	r1, #86	; 0x56
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f001 fae1 	bl	800cd30 <VL53L0X_WrByte>
 800b76e:	4603      	mov	r3, r0
 800b770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b774:	e157      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800b776:	78bb      	ldrb	r3, [r7, #2]
 800b778:	2b12      	cmp	r3, #18
 800b77a:	f040 8154 	bne.w	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800b77e:	2250      	movs	r2, #80	; 0x50
 800b780:	2157      	movs	r1, #87	; 0x57
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f001 fad4 	bl	800cd30 <VL53L0X_WrByte>
 800b788:	4603      	mov	r3, r0
 800b78a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800b78e:	2208      	movs	r2, #8
 800b790:	2156      	movs	r1, #86	; 0x56
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f001 facc 	bl	800cd30 <VL53L0X_WrByte>
 800b798:	4603      	mov	r3, r0
 800b79a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b79e:	e142      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800b7a0:	78fb      	ldrb	r3, [r7, #3]
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	f040 813f 	bne.w	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800b7a8:	78bb      	ldrb	r3, [r7, #2]
 800b7aa:	2b08      	cmp	r3, #8
 800b7ac:	d14c      	bne.n	800b848 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800b7ae:	2210      	movs	r2, #16
 800b7b0:	2148      	movs	r1, #72	; 0x48
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f001 fabc 	bl	800cd30 <VL53L0X_WrByte>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800b7be:	2208      	movs	r2, #8
 800b7c0:	2147      	movs	r1, #71	; 0x47
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f001 fab4 	bl	800cd30 <VL53L0X_WrByte>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b7ce:	2202      	movs	r2, #2
 800b7d0:	2132      	movs	r1, #50	; 0x32
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f001 faac 	bl	800cd30 <VL53L0X_WrByte>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	461a      	mov	r2, r3
 800b7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800b7e6:	220c      	movs	r2, #12
 800b7e8:	2130      	movs	r1, #48	; 0x30
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f001 faa0 	bl	800cd30 <VL53L0X_WrByte>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b7fe:	2201      	movs	r2, #1
 800b800:	21ff      	movs	r1, #255	; 0xff
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f001 fa94 	bl	800cd30 <VL53L0X_WrByte>
 800b808:	4603      	mov	r3, r0
 800b80a:	461a      	mov	r2, r3
 800b80c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b810:	4313      	orrs	r3, r2
 800b812:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b816:	2230      	movs	r2, #48	; 0x30
 800b818:	2130      	movs	r1, #48	; 0x30
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f001 fa88 	bl	800cd30 <VL53L0X_WrByte>
 800b820:	4603      	mov	r3, r0
 800b822:	461a      	mov	r2, r3
 800b824:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b828:	4313      	orrs	r3, r2
 800b82a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b82e:	2200      	movs	r2, #0
 800b830:	21ff      	movs	r1, #255	; 0xff
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f001 fa7c 	bl	800cd30 <VL53L0X_WrByte>
 800b838:	4603      	mov	r3, r0
 800b83a:	461a      	mov	r2, r3
 800b83c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b840:	4313      	orrs	r3, r2
 800b842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b846:	e0ee      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800b848:	78bb      	ldrb	r3, [r7, #2]
 800b84a:	2b0a      	cmp	r3, #10
 800b84c:	d14c      	bne.n	800b8e8 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800b84e:	2228      	movs	r2, #40	; 0x28
 800b850:	2148      	movs	r1, #72	; 0x48
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f001 fa6c 	bl	800cd30 <VL53L0X_WrByte>
 800b858:	4603      	mov	r3, r0
 800b85a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800b85e:	2208      	movs	r2, #8
 800b860:	2147      	movs	r1, #71	; 0x47
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f001 fa64 	bl	800cd30 <VL53L0X_WrByte>
 800b868:	4603      	mov	r3, r0
 800b86a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b86e:	2203      	movs	r2, #3
 800b870:	2132      	movs	r1, #50	; 0x32
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f001 fa5c 	bl	800cd30 <VL53L0X_WrByte>
 800b878:	4603      	mov	r3, r0
 800b87a:	461a      	mov	r2, r3
 800b87c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b880:	4313      	orrs	r3, r2
 800b882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800b886:	2209      	movs	r2, #9
 800b888:	2130      	movs	r1, #48	; 0x30
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f001 fa50 	bl	800cd30 <VL53L0X_WrByte>
 800b890:	4603      	mov	r3, r0
 800b892:	461a      	mov	r2, r3
 800b894:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b898:	4313      	orrs	r3, r2
 800b89a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b89e:	2201      	movs	r2, #1
 800b8a0:	21ff      	movs	r1, #255	; 0xff
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f001 fa44 	bl	800cd30 <VL53L0X_WrByte>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b8b6:	2220      	movs	r2, #32
 800b8b8:	2130      	movs	r1, #48	; 0x30
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f001 fa38 	bl	800cd30 <VL53L0X_WrByte>
 800b8c0:	4603      	mov	r3, r0
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	21ff      	movs	r1, #255	; 0xff
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f001 fa2c 	bl	800cd30 <VL53L0X_WrByte>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	461a      	mov	r2, r3
 800b8dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8e0:	4313      	orrs	r3, r2
 800b8e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b8e6:	e09e      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800b8e8:	78bb      	ldrb	r3, [r7, #2]
 800b8ea:	2b0c      	cmp	r3, #12
 800b8ec:	d14c      	bne.n	800b988 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800b8ee:	2238      	movs	r2, #56	; 0x38
 800b8f0:	2148      	movs	r1, #72	; 0x48
 800b8f2:	6878      	ldr	r0, [r7, #4]
 800b8f4:	f001 fa1c 	bl	800cd30 <VL53L0X_WrByte>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800b8fe:	2208      	movs	r2, #8
 800b900:	2147      	movs	r1, #71	; 0x47
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f001 fa14 	bl	800cd30 <VL53L0X_WrByte>
 800b908:	4603      	mov	r3, r0
 800b90a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b90e:	2203      	movs	r2, #3
 800b910:	2132      	movs	r1, #50	; 0x32
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f001 fa0c 	bl	800cd30 <VL53L0X_WrByte>
 800b918:	4603      	mov	r3, r0
 800b91a:	461a      	mov	r2, r3
 800b91c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b920:	4313      	orrs	r3, r2
 800b922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800b926:	2208      	movs	r2, #8
 800b928:	2130      	movs	r1, #48	; 0x30
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f001 fa00 	bl	800cd30 <VL53L0X_WrByte>
 800b930:	4603      	mov	r3, r0
 800b932:	461a      	mov	r2, r3
 800b934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b938:	4313      	orrs	r3, r2
 800b93a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b93e:	2201      	movs	r2, #1
 800b940:	21ff      	movs	r1, #255	; 0xff
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f001 f9f4 	bl	800cd30 <VL53L0X_WrByte>
 800b948:	4603      	mov	r3, r0
 800b94a:	461a      	mov	r2, r3
 800b94c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b950:	4313      	orrs	r3, r2
 800b952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b956:	2220      	movs	r2, #32
 800b958:	2130      	movs	r1, #48	; 0x30
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f001 f9e8 	bl	800cd30 <VL53L0X_WrByte>
 800b960:	4603      	mov	r3, r0
 800b962:	461a      	mov	r2, r3
 800b964:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b968:	4313      	orrs	r3, r2
 800b96a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b96e:	2200      	movs	r2, #0
 800b970:	21ff      	movs	r1, #255	; 0xff
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f001 f9dc 	bl	800cd30 <VL53L0X_WrByte>
 800b978:	4603      	mov	r3, r0
 800b97a:	461a      	mov	r2, r3
 800b97c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b980:	4313      	orrs	r3, r2
 800b982:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b986:	e04e      	b.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800b988:	78bb      	ldrb	r3, [r7, #2]
 800b98a:	2b0e      	cmp	r3, #14
 800b98c:	d14b      	bne.n	800ba26 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800b98e:	2248      	movs	r2, #72	; 0x48
 800b990:	2148      	movs	r1, #72	; 0x48
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f001 f9cc 	bl	800cd30 <VL53L0X_WrByte>
 800b998:	4603      	mov	r3, r0
 800b99a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800b99e:	2208      	movs	r2, #8
 800b9a0:	2147      	movs	r1, #71	; 0x47
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f001 f9c4 	bl	800cd30 <VL53L0X_WrByte>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b9ae:	2203      	movs	r2, #3
 800b9b0:	2132      	movs	r1, #50	; 0x32
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f001 f9bc 	bl	800cd30 <VL53L0X_WrByte>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800b9c6:	2207      	movs	r2, #7
 800b9c8:	2130      	movs	r1, #48	; 0x30
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f001 f9b0 	bl	800cd30 <VL53L0X_WrByte>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b9de:	2201      	movs	r2, #1
 800b9e0:	21ff      	movs	r1, #255	; 0xff
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f001 f9a4 	bl	800cd30 <VL53L0X_WrByte>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b9f6:	2220      	movs	r2, #32
 800b9f8:	2130      	movs	r1, #48	; 0x30
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f001 f998 	bl	800cd30 <VL53L0X_WrByte>
 800ba00:	4603      	mov	r3, r0
 800ba02:	461a      	mov	r2, r3
 800ba04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ba0e:	2200      	movs	r2, #0
 800ba10:	21ff      	movs	r1, #255	; 0xff
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f001 f98c 	bl	800cd30 <VL53L0X_WrByte>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba20:	4313      	orrs	r3, r2
 800ba22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800ba26:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d17f      	bne.n	800bb2e <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800ba2e:	78bb      	ldrb	r3, [r7, #2]
 800ba30:	4618      	mov	r0, r3
 800ba32:	f7fe fe38 	bl	800a6a6 <VL53L0X_encode_vcsel_period>
 800ba36:	4603      	mov	r3, r0
 800ba38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800ba3c:	78fb      	ldrb	r3, [r7, #3]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d002      	beq.n	800ba48 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800ba42:	2b01      	cmp	r3, #1
 800ba44:	d045      	beq.n	800bad2 <VL53L0X_set_vcsel_pulse_period+0x470>
 800ba46:	e06e      	b.n	800bb26 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800ba48:	f107 0314 	add.w	r3, r7, #20
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	2103      	movs	r1, #3
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f7ff fc33 	bl	800b2bc <get_sequence_step_timeout>
 800ba56:	4603      	mov	r3, r0
 800ba58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800ba5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d109      	bne.n	800ba78 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800ba64:	f107 0310 	add.w	r3, r7, #16
 800ba68:	461a      	mov	r2, r3
 800ba6a:	2102      	movs	r1, #2
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f7ff fc25 	bl	800b2bc <get_sequence_step_timeout>
 800ba72:	4603      	mov	r3, r0
 800ba74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800ba78:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d109      	bne.n	800ba94 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800ba80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ba84:	461a      	mov	r2, r3
 800ba86:	2150      	movs	r1, #80	; 0x50
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f001 f951 	bl	800cd30 <VL53L0X_WrByte>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800ba94:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d108      	bne.n	800baae <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	2103      	movs	r1, #3
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f7ff fceb 	bl	800b47e <set_sequence_step_timeout>
 800baa8:	4603      	mov	r3, r0
 800baaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800baae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d108      	bne.n	800bac8 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	461a      	mov	r2, r3
 800baba:	2102      	movs	r1, #2
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f7ff fcde 	bl	800b47e <set_sequence_step_timeout>
 800bac2:	4603      	mov	r3, r0
 800bac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	78ba      	ldrb	r2, [r7, #2]
 800bacc:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800bad0:	e02e      	b.n	800bb30 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800bad2:	f107 0318 	add.w	r3, r7, #24
 800bad6:	461a      	mov	r2, r3
 800bad8:	2104      	movs	r1, #4
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	f7ff fbee 	bl	800b2bc <get_sequence_step_timeout>
 800bae0:	4603      	mov	r3, r0
 800bae2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800bae6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800baea:	2b00      	cmp	r3, #0
 800baec:	d109      	bne.n	800bb02 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800baee:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800baf2:	461a      	mov	r2, r3
 800baf4:	2170      	movs	r1, #112	; 0x70
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f001 f91a 	bl	800cd30 <VL53L0X_WrByte>
 800bafc:	4603      	mov	r3, r0
 800bafe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800bb02:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d108      	bne.n	800bb1c <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800bb0a:	69bb      	ldr	r3, [r7, #24]
 800bb0c:	461a      	mov	r2, r3
 800bb0e:	2104      	movs	r1, #4
 800bb10:	6878      	ldr	r0, [r7, #4]
 800bb12:	f7ff fcb4 	bl	800b47e <set_sequence_step_timeout>
 800bb16:	4603      	mov	r3, r0
 800bb18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	78ba      	ldrb	r2, [r7, #2]
 800bb20:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800bb24:	e004      	b.n	800bb30 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bb26:	23fc      	movs	r3, #252	; 0xfc
 800bb28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bb2c:	e000      	b.n	800bb30 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800bb2e:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800bb30:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d109      	bne.n	800bb4c <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	695b      	ldr	r3, [r3, #20]
 800bb3c:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800bb3e:	69f9      	ldr	r1, [r7, #28]
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f7fc fe1d 	bl	8008780 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800bb46:	4603      	mov	r3, r0
 800bb48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800bb4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d109      	bne.n	800bb68 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800bb54:	f107 010f 	add.w	r1, r7, #15
 800bb58:	2301      	movs	r3, #1
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f7fe fcbd 	bl	800a4dc <VL53L0X_perform_phase_calibration>
 800bb62:	4603      	mov	r3, r0
 800bb64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800bb68:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3728      	adds	r7, #40	; 0x28
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b086      	sub	sp, #24
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	60f8      	str	r0, [r7, #12]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	607a      	str	r2, [r7, #4]
 800bb80:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb82:	2300      	movs	r3, #0
 800bb84:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800bb86:	7afb      	ldrb	r3, [r7, #11]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d002      	beq.n	800bb92 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d00a      	beq.n	800bba6 <VL53L0X_get_vcsel_pulse_period+0x32>
 800bb90:	e013      	b.n	800bbba <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800bb92:	f107 0316 	add.w	r3, r7, #22
 800bb96:	461a      	mov	r2, r3
 800bb98:	2150      	movs	r1, #80	; 0x50
 800bb9a:	68f8      	ldr	r0, [r7, #12]
 800bb9c:	f001 f94a 	bl	800ce34 <VL53L0X_RdByte>
 800bba0:	4603      	mov	r3, r0
 800bba2:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800bba4:	e00b      	b.n	800bbbe <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800bba6:	f107 0316 	add.w	r3, r7, #22
 800bbaa:	461a      	mov	r2, r3
 800bbac:	2170      	movs	r1, #112	; 0x70
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f001 f940 	bl	800ce34 <VL53L0X_RdByte>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800bbb8:	e001      	b.n	800bbbe <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bbba:	23fc      	movs	r3, #252	; 0xfc
 800bbbc:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800bbbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d107      	bne.n	800bbd6 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800bbc6:	7dbb      	ldrb	r3, [r7, #22]
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f7fe fd59 	bl	800a680 <VL53L0X_decode_vcsel_period>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	701a      	strb	r2, [r3, #0]

	return Status;
 800bbd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	3718      	adds	r7, #24
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	bd80      	pop	{r7, pc}

0800bbe2 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800bbe2:	b580      	push	{r7, lr}
 800bbe4:	b092      	sub	sp, #72	; 0x48
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
 800bbea:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bbec:	2300      	movs	r3, #0
 800bbee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800bbf2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800bbf6:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800bbf8:	f240 7376 	movw	r3, #1910	; 0x776
 800bbfc:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800bbfe:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800bc02:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800bc04:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bc08:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800bc0a:	f240 234e 	movw	r3, #590	; 0x24e
 800bc0e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800bc10:	f240 23b2 	movw	r3, #690	; 0x2b2
 800bc14:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800bc16:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bc1a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800bc1c:	f240 2326 	movw	r3, #550	; 0x226
 800bc20:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800bc22:	2300      	movs	r3, #0
 800bc24:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800bc26:	f644 6320 	movw	r3, #20000	; 0x4e20
 800bc2a:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800bc30:	683a      	ldr	r2, [r7, #0]
 800bc32:	6a3b      	ldr	r3, [r7, #32]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d205      	bcs.n	800bc44 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bc38:	23fc      	movs	r3, #252	; 0xfc
 800bc3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800bc3e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bc42:	e0aa      	b.n	800bd9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800bc44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bc46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc48:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800bc4a:	683a      	ldr	r2, [r7, #0]
 800bc4c:	1ad3      	subs	r3, r2, r3
 800bc4e:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800bc50:	f107 0314 	add.w	r3, r7, #20
 800bc54:	4619      	mov	r1, r3
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f7fc fedc 	bl	8008a14 <VL53L0X_GetSequenceStepEnables>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800bc62:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d15b      	bne.n	800bd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800bc6a:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d105      	bne.n	800bc7c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800bc70:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d102      	bne.n	800bc7c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800bc76:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d052      	beq.n	800bd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800bc7c:	f107 0310 	add.w	r3, r7, #16
 800bc80:	461a      	mov	r2, r3
 800bc82:	2102      	movs	r1, #2
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f7ff fb19 	bl	800b2bc <get_sequence_step_timeout>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800bc90:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d002      	beq.n	800bc9e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800bc98:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bc9c:	e07d      	b.n	800bd9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800bc9e:	7d3b      	ldrb	r3, [r7, #20]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d00f      	beq.n	800bcc4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800bca4:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800bca6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bca8:	4413      	add	r3, r2
 800bcaa:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800bcac:	69fa      	ldr	r2, [r7, #28]
 800bcae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d204      	bcs.n	800bcbe <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800bcb4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bcb6:	69fb      	ldr	r3, [r7, #28]
 800bcb8:	1ad3      	subs	r3, r2, r3
 800bcba:	643b      	str	r3, [r7, #64]	; 0x40
 800bcbc:	e002      	b.n	800bcc4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bcbe:	23fc      	movs	r3, #252	; 0xfc
 800bcc0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800bcc4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d002      	beq.n	800bcd2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800bccc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bcd0:	e063      	b.n	800bd9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800bcd2:	7dbb      	ldrb	r3, [r7, #22]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d011      	beq.n	800bcfc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800bcd8:	693a      	ldr	r2, [r7, #16]
 800bcda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcdc:	4413      	add	r3, r2
 800bcde:	005b      	lsls	r3, r3, #1
 800bce0:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800bce2:	69fa      	ldr	r2, [r7, #28]
 800bce4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d204      	bcs.n	800bcf4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800bcea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	1ad3      	subs	r3, r2, r3
 800bcf0:	643b      	str	r3, [r7, #64]	; 0x40
 800bcf2:	e016      	b.n	800bd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bcf4:	23fc      	movs	r3, #252	; 0xfc
 800bcf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800bcfa:	e012      	b.n	800bd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800bcfc:	7d7b      	ldrb	r3, [r7, #21]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d00f      	beq.n	800bd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd06:	4413      	add	r3, r2
 800bd08:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800bd0a:	69fa      	ldr	r2, [r7, #28]
 800bd0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d204      	bcs.n	800bd1c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800bd12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bd14:	69fb      	ldr	r3, [r7, #28]
 800bd16:	1ad3      	subs	r3, r2, r3
 800bd18:	643b      	str	r3, [r7, #64]	; 0x40
 800bd1a:	e002      	b.n	800bd22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bd1c:	23fc      	movs	r3, #252	; 0xfc
 800bd1e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800bd22:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d002      	beq.n	800bd30 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800bd2a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bd2e:	e034      	b.n	800bd9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800bd30:	7dfb      	ldrb	r3, [r7, #23]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d019      	beq.n	800bd6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800bd36:	f107 030c 	add.w	r3, r7, #12
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	2103      	movs	r1, #3
 800bd3e:	6878      	ldr	r0, [r7, #4]
 800bd40:	f7ff fabc 	bl	800b2bc <get_sequence_step_timeout>
 800bd44:	4603      	mov	r3, r0
 800bd46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd4e:	4413      	add	r3, r2
 800bd50:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800bd52:	69fa      	ldr	r2, [r7, #28]
 800bd54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d204      	bcs.n	800bd64 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800bd5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bd5c:	69fb      	ldr	r3, [r7, #28]
 800bd5e:	1ad3      	subs	r3, r2, r3
 800bd60:	643b      	str	r3, [r7, #64]	; 0x40
 800bd62:	e002      	b.n	800bd6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bd64:	23fc      	movs	r3, #252	; 0xfc
 800bd66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800bd6a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d111      	bne.n	800bd96 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800bd72:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d00e      	beq.n	800bd96 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800bd78:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bd7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7c:	1ad3      	subs	r3, r2, r3
 800bd7e:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800bd80:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bd82:	2104      	movs	r1, #4
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f7ff fb7a 	bl	800b47e <set_sequence_step_timeout>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	683a      	ldr	r2, [r7, #0]
 800bd94:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800bd96:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3748      	adds	r7, #72	; 0x48
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b090      	sub	sp, #64	; 0x40
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bdac:	2300      	movs	r3, #0
 800bdae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800bdb2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800bdb6:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800bdb8:	f240 7376 	movw	r3, #1910	; 0x776
 800bdbc:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800bdbe:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800bdc2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800bdc4:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bdc8:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800bdca:	f240 234e 	movw	r3, #590	; 0x24e
 800bdce:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800bdd0:	f240 23b2 	movw	r3, #690	; 0x2b2
 800bdd4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800bdd6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bdda:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800bddc:	f240 2326 	movw	r3, #550	; 0x226
 800bde0:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800bde2:	2300      	movs	r3, #0
 800bde4:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800bde6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bde8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdea:	441a      	add	r2, r3
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800bdf0:	f107 0318 	add.w	r3, r7, #24
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f7fc fe0c 	bl	8008a14 <VL53L0X_GetSequenceStepEnables>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800be02:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800be06:	2b00      	cmp	r3, #0
 800be08:	d002      	beq.n	800be10 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800be0a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800be0e:	e075      	b.n	800befc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800be10:	7e3b      	ldrb	r3, [r7, #24]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d105      	bne.n	800be22 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800be16:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d102      	bne.n	800be22 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800be1c:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d030      	beq.n	800be84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800be22:	f107 0310 	add.w	r3, r7, #16
 800be26:	461a      	mov	r2, r3
 800be28:	2102      	movs	r1, #2
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f7ff fa46 	bl	800b2bc <get_sequence_step_timeout>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800be36:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d122      	bne.n	800be84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800be3e:	7e3b      	ldrb	r3, [r7, #24]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d007      	beq.n	800be54 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800be48:	6939      	ldr	r1, [r7, #16]
 800be4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be4c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800be4e:	441a      	add	r2, r3
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800be54:	7ebb      	ldrb	r3, [r7, #26]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d009      	beq.n	800be6e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800be5e:	6939      	ldr	r1, [r7, #16]
 800be60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be62:	440b      	add	r3, r1
 800be64:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800be66:	441a      	add	r2, r3
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	601a      	str	r2, [r3, #0]
 800be6c:	e00a      	b.n	800be84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800be6e:	7e7b      	ldrb	r3, [r7, #25]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d007      	beq.n	800be84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800be78:	6939      	ldr	r1, [r7, #16]
 800be7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800be7e:	441a      	add	r2, r3
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800be84:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d114      	bne.n	800beb6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800be8c:	7efb      	ldrb	r3, [r7, #27]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d011      	beq.n	800beb6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800be92:	f107 030c 	add.w	r3, r7, #12
 800be96:	461a      	mov	r2, r3
 800be98:	2103      	movs	r1, #3
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f7ff fa0e 	bl	800b2bc <get_sequence_step_timeout>
 800bea0:	4603      	mov	r3, r0
 800bea2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800beaa:	68f9      	ldr	r1, [r7, #12]
 800beac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beae:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800beb0:	441a      	add	r2, r3
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800beb6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d114      	bne.n	800bee8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800bebe:	7f3b      	ldrb	r3, [r7, #28]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d011      	beq.n	800bee8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800bec4:	f107 0314 	add.w	r3, r7, #20
 800bec8:	461a      	mov	r2, r3
 800beca:	2104      	movs	r1, #4
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f7ff f9f5 	bl	800b2bc <get_sequence_step_timeout>
 800bed2:	4603      	mov	r3, r0
 800bed4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800bedc:	6979      	ldr	r1, [r7, #20]
 800bede:	6a3b      	ldr	r3, [r7, #32]
 800bee0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800bee2:	441a      	add	r2, r3
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bee8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800beec:	2b00      	cmp	r3, #0
 800beee:	d103      	bne.n	800bef8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	681a      	ldr	r2, [r3, #0]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bef8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800befc:	4618      	mov	r0, r3
 800befe:	3740      	adds	r7, #64	; 0x40
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b088      	sub	sp, #32
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
 800bf0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800bf12:	2300      	movs	r3, #0
 800bf14:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800bf16:	e0c6      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800bf18:	697b      	ldr	r3, [r7, #20]
 800bf1a:	683a      	ldr	r2, [r7, #0]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	781b      	ldrb	r3, [r3, #0]
 800bf20:	74fb      	strb	r3, [r7, #19]
		Index++;
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	3301      	adds	r3, #1
 800bf26:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800bf28:	7cfb      	ldrb	r3, [r7, #19]
 800bf2a:	2bff      	cmp	r3, #255	; 0xff
 800bf2c:	f040 808d 	bne.w	800c04a <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800bf30:	697b      	ldr	r3, [r7, #20]
 800bf32:	683a      	ldr	r2, [r7, #0]
 800bf34:	4413      	add	r3, r2
 800bf36:	781b      	ldrb	r3, [r3, #0]
 800bf38:	747b      	strb	r3, [r7, #17]
			Index++;
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800bf40:	7c7b      	ldrb	r3, [r7, #17]
 800bf42:	2b03      	cmp	r3, #3
 800bf44:	d87e      	bhi.n	800c044 <VL53L0X_load_tuning_settings+0x140>
 800bf46:	a201      	add	r2, pc, #4	; (adr r2, 800bf4c <VL53L0X_load_tuning_settings+0x48>)
 800bf48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf4c:	0800bf5d 	.word	0x0800bf5d
 800bf50:	0800bf97 	.word	0x0800bf97
 800bf54:	0800bfd1 	.word	0x0800bfd1
 800bf58:	0800c00b 	.word	0x0800c00b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	683a      	ldr	r2, [r7, #0]
 800bf60:	4413      	add	r3, r2
 800bf62:	781b      	ldrb	r3, [r3, #0]
 800bf64:	743b      	strb	r3, [r7, #16]
				Index++;
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	3301      	adds	r3, #1
 800bf6a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	683a      	ldr	r2, [r7, #0]
 800bf70:	4413      	add	r3, r2
 800bf72:	781b      	ldrb	r3, [r3, #0]
 800bf74:	73fb      	strb	r3, [r7, #15]
				Index++;
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800bf7c:	7c3b      	ldrb	r3, [r7, #16]
 800bf7e:	b29b      	uxth	r3, r3
 800bf80:	021b      	lsls	r3, r3, #8
 800bf82:	b29a      	uxth	r2, r3
 800bf84:	7bfb      	ldrb	r3, [r7, #15]
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	4413      	add	r3, r2
 800bf8a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	89ba      	ldrh	r2, [r7, #12]
 800bf90:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800bf94:	e087      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	683a      	ldr	r2, [r7, #0]
 800bf9a:	4413      	add	r3, r2
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	743b      	strb	r3, [r7, #16]
				Index++;
 800bfa0:	697b      	ldr	r3, [r7, #20]
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	683a      	ldr	r2, [r7, #0]
 800bfaa:	4413      	add	r3, r2
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	73fb      	strb	r3, [r7, #15]
				Index++;
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	3301      	adds	r3, #1
 800bfb4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800bfb6:	7c3b      	ldrb	r3, [r7, #16]
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	021b      	lsls	r3, r3, #8
 800bfbc:	b29a      	uxth	r2, r3
 800bfbe:	7bfb      	ldrb	r3, [r7, #15]
 800bfc0:	b29b      	uxth	r3, r3
 800bfc2:	4413      	add	r3, r2
 800bfc4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	89ba      	ldrh	r2, [r7, #12]
 800bfca:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800bfce:	e06a      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	683a      	ldr	r2, [r7, #0]
 800bfd4:	4413      	add	r3, r2
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	743b      	strb	r3, [r7, #16]
				Index++;
 800bfda:	697b      	ldr	r3, [r7, #20]
 800bfdc:	3301      	adds	r3, #1
 800bfde:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	683a      	ldr	r2, [r7, #0]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	781b      	ldrb	r3, [r3, #0]
 800bfe8:	73fb      	strb	r3, [r7, #15]
				Index++;
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	3301      	adds	r3, #1
 800bfee:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800bff0:	7c3b      	ldrb	r3, [r7, #16]
 800bff2:	b29b      	uxth	r3, r3
 800bff4:	021b      	lsls	r3, r3, #8
 800bff6:	b29a      	uxth	r2, r3
 800bff8:	7bfb      	ldrb	r3, [r7, #15]
 800bffa:	b29b      	uxth	r3, r3
 800bffc:	4413      	add	r3, r2
 800bffe:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	89ba      	ldrh	r2, [r7, #12]
 800c004:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800c008:	e04d      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	683a      	ldr	r2, [r7, #0]
 800c00e:	4413      	add	r3, r2
 800c010:	781b      	ldrb	r3, [r3, #0]
 800c012:	743b      	strb	r3, [r7, #16]
				Index++;
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	3301      	adds	r3, #1
 800c018:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	683a      	ldr	r2, [r7, #0]
 800c01e:	4413      	add	r3, r2
 800c020:	781b      	ldrb	r3, [r3, #0]
 800c022:	73fb      	strb	r3, [r7, #15]
				Index++;
 800c024:	697b      	ldr	r3, [r7, #20]
 800c026:	3301      	adds	r3, #1
 800c028:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800c02a:	7c3b      	ldrb	r3, [r7, #16]
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	021b      	lsls	r3, r3, #8
 800c030:	b29a      	uxth	r2, r3
 800c032:	7bfb      	ldrb	r3, [r7, #15]
 800c034:	b29b      	uxth	r3, r3
 800c036:	4413      	add	r3, r2
 800c038:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	89ba      	ldrh	r2, [r7, #12]
 800c03e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800c042:	e030      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c044:	23fc      	movs	r3, #252	; 0xfc
 800c046:	77fb      	strb	r3, [r7, #31]
 800c048:	e02d      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800c04a:	7cfb      	ldrb	r3, [r7, #19]
 800c04c:	2b04      	cmp	r3, #4
 800c04e:	d828      	bhi.n	800c0a2 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	683a      	ldr	r2, [r7, #0]
 800c054:	4413      	add	r3, r2
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	74bb      	strb	r3, [r7, #18]
			Index++;
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	3301      	adds	r3, #1
 800c05e:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800c060:	2300      	movs	r3, #0
 800c062:	61bb      	str	r3, [r7, #24]
 800c064:	e00f      	b.n	800c086 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	683a      	ldr	r2, [r7, #0]
 800c06a:	4413      	add	r3, r2
 800c06c:	7819      	ldrb	r1, [r3, #0]
 800c06e:	f107 0208 	add.w	r2, r7, #8
 800c072:	69bb      	ldr	r3, [r7, #24]
 800c074:	4413      	add	r3, r2
 800c076:	460a      	mov	r2, r1
 800c078:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	3301      	adds	r3, #1
 800c07e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800c080:	69bb      	ldr	r3, [r7, #24]
 800c082:	3301      	adds	r3, #1
 800c084:	61bb      	str	r3, [r7, #24]
 800c086:	7cfb      	ldrb	r3, [r7, #19]
 800c088:	69ba      	ldr	r2, [r7, #24]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	dbeb      	blt.n	800c066 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800c08e:	7cfb      	ldrb	r3, [r7, #19]
 800c090:	f107 0208 	add.w	r2, r7, #8
 800c094:	7cb9      	ldrb	r1, [r7, #18]
 800c096:	6878      	ldr	r0, [r7, #4]
 800c098:	f000 fdee 	bl	800cc78 <VL53L0X_WriteMulti>
 800c09c:	4603      	mov	r3, r0
 800c09e:	77fb      	strb	r3, [r7, #31]
 800c0a0:	e001      	b.n	800c0a6 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c0a2:	23fc      	movs	r3, #252	; 0xfc
 800c0a4:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	683a      	ldr	r2, [r7, #0]
 800c0aa:	4413      	add	r3, r2
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d004      	beq.n	800c0bc <VL53L0X_load_tuning_settings+0x1b8>
 800c0b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	f43f af2e 	beq.w	800bf18 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c0bc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3720      	adds	r7, #32
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b088      	sub	sp, #32
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	60b9      	str	r1, [r7, #8]
 800c0d2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800c0de:	f107 0313 	add.w	r3, r7, #19
 800c0e2:	4619      	mov	r1, r3
 800c0e4:	68f8      	ldr	r0, [r7, #12]
 800c0e6:	f7fc fd21 	bl	8008b2c <VL53L0X_GetXTalkCompensationEnable>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800c0ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d111      	bne.n	800c11a <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800c0f6:	7cfb      	ldrb	r3, [r7, #19]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d00e      	beq.n	800c11a <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	6a1b      	ldr	r3, [r3, #32]
 800c100:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	8a9b      	ldrh	r3, [r3, #20]
 800c106:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	fb02 f303 	mul.w	r3, r2, r3
 800c10e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800c110:	697b      	ldr	r3, [r7, #20]
 800c112:	3380      	adds	r3, #128	; 0x80
 800c114:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800c11a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3720      	adds	r7, #32
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}

0800c126 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800c126:	b580      	push	{r7, lr}
 800c128:	b086      	sub	sp, #24
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	60f8      	str	r0, [r7, #12]
 800c12e:	60b9      	str	r1, [r7, #8]
 800c130:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c132:	2300      	movs	r3, #0
 800c134:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800c13e:	f107 0310 	add.w	r3, r7, #16
 800c142:	461a      	mov	r2, r3
 800c144:	68b9      	ldr	r1, [r7, #8]
 800c146:	68f8      	ldr	r0, [r7, #12]
 800c148:	f7ff ffbe 	bl	800c0c8 <VL53L0X_get_total_xtalk_rate>
 800c14c:	4603      	mov	r3, r0
 800c14e:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800c150:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d105      	bne.n	800c164 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	441a      	add	r2, r3
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	601a      	str	r2, [r3, #0]

	return Status;
 800c164:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3718      	adds	r7, #24
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b09a      	sub	sp, #104	; 0x68
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	607a      	str	r2, [r7, #4]
 800c17c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800c17e:	2312      	movs	r3, #18
 800c180:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800c182:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c186:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800c188:	2342      	movs	r3, #66	; 0x42
 800c18a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800c18c:	2306      	movs	r3, #6
 800c18e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800c190:	2307      	movs	r3, #7
 800c192:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c194:	2300      	movs	r3, #0
 800c196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800c1a0:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c1a8:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800c1aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c1ae:	fb02 f303 	mul.w	r3, r2, r3
 800c1b2:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800c1b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1b6:	3380      	adds	r3, #128	; 0x80
 800c1b8:	0a1b      	lsrs	r3, r3, #8
 800c1ba:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800c1bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c1c0:	fb02 f303 	mul.w	r3, r2, r3
 800c1c4:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d01a      	beq.n	800c206 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	029b      	lsls	r3, r3, #10
 800c1d4:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800c1da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1dc:	4413      	add	r3, r2
 800c1de:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800c1e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1e8:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800c1ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c1ec:	4613      	mov	r3, r2
 800c1ee:	005b      	lsls	r3, r3, #1
 800c1f0:	4413      	add	r3, r2
 800c1f2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800c1f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c1f6:	fb03 f303 	mul.w	r3, r3, r3
 800c1fa:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800c1fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c1fe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c202:	0c1b      	lsrs	r3, r3, #16
 800c204:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800c20a:	fb02 f303 	mul.w	r3, r2, r3
 800c20e:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800c210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c212:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c216:	0c1b      	lsrs	r3, r3, #16
 800c218:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800c21a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c21c:	fb03 f303 	mul.w	r3, r3, r3
 800c220:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800c222:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c224:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c228:	0c1b      	lsrs	r3, r3, #16
 800c22a:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800c22c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c22e:	085a      	lsrs	r2, r3, #1
 800c230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c232:	441a      	add	r2, r3
 800c234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c236:	fbb2 f3f3 	udiv	r3, r2, r3
 800c23a:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800c23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c240:	fb02 f303 	mul.w	r3, r2, r3
 800c244:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800c246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c24c:	d302      	bcc.n	800c254 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800c24e:	4b54      	ldr	r3, [pc, #336]	; (800c3a0 <VL53L0X_calc_dmax+0x230>)
 800c250:	663b      	str	r3, [r7, #96]	; 0x60
 800c252:	e015      	b.n	800c280 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800c254:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c256:	085a      	lsrs	r2, r3, #1
 800c258:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c25a:	441a      	add	r2, r3
 800c25c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c25e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c262:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800c264:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c266:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c268:	fb02 f303 	mul.w	r3, r2, r3
 800c26c:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800c26e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c270:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c274:	0c1b      	lsrs	r3, r3, #16
 800c276:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800c278:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c27a:	fb03 f303 	mul.w	r3, r3, r3
 800c27e:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800c280:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c282:	039b      	lsls	r3, r3, #14
 800c284:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c288:	4a46      	ldr	r2, [pc, #280]	; (800c3a4 <VL53L0X_calc_dmax+0x234>)
 800c28a:	fba2 2303 	umull	r2, r3, r2, r3
 800c28e:	099b      	lsrs	r3, r3, #6
 800c290:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800c292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c294:	fb03 f303 	mul.w	r3, r3, r3
 800c298:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800c29a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c29c:	fb03 f303 	mul.w	r3, r3, r3
 800c2a0:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800c2a2:	6a3b      	ldr	r3, [r7, #32]
 800c2a4:	3308      	adds	r3, #8
 800c2a6:	091b      	lsrs	r3, r3, #4
 800c2a8:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800c2aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2ac:	6a3b      	ldr	r3, [r7, #32]
 800c2ae:	1ad3      	subs	r3, r2, r3
 800c2b0:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800c2b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2b4:	4613      	mov	r3, r2
 800c2b6:	005b      	lsls	r3, r3, #1
 800c2b8:	4413      	add	r3, r2
 800c2ba:	011b      	lsls	r3, r3, #4
 800c2bc:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800c2be:	69fb      	ldr	r3, [r7, #28]
 800c2c0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800c2c4:	0b9b      	lsrs	r3, r3, #14
 800c2c6:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800c2c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c2cc:	4413      	add	r3, r2
 800c2ce:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800c2d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2d2:	085b      	lsrs	r3, r3, #1
 800c2d4:	69ba      	ldr	r2, [r7, #24]
 800c2d6:	4413      	add	r3, r2
 800c2d8:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800c2da:	69ba      	ldr	r2, [r7, #24]
 800c2dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2de:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2e2:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800c2e4:	69bb      	ldr	r3, [r7, #24]
 800c2e6:	039b      	lsls	r3, r3, #14
 800c2e8:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800c2ea:	69fb      	ldr	r3, [r7, #28]
 800c2ec:	085b      	lsrs	r3, r3, #1
 800c2ee:	69ba      	ldr	r2, [r7, #24]
 800c2f0:	4413      	add	r3, r2
 800c2f2:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800c2f4:	69ba      	ldr	r2, [r7, #24]
 800c2f6:	69fb      	ldr	r3, [r7, #28]
 800c2f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2fc:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800c2fe:	69bb      	ldr	r3, [r7, #24]
 800c300:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c302:	fb02 f303 	mul.w	r3, r2, r3
 800c306:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800c308:	69bb      	ldr	r3, [r7, #24]
 800c30a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c30e:	4a25      	ldr	r2, [pc, #148]	; (800c3a4 <VL53L0X_calc_dmax+0x234>)
 800c310:	fba2 2303 	umull	r2, r3, r2, r3
 800c314:	099b      	lsrs	r3, r3, #6
 800c316:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800c318:	69bb      	ldr	r3, [r7, #24]
 800c31a:	011b      	lsls	r3, r3, #4
 800c31c:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c324:	4a1f      	ldr	r2, [pc, #124]	; (800c3a4 <VL53L0X_calc_dmax+0x234>)
 800c326:	fba2 2303 	umull	r2, r3, r2, r3
 800c32a:	099b      	lsrs	r3, r3, #6
 800c32c:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800c32e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c330:	3380      	adds	r3, #128	; 0x80
 800c332:	0a1b      	lsrs	r3, r3, #8
 800c334:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d008      	beq.n	800c34e <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800c33c:	697b      	ldr	r3, [r7, #20]
 800c33e:	085a      	lsrs	r2, r3, #1
 800c340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c342:	441a      	add	r2, r3
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	fbb2 f3f3 	udiv	r3, r2, r3
 800c34a:	65bb      	str	r3, [r7, #88]	; 0x58
 800c34c:	e001      	b.n	800c352 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800c34e:	2300      	movs	r3, #0
 800c350:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800c352:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c354:	f7fe f9ba 	bl	800a6cc <VL53L0X_isqrt>
 800c358:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800c35a:	69bb      	ldr	r3, [r7, #24]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d008      	beq.n	800c372 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	085a      	lsrs	r2, r3, #1
 800c364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c366:	441a      	add	r2, r3
 800c368:	69bb      	ldr	r3, [r7, #24]
 800c36a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c36e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c370:	e001      	b.n	800c376 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800c372:	2300      	movs	r3, #0
 800c374:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800c376:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800c378:	f7fe f9a8 	bl	800a6cc <VL53L0X_isqrt>
 800c37c:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800c37e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c380:	693a      	ldr	r2, [r7, #16]
 800c382:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800c384:	693a      	ldr	r2, [r7, #16]
 800c386:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c388:	429a      	cmp	r2, r3
 800c38a:	d902      	bls.n	800c392 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800c38c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c38e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c390:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800c392:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800c396:	4618      	mov	r0, r3
 800c398:	3768      	adds	r7, #104	; 0x68
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}
 800c39e:	bf00      	nop
 800c3a0:	fff00000 	.word	0xfff00000
 800c3a4:	10624dd3 	.word	0x10624dd3

0800c3a8 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b0b4      	sub	sp, #208	; 0xd0
 800c3ac:	af04      	add	r7, sp, #16
 800c3ae:	60f8      	str	r0, [r7, #12]
 800c3b0:	60b9      	str	r1, [r7, #8]
 800c3b2:	607a      	str	r2, [r7, #4]
 800c3b4:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800c3b6:	f44f 7348 	mov.w	r3, #800	; 0x320
 800c3ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800c3be:	f44f 7316 	mov.w	r3, #600	; 0x258
 800c3c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800c3c6:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800c3ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800c3ce:	f241 235c 	movw	r3, #4700	; 0x125c
 800c3d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800c3d6:	4b9e      	ldr	r3, [pc, #632]	; (800c650 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800c3d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800c3dc:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800c3e0:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800c3e2:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800c3e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c3ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3ee:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800c3f0:	4b98      	ldr	r3, [pc, #608]	; (800c654 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800c3f2:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800c3f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c3f8:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800c3fa:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800c3fe:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800c400:	f240 6377 	movw	r3, #1655	; 0x677
 800c404:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c406:	2300      	movs	r3, #0
 800c408:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6a1b      	ldr	r3, [r3, #32]
 800c410:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	691b      	ldr	r3, [r3, #16]
 800c416:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c41a:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800c41e:	0c1b      	lsrs	r3, r3, #16
 800c420:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	68db      	ldr	r3, [r3, #12]
 800c426:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800c428:	f107 0310 	add.w	r3, r7, #16
 800c42c:	461a      	mov	r2, r3
 800c42e:	68b9      	ldr	r1, [r7, #8]
 800c430:	68f8      	ldr	r0, [r7, #12]
 800c432:	f7ff fe78 	bl	800c126 <VL53L0X_get_total_signal_rate>
 800c436:	4603      	mov	r3, r0
 800c438:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800c43c:	f107 0314 	add.w	r3, r7, #20
 800c440:	461a      	mov	r2, r3
 800c442:	68b9      	ldr	r1, [r7, #8]
 800c444:	68f8      	ldr	r0, [r7, #12]
 800c446:	f7ff fe3f 	bl	800c0c8 <VL53L0X_get_total_xtalk_rate>
 800c44a:	4603      	mov	r3, r0
 800c44c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c456:	fb02 f303 	mul.w	r3, r2, r3
 800c45a:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800c45c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c45e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c462:	0c1b      	lsrs	r3, r3, #16
 800c464:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c46c:	fb02 f303 	mul.w	r3, r2, r3
 800c470:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800c474:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d902      	bls.n	800c484 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800c47e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c480:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800c484:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d168      	bne.n	800c55e <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800c492:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800c49c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800c4a0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800c4a4:	461a      	mov	r2, r3
 800c4a6:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800c4aa:	68f8      	ldr	r0, [r7, #12]
 800c4ac:	f7fe feb2 	bl	800b214 <VL53L0X_calc_timeout_mclks>
 800c4b0:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c4b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800c4c2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800c4c6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800c4d0:	68f8      	ldr	r0, [r7, #12]
 800c4d2:	f7fe fe9f 	bl	800b214 <VL53L0X_calc_timeout_mclks>
 800c4d6:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800c4d8:	2303      	movs	r3, #3
 800c4da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800c4de:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800c4e2:	2b08      	cmp	r3, #8
 800c4e4:	d102      	bne.n	800c4ec <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800c4e6:	2302      	movs	r3, #2
 800c4e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800c4ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c4ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c4f0:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800c4f2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c4f6:	fb02 f303 	mul.w	r3, r2, r3
 800c4fa:	02db      	lsls	r3, r3, #11
 800c4fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800c500:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c504:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c508:	4a53      	ldr	r2, [pc, #332]	; (800c658 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c50a:	fba2 2303 	umull	r2, r3, r2, r3
 800c50e:	099b      	lsrs	r3, r3, #6
 800c510:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800c514:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c518:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c51a:	fb02 f303 	mul.w	r3, r2, r3
 800c51e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800c522:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c526:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c52a:	4a4b      	ldr	r2, [pc, #300]	; (800c658 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c52c:	fba2 2303 	umull	r2, r3, r2, r3
 800c530:	099b      	lsrs	r3, r3, #6
 800c532:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	3380      	adds	r3, #128	; 0x80
 800c53a:	0a1b      	lsrs	r3, r3, #8
 800c53c:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800c53e:	693a      	ldr	r2, [r7, #16]
 800c540:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c544:	fb02 f303 	mul.w	r3, r2, r3
 800c548:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800c54c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c550:	3380      	adds	r3, #128	; 0x80
 800c552:	0a1b      	lsrs	r3, r3, #8
 800c554:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	021b      	lsls	r3, r3, #8
 800c55c:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800c55e:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800c562:	2b00      	cmp	r3, #0
 800c564:	d002      	beq.n	800c56c <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800c566:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800c56a:	e15e      	b.n	800c82a <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800c56c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d10c      	bne.n	800c58c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c578:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c580:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	2200      	movs	r2, #0
 800c588:	601a      	str	r2, [r3, #0]
 800c58a:	e14c      	b.n	800c826 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800c58c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c590:	2b00      	cmp	r3, #0
 800c592:	d102      	bne.n	800c59a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800c594:	2301      	movs	r3, #1
 800c596:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800c59a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c59e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800c5a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c5a2:	041a      	lsls	r2, r3, #16
 800c5a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c5a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800c5ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c5b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c5b4:	429a      	cmp	r2, r3
 800c5b6:	d902      	bls.n	800c5be <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800c5b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c5ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800c5be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c5c2:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800c5c6:	fb02 f303 	mul.w	r3, r2, r3
 800c5ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800c5ce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	005b      	lsls	r3, r3, #1
 800c5d6:	4413      	add	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f7fe f876 	bl	800a6cc <VL53L0X_isqrt>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	005b      	lsls	r3, r3, #1
 800c5e4:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	891b      	ldrh	r3, [r3, #8]
 800c5ea:	461a      	mov	r2, r3
 800c5ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c5ee:	fb02 f303 	mul.w	r3, r2, r3
 800c5f2:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800c5f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c5f6:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800c5f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c5fc:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800c5fe:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800c600:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800c604:	4a14      	ldr	r2, [pc, #80]	; (800c658 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c606:	fba2 2303 	umull	r2, r3, r2, r3
 800c60a:	099b      	lsrs	r3, r3, #6
 800c60c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800c60e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c610:	041b      	lsls	r3, r3, #16
 800c612:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c616:	4a10      	ldr	r2, [pc, #64]	; (800c658 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c618:	fba2 2303 	umull	r2, r3, r2, r3
 800c61c:	099b      	lsrs	r3, r3, #6
 800c61e:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800c620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c622:	021b      	lsls	r3, r3, #8
 800c624:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800c626:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c62a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c62e:	2b00      	cmp	r3, #0
 800c630:	bfb8      	it	lt
 800c632:	425b      	neglt	r3, r3
 800c634:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800c636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c638:	021b      	lsls	r3, r3, #8
 800c63a:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	7e1b      	ldrb	r3, [r3, #24]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d00b      	beq.n	800c65c <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800c644:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c648:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c64c:	e033      	b.n	800c6b6 <VL53L0X_calc_sigma_estimate+0x30e>
 800c64e:	bf00      	nop
 800c650:	028f87ae 	.word	0x028f87ae
 800c654:	0006999a 	.word	0x0006999a
 800c658:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800c65c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c65e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c662:	fbb2 f3f3 	udiv	r3, r2, r3
 800c666:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800c66a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c66c:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800c670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c674:	fb02 f303 	mul.w	r3, r2, r3
 800c678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800c67c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c680:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c682:	4413      	add	r3, r2
 800c684:	0c1b      	lsrs	r3, r3, #16
 800c686:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800c68a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c68e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800c692:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800c696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c69a:	085b      	lsrs	r3, r3, #1
 800c69c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800c6a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c6a4:	fb03 f303 	mul.w	r3, r3, r3
 800c6a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800c6ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c6b0:	0b9b      	lsrs	r3, r3, #14
 800c6b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800c6b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c6ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c6bc:	fb02 f303 	mul.w	r3, r2, r3
 800c6c0:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800c6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c6c8:	0c1b      	lsrs	r3, r3, #16
 800c6ca:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800c6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ce:	fb03 f303 	mul.w	r3, r3, r3
 800c6d2:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800c6d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c6d8:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800c6da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c6e0:	0c1b      	lsrs	r3, r3, #16
 800c6e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800c6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6e6:	fb03 f303 	mul.w	r3, r3, r3
 800c6ea:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800c6ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6f0:	4413      	add	r3, r2
 800c6f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800c6f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6f6:	f7fd ffe9 	bl	800a6cc <VL53L0X_isqrt>
 800c6fa:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800c6fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6fe:	041b      	lsls	r3, r3, #16
 800c700:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800c702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c704:	3332      	adds	r3, #50	; 0x32
 800c706:	4a4b      	ldr	r2, [pc, #300]	; (800c834 <VL53L0X_calc_sigma_estimate+0x48c>)
 800c708:	fba2 2303 	umull	r2, r3, r2, r3
 800c70c:	095a      	lsrs	r2, r3, #5
 800c70e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c710:	fbb2 f3f3 	udiv	r3, r2, r3
 800c714:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800c718:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c71c:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800c720:	fb02 f303 	mul.w	r3, r2, r3
 800c724:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800c728:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c72c:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800c730:	3308      	adds	r3, #8
 800c732:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800c736:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c73a:	4a3f      	ldr	r2, [pc, #252]	; (800c838 <VL53L0X_calc_sigma_estimate+0x490>)
 800c73c:	fba2 2303 	umull	r2, r3, r2, r3
 800c740:	0b5b      	lsrs	r3, r3, #13
 800c742:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800c746:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c74a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d902      	bls.n	800c756 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800c750:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c752:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800c756:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800c75a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c75e:	4413      	add	r3, r2
 800c760:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800c764:	4a35      	ldr	r2, [pc, #212]	; (800c83c <VL53L0X_calc_sigma_estimate+0x494>)
 800c766:	fba2 2303 	umull	r2, r3, r2, r3
 800c76a:	099b      	lsrs	r3, r3, #6
 800c76c:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800c76e:	6a3b      	ldr	r3, [r7, #32]
 800c770:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800c772:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c776:	441a      	add	r2, r3
 800c778:	6a3b      	ldr	r3, [r7, #32]
 800c77a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c77e:	4618      	mov	r0, r3
 800c780:	f7fd ffa4 	bl	800a6cc <VL53L0X_isqrt>
 800c784:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800c786:	69fb      	ldr	r3, [r7, #28]
 800c788:	021b      	lsls	r3, r3, #8
 800c78a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800c78c:	69fb      	ldr	r3, [r7, #28]
 800c78e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c792:	4a2a      	ldr	r2, [pc, #168]	; (800c83c <VL53L0X_calc_sigma_estimate+0x494>)
 800c794:	fba2 2303 	umull	r2, r3, r2, r3
 800c798:	099b      	lsrs	r3, r3, #6
 800c79a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800c79c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c7a0:	fb03 f303 	mul.w	r3, r3, r3
 800c7a4:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800c7a6:	69fb      	ldr	r3, [r7, #28]
 800c7a8:	fb03 f303 	mul.w	r3, r3, r3
 800c7ac:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800c7ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b2:	4413      	add	r3, r2
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f7fd ff89 	bl	800a6cc <VL53L0X_isqrt>
 800c7ba:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800c7bc:	69bb      	ldr	r3, [r7, #24]
 800c7be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c7c2:	fb02 f303 	mul.w	r3, r2, r3
 800c7c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800c7ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d009      	beq.n	800c7e4 <VL53L0X_calc_sigma_estimate+0x43c>
 800c7d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d005      	beq.n	800c7e4 <VL53L0X_calc_sigma_estimate+0x43c>
 800c7d8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800c7dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c7e0:	429a      	cmp	r2, r3
 800c7e2:	d903      	bls.n	800c7ec <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800c7e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c7e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800c7f2:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681a      	ldr	r2, [r3, #0]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800c7fe:	6939      	ldr	r1, [r7, #16]
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	9303      	str	r3, [sp, #12]
 800c804:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c808:	9302      	str	r3, [sp, #8]
 800c80a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c80e:	9301      	str	r3, [sp, #4]
 800c810:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c812:	9300      	str	r3, [sp, #0]
 800c814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c818:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c81a:	68f8      	ldr	r0, [r7, #12]
 800c81c:	f7ff fca8 	bl	800c170 <VL53L0X_calc_dmax>
 800c820:	4603      	mov	r3, r0
 800c822:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c826:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	37c0      	adds	r7, #192	; 0xc0
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	51eb851f 	.word	0x51eb851f
 800c838:	d1b71759 	.word	0xd1b71759
 800c83c:	10624dd3 	.word	0x10624dd3

0800c840 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b090      	sub	sp, #64	; 0x40
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	607a      	str	r2, [r7, #4]
 800c84a:	461a      	mov	r2, r3
 800c84c:	460b      	mov	r3, r1
 800c84e:	72fb      	strb	r3, [r7, #11]
 800c850:	4613      	mov	r3, r2
 800c852:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c854:	2300      	movs	r3, #0
 800c856:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800c85a:	2300      	movs	r3, #0
 800c85c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800c860:	2300      	movs	r3, #0
 800c862:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800c866:	2300      	movs	r3, #0
 800c868:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800c86c:	2300      	movs	r3, #0
 800c86e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800c872:	2300      	movs	r3, #0
 800c874:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800c878:	2300      	movs	r3, #0
 800c87a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800c87e:	2300      	movs	r3, #0
 800c880:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800c884:	2300      	movs	r3, #0
 800c886:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800c88a:	2300      	movs	r3, #0
 800c88c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800c88e:	2300      	movs	r3, #0
 800c890:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800c892:	7afb      	ldrb	r3, [r7, #11]
 800c894:	10db      	asrs	r3, r3, #3
 800c896:	b2db      	uxtb	r3, r3
 800c898:	f003 030f 	and.w	r3, r3, #15
 800c89c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800c8a0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d017      	beq.n	800c8d8 <VL53L0X_get_pal_range_status+0x98>
 800c8a8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8ac:	2b05      	cmp	r3, #5
 800c8ae:	d013      	beq.n	800c8d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800c8b0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8b4:	2b07      	cmp	r3, #7
 800c8b6:	d00f      	beq.n	800c8d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800c8b8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8bc:	2b0c      	cmp	r3, #12
 800c8be:	d00b      	beq.n	800c8d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800c8c0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8c4:	2b0d      	cmp	r3, #13
 800c8c6:	d007      	beq.n	800c8d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800c8c8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8cc:	2b0e      	cmp	r3, #14
 800c8ce:	d003      	beq.n	800c8d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800c8d0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c8d4:	2b0f      	cmp	r3, #15
 800c8d6:	d103      	bne.n	800c8e0 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800c8d8:	2301      	movs	r3, #1
 800c8da:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800c8de:	e002      	b.n	800c8e6 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c8e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d109      	bne.n	800c902 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c8ee:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	2100      	movs	r1, #0
 800c8f6:	68f8      	ldr	r0, [r7, #12]
 800c8f8:	f7fc f9ec 	bl	8008cd4 <VL53L0X_GetLimitCheckEnable>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800c902:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c906:	2b00      	cmp	r3, #0
 800c908:	d02e      	beq.n	800c968 <VL53L0X_get_pal_range_status+0x128>
 800c90a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d12a      	bne.n	800c968 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800c912:	f107 0310 	add.w	r3, r7, #16
 800c916:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c91a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c91c:	68f8      	ldr	r0, [r7, #12]
 800c91e:	f7ff fd43 	bl	800c3a8 <VL53L0X_calc_sigma_estimate>
 800c922:	4603      	mov	r3, r0
 800c924:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800c928:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d103      	bne.n	800c938 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	b29a      	uxth	r2, r3
 800c934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c936:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800c938:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d113      	bne.n	800c968 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800c940:	f107 0320 	add.w	r3, r7, #32
 800c944:	461a      	mov	r2, r3
 800c946:	2100      	movs	r1, #0
 800c948:	68f8      	ldr	r0, [r7, #12]
 800c94a:	f7fc fa49 	bl	8008de0 <VL53L0X_GetLimitCheckValue>
 800c94e:	4603      	mov	r3, r0
 800c950:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800c954:	6a3b      	ldr	r3, [r7, #32]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d006      	beq.n	800c968 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800c95a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c95c:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800c95e:	429a      	cmp	r2, r3
 800c960:	d902      	bls.n	800c968 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800c962:	2301      	movs	r3, #1
 800c964:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c968:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d109      	bne.n	800c984 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c970:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800c974:	461a      	mov	r2, r3
 800c976:	2102      	movs	r1, #2
 800c978:	68f8      	ldr	r0, [r7, #12]
 800c97a:	f7fc f9ab 	bl	8008cd4 <VL53L0X_GetLimitCheckEnable>
 800c97e:	4603      	mov	r3, r0
 800c980:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800c984:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d044      	beq.n	800ca16 <VL53L0X_get_pal_range_status+0x1d6>
 800c98c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c990:	2b00      	cmp	r3, #0
 800c992:	d140      	bne.n	800ca16 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800c994:	f107 031c 	add.w	r3, r7, #28
 800c998:	461a      	mov	r2, r3
 800c99a:	2102      	movs	r1, #2
 800c99c:	68f8      	ldr	r0, [r7, #12]
 800c99e:	f7fc fa1f 	bl	8008de0 <VL53L0X_GetLimitCheckValue>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800c9a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d107      	bne.n	800c9c0 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	21ff      	movs	r1, #255	; 0xff
 800c9b4:	68f8      	ldr	r0, [r7, #12]
 800c9b6:	f000 f9bb 	bl	800cd30 <VL53L0X_WrByte>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800c9c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d109      	bne.n	800c9dc <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800c9c8:	f107 0316 	add.w	r3, r7, #22
 800c9cc:	461a      	mov	r2, r3
 800c9ce:	21b6      	movs	r1, #182	; 0xb6
 800c9d0:	68f8      	ldr	r0, [r7, #12]
 800c9d2:	f000 fa59 	bl	800ce88 <VL53L0X_RdWord>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800c9dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d107      	bne.n	800c9f4 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	21ff      	movs	r1, #255	; 0xff
 800c9e8:	68f8      	ldr	r0, [r7, #12]
 800c9ea:	f000 f9a1 	bl	800cd30 <VL53L0X_WrByte>
 800c9ee:	4603      	mov	r3, r0
 800c9f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800c9f4:	8afb      	ldrh	r3, [r7, #22]
 800c9f6:	025b      	lsls	r3, r3, #9
 800c9f8:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9fe:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800ca02:	69fb      	ldr	r3, [r7, #28]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d006      	beq.n	800ca16 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800ca08:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800ca0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ca0c:	429a      	cmp	r2, r3
 800ca0e:	d902      	bls.n	800ca16 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800ca10:	2301      	movs	r3, #1
 800ca12:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800ca16:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d109      	bne.n	800ca32 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800ca1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ca22:	461a      	mov	r2, r3
 800ca24:	2103      	movs	r1, #3
 800ca26:	68f8      	ldr	r0, [r7, #12]
 800ca28:	f7fc f954 	bl	8008cd4 <VL53L0X_GetLimitCheckEnable>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800ca32:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d023      	beq.n	800ca82 <VL53L0X_get_pal_range_status+0x242>
 800ca3a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d11f      	bne.n	800ca82 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800ca42:	893b      	ldrh	r3, [r7, #8]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d102      	bne.n	800ca4e <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	637b      	str	r3, [r7, #52]	; 0x34
 800ca4c:	e005      	b.n	800ca5a <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	021a      	lsls	r2, r3, #8
 800ca52:	893b      	ldrh	r3, [r7, #8]
 800ca54:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca58:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800ca5a:	f107 0318 	add.w	r3, r7, #24
 800ca5e:	461a      	mov	r2, r3
 800ca60:	2103      	movs	r1, #3
 800ca62:	68f8      	ldr	r0, [r7, #12]
 800ca64:	f7fc f9bc 	bl	8008de0 <VL53L0X_GetLimitCheckValue>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d006      	beq.n	800ca82 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800ca74:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800ca76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d202      	bcs.n	800ca82 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ca82:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d14a      	bne.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800ca8a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d103      	bne.n	800ca9a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800ca92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca94:	22ff      	movs	r2, #255	; 0xff
 800ca96:	701a      	strb	r2, [r3, #0]
 800ca98:	e042      	b.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800ca9a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	d007      	beq.n	800cab2 <VL53L0X_get_pal_range_status+0x272>
 800caa2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	d003      	beq.n	800cab2 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800caaa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800caae:	2b03      	cmp	r3, #3
 800cab0:	d103      	bne.n	800caba <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800cab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cab4:	2205      	movs	r2, #5
 800cab6:	701a      	strb	r2, [r3, #0]
 800cab8:	e032      	b.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800caba:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cabe:	2b06      	cmp	r3, #6
 800cac0:	d003      	beq.n	800caca <VL53L0X_get_pal_range_status+0x28a>
 800cac2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cac6:	2b09      	cmp	r3, #9
 800cac8:	d103      	bne.n	800cad2 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800caca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cacc:	2204      	movs	r2, #4
 800cace:	701a      	strb	r2, [r3, #0]
 800cad0:	e026      	b.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800cad2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cad6:	2b08      	cmp	r3, #8
 800cad8:	d007      	beq.n	800caea <VL53L0X_get_pal_range_status+0x2aa>
 800cada:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cade:	2b0a      	cmp	r3, #10
 800cae0:	d003      	beq.n	800caea <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800cae2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d103      	bne.n	800caf2 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800caea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800caec:	2203      	movs	r2, #3
 800caee:	701a      	strb	r2, [r3, #0]
 800caf0:	e016      	b.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800caf2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800caf6:	2b04      	cmp	r3, #4
 800caf8:	d003      	beq.n	800cb02 <VL53L0X_get_pal_range_status+0x2c2>
 800cafa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800cafe:	2b01      	cmp	r3, #1
 800cb00:	d103      	bne.n	800cb0a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800cb02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb04:	2202      	movs	r2, #2
 800cb06:	701a      	strb	r2, [r3, #0]
 800cb08:	e00a      	b.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800cb0a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800cb0e:	2b01      	cmp	r3, #1
 800cb10:	d103      	bne.n	800cb1a <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800cb12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb14:	2201      	movs	r2, #1
 800cb16:	701a      	strb	r2, [r3, #0]
 800cb18:	e002      	b.n	800cb20 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800cb1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800cb20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d102      	bne.n	800cb2e <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800cb28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800cb2e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800cb32:	461a      	mov	r2, r3
 800cb34:	2101      	movs	r1, #1
 800cb36:	68f8      	ldr	r0, [r7, #12]
 800cb38:	f7fc f8cc 	bl	8008cd4 <VL53L0X_GetLimitCheckEnable>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800cb42:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d14f      	bne.n	800cbea <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800cb4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d003      	beq.n	800cb5a <VL53L0X_get_pal_range_status+0x31a>
 800cb52:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d103      	bne.n	800cb62 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800cb60:	e002      	b.n	800cb68 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800cb62:	2300      	movs	r3, #0
 800cb64:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800cb6e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800cb72:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800cb76:	2b04      	cmp	r3, #4
 800cb78:	d003      	beq.n	800cb82 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800cb7a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d103      	bne.n	800cb8a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800cb82:	2301      	movs	r3, #1
 800cb84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800cb88:	e002      	b.n	800cb90 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800cb96:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800cb9a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d003      	beq.n	800cbaa <VL53L0X_get_pal_range_status+0x36a>
 800cba2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800cba6:	2b01      	cmp	r3, #1
 800cba8:	d103      	bne.n	800cbb2 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800cbaa:	2301      	movs	r3, #1
 800cbac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800cbb0:	e002      	b.n	800cbb8 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800cbbe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800cbc2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d003      	beq.n	800cbd2 <VL53L0X_get_pal_range_status+0x392>
 800cbca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800cbce:	2b01      	cmp	r3, #1
 800cbd0:	d103      	bne.n	800cbda <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800cbd8:	e002      	b.n	800cbe0 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800cbe6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cbea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3740      	adds	r7, #64	; 0x40
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}

0800cbf6 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800cbf6:	b580      	push	{r7, lr}
 800cbf8:	b088      	sub	sp, #32
 800cbfa:	af02      	add	r7, sp, #8
 800cbfc:	60f8      	str	r0, [r7, #12]
 800cbfe:	60b9      	str	r1, [r7, #8]
 800cc00:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	330a      	adds	r3, #10
 800cc06:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800cc14:	b299      	uxth	r1, r3
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	9300      	str	r3, [sp, #0]
 800cc1e:	4613      	mov	r3, r2
 800cc20:	68ba      	ldr	r2, [r7, #8]
 800cc22:	f7f5 fc9b 	bl	800255c <HAL_I2C_Master_Transmit>
 800cc26:	4603      	mov	r3, r0
 800cc28:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800cc2a:	693b      	ldr	r3, [r7, #16]
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3718      	adds	r7, #24
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b088      	sub	sp, #32
 800cc38:	af02      	add	r7, sp, #8
 800cc3a:	60f8      	str	r0, [r7, #12]
 800cc3c:	60b9      	str	r1, [r7, #8]
 800cc3e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	330a      	adds	r3, #10
 800cc44:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800cc52:	f043 0301 	orr.w	r3, r3, #1
 800cc56:	b2db      	uxtb	r3, r3
 800cc58:	b299      	uxth	r1, r3
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	b29a      	uxth	r2, r3
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	9300      	str	r3, [sp, #0]
 800cc62:	4613      	mov	r3, r2
 800cc64:	68ba      	ldr	r2, [r7, #8]
 800cc66:	f7f5 fd6d 	bl	8002744 <HAL_I2C_Master_Receive>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800cc6e:	693b      	ldr	r3, [r7, #16]
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3718      	adds	r7, #24
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b086      	sub	sp, #24
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	60f8      	str	r0, [r7, #12]
 800cc80:	607a      	str	r2, [r7, #4]
 800cc82:	603b      	str	r3, [r7, #0]
 800cc84:	460b      	mov	r3, r1
 800cc86:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	2b3f      	cmp	r3, #63	; 0x3f
 800cc90:	d902      	bls.n	800cc98 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800cc92:	f06f 0303 	mvn.w	r3, #3
 800cc96:	e016      	b.n	800ccc6 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800cc98:	4a0d      	ldr	r2, [pc, #52]	; (800ccd0 <VL53L0X_WriteMulti+0x58>)
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800cc9e:	683a      	ldr	r2, [r7, #0]
 800cca0:	6879      	ldr	r1, [r7, #4]
 800cca2:	480c      	ldr	r0, [pc, #48]	; (800ccd4 <VL53L0X_WriteMulti+0x5c>)
 800cca4:	f000 f998 	bl	800cfd8 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	3301      	adds	r3, #1
 800ccac:	461a      	mov	r2, r3
 800ccae:	4908      	ldr	r1, [pc, #32]	; (800ccd0 <VL53L0X_WriteMulti+0x58>)
 800ccb0:	68f8      	ldr	r0, [r7, #12]
 800ccb2:	f7ff ffa0 	bl	800cbf6 <_I2CWrite>
 800ccb6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d001      	beq.n	800ccc2 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ccbe:	23ec      	movs	r3, #236	; 0xec
 800ccc0:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ccc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3718      	adds	r7, #24
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	200007ac 	.word	0x200007ac
 800ccd4:	200007ad 	.word	0x200007ad

0800ccd8 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b086      	sub	sp, #24
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	60f8      	str	r0, [r7, #12]
 800cce0:	607a      	str	r2, [r7, #4]
 800cce2:	603b      	str	r3, [r7, #0]
 800cce4:	460b      	mov	r3, r1
 800cce6:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cce8:	2300      	movs	r3, #0
 800ccea:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ccec:	f107 030b 	add.w	r3, r7, #11
 800ccf0:	2201      	movs	r2, #1
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	68f8      	ldr	r0, [r7, #12]
 800ccf6:	f7ff ff7e 	bl	800cbf6 <_I2CWrite>
 800ccfa:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d002      	beq.n	800cd08 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd02:	23ec      	movs	r3, #236	; 0xec
 800cd04:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cd06:	e00c      	b.n	800cd22 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800cd08:	683a      	ldr	r2, [r7, #0]
 800cd0a:	6879      	ldr	r1, [r7, #4]
 800cd0c:	68f8      	ldr	r0, [r7, #12]
 800cd0e:	f7ff ff91 	bl	800cc34 <_I2CRead>
 800cd12:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d002      	beq.n	800cd20 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd1a:	23ec      	movs	r3, #236	; 0xec
 800cd1c:	75fb      	strb	r3, [r7, #23]
 800cd1e:	e000      	b.n	800cd22 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800cd20:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800cd22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3718      	adds	r7, #24
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
	...

0800cd30 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b084      	sub	sp, #16
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
 800cd38:	460b      	mov	r3, r1
 800cd3a:	70fb      	strb	r3, [r7, #3]
 800cd3c:	4613      	mov	r3, r2
 800cd3e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd40:	2300      	movs	r3, #0
 800cd42:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800cd44:	4a0b      	ldr	r2, [pc, #44]	; (800cd74 <VL53L0X_WrByte+0x44>)
 800cd46:	78fb      	ldrb	r3, [r7, #3]
 800cd48:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800cd4a:	4a0a      	ldr	r2, [pc, #40]	; (800cd74 <VL53L0X_WrByte+0x44>)
 800cd4c:	78bb      	ldrb	r3, [r7, #2]
 800cd4e:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800cd50:	2202      	movs	r2, #2
 800cd52:	4908      	ldr	r1, [pc, #32]	; (800cd74 <VL53L0X_WrByte+0x44>)
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f7ff ff4e 	bl	800cbf6 <_I2CWrite>
 800cd5a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d001      	beq.n	800cd66 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd62:	23ec      	movs	r3, #236	; 0xec
 800cd64:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800cd66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3710      	adds	r7, #16
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	200007ac 	.word	0x200007ac

0800cd78 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b084      	sub	sp, #16
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
 800cd80:	460b      	mov	r3, r1
 800cd82:	70fb      	strb	r3, [r7, #3]
 800cd84:	4613      	mov	r3, r2
 800cd86:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800cd8c:	4a0e      	ldr	r2, [pc, #56]	; (800cdc8 <VL53L0X_WrWord+0x50>)
 800cd8e:	78fb      	ldrb	r3, [r7, #3]
 800cd90:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800cd92:	883b      	ldrh	r3, [r7, #0]
 800cd94:	0a1b      	lsrs	r3, r3, #8
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	b2da      	uxtb	r2, r3
 800cd9a:	4b0b      	ldr	r3, [pc, #44]	; (800cdc8 <VL53L0X_WrWord+0x50>)
 800cd9c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800cd9e:	883b      	ldrh	r3, [r7, #0]
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	4b09      	ldr	r3, [pc, #36]	; (800cdc8 <VL53L0X_WrWord+0x50>)
 800cda4:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800cda6:	2203      	movs	r2, #3
 800cda8:	4907      	ldr	r1, [pc, #28]	; (800cdc8 <VL53L0X_WrWord+0x50>)
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f7ff ff23 	bl	800cbf6 <_I2CWrite>
 800cdb0:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d001      	beq.n	800cdbc <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cdb8:	23ec      	movs	r3, #236	; 0xec
 800cdba:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800cdbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3710      	adds	r7, #16
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	bd80      	pop	{r7, pc}
 800cdc8:	200007ac 	.word	0x200007ac

0800cdcc <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	4608      	mov	r0, r1
 800cdd6:	4611      	mov	r1, r2
 800cdd8:	461a      	mov	r2, r3
 800cdda:	4603      	mov	r3, r0
 800cddc:	70fb      	strb	r3, [r7, #3]
 800cdde:	460b      	mov	r3, r1
 800cde0:	70bb      	strb	r3, [r7, #2]
 800cde2:	4613      	mov	r3, r2
 800cde4:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cde6:	2300      	movs	r3, #0
 800cde8:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800cdea:	f107 020e 	add.w	r2, r7, #14
 800cdee:	78fb      	ldrb	r3, [r7, #3]
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f000 f81e 	bl	800ce34 <VL53L0X_RdByte>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800cdfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d110      	bne.n	800ce26 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800ce04:	7bba      	ldrb	r2, [r7, #14]
 800ce06:	78bb      	ldrb	r3, [r7, #2]
 800ce08:	4013      	ands	r3, r2
 800ce0a:	b2da      	uxtb	r2, r3
 800ce0c:	787b      	ldrb	r3, [r7, #1]
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800ce14:	7bba      	ldrb	r2, [r7, #14]
 800ce16:	78fb      	ldrb	r3, [r7, #3]
 800ce18:	4619      	mov	r1, r3
 800ce1a:	6878      	ldr	r0, [r7, #4]
 800ce1c:	f7ff ff88 	bl	800cd30 <VL53L0X_WrByte>
 800ce20:	4603      	mov	r3, r0
 800ce22:	73fb      	strb	r3, [r7, #15]
 800ce24:	e000      	b.n	800ce28 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800ce26:	bf00      	nop
done:
    return Status;
 800ce28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3710      	adds	r7, #16
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}

0800ce34 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b086      	sub	sp, #24
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	60f8      	str	r0, [r7, #12]
 800ce3c:	460b      	mov	r3, r1
 800ce3e:	607a      	str	r2, [r7, #4]
 800ce40:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ce42:	2300      	movs	r3, #0
 800ce44:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ce46:	f107 030b 	add.w	r3, r7, #11
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	68f8      	ldr	r0, [r7, #12]
 800ce50:	f7ff fed1 	bl	800cbf6 <_I2CWrite>
 800ce54:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d002      	beq.n	800ce62 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ce5c:	23ec      	movs	r3, #236	; 0xec
 800ce5e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ce60:	e00c      	b.n	800ce7c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800ce62:	2201      	movs	r2, #1
 800ce64:	6879      	ldr	r1, [r7, #4]
 800ce66:	68f8      	ldr	r0, [r7, #12]
 800ce68:	f7ff fee4 	bl	800cc34 <_I2CRead>
 800ce6c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d002      	beq.n	800ce7a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ce74:	23ec      	movs	r3, #236	; 0xec
 800ce76:	75fb      	strb	r3, [r7, #23]
 800ce78:	e000      	b.n	800ce7c <VL53L0X_RdByte+0x48>
    }
done:
 800ce7a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800ce7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce80:	4618      	mov	r0, r3
 800ce82:	3718      	adds	r7, #24
 800ce84:	46bd      	mov	sp, r7
 800ce86:	bd80      	pop	{r7, pc}

0800ce88 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b086      	sub	sp, #24
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	460b      	mov	r3, r1
 800ce92:	607a      	str	r2, [r7, #4]
 800ce94:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ce96:	2300      	movs	r3, #0
 800ce98:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ce9a:	f107 030b 	add.w	r3, r7, #11
 800ce9e:	2201      	movs	r2, #1
 800cea0:	4619      	mov	r1, r3
 800cea2:	68f8      	ldr	r0, [r7, #12]
 800cea4:	f7ff fea7 	bl	800cbf6 <_I2CWrite>
 800cea8:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800ceaa:	693b      	ldr	r3, [r7, #16]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d002      	beq.n	800ceb6 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ceb0:	23ec      	movs	r3, #236	; 0xec
 800ceb2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ceb4:	e017      	b.n	800cee6 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800ceb6:	2202      	movs	r2, #2
 800ceb8:	490e      	ldr	r1, [pc, #56]	; (800cef4 <VL53L0X_RdWord+0x6c>)
 800ceba:	68f8      	ldr	r0, [r7, #12]
 800cebc:	f7ff feba 	bl	800cc34 <_I2CRead>
 800cec0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cec8:	23ec      	movs	r3, #236	; 0xec
 800ceca:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cecc:	e00b      	b.n	800cee6 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800cece:	4b09      	ldr	r3, [pc, #36]	; (800cef4 <VL53L0X_RdWord+0x6c>)
 800ced0:	781b      	ldrb	r3, [r3, #0]
 800ced2:	b29b      	uxth	r3, r3
 800ced4:	021b      	lsls	r3, r3, #8
 800ced6:	b29a      	uxth	r2, r3
 800ced8:	4b06      	ldr	r3, [pc, #24]	; (800cef4 <VL53L0X_RdWord+0x6c>)
 800ceda:	785b      	ldrb	r3, [r3, #1]
 800cedc:	b29b      	uxth	r3, r3
 800cede:	4413      	add	r3, r2
 800cee0:	b29a      	uxth	r2, r3
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800cee6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3718      	adds	r7, #24
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	200007ac 	.word	0x200007ac

0800cef8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b086      	sub	sp, #24
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	60f8      	str	r0, [r7, #12]
 800cf00:	460b      	mov	r3, r1
 800cf02:	607a      	str	r2, [r7, #4]
 800cf04:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cf06:	2300      	movs	r3, #0
 800cf08:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800cf0a:	f107 030b 	add.w	r3, r7, #11
 800cf0e:	2201      	movs	r2, #1
 800cf10:	4619      	mov	r1, r3
 800cf12:	68f8      	ldr	r0, [r7, #12]
 800cf14:	f7ff fe6f 	bl	800cbf6 <_I2CWrite>
 800cf18:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d002      	beq.n	800cf26 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cf20:	23ec      	movs	r3, #236	; 0xec
 800cf22:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cf24:	e01b      	b.n	800cf5e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800cf26:	2204      	movs	r2, #4
 800cf28:	4910      	ldr	r1, [pc, #64]	; (800cf6c <VL53L0X_RdDWord+0x74>)
 800cf2a:	68f8      	ldr	r0, [r7, #12]
 800cf2c:	f7ff fe82 	bl	800cc34 <_I2CRead>
 800cf30:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d002      	beq.n	800cf3e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cf38:	23ec      	movs	r3, #236	; 0xec
 800cf3a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cf3c:	e00f      	b.n	800cf5e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800cf3e:	4b0b      	ldr	r3, [pc, #44]	; (800cf6c <VL53L0X_RdDWord+0x74>)
 800cf40:	781b      	ldrb	r3, [r3, #0]
 800cf42:	061a      	lsls	r2, r3, #24
 800cf44:	4b09      	ldr	r3, [pc, #36]	; (800cf6c <VL53L0X_RdDWord+0x74>)
 800cf46:	785b      	ldrb	r3, [r3, #1]
 800cf48:	041b      	lsls	r3, r3, #16
 800cf4a:	441a      	add	r2, r3
 800cf4c:	4b07      	ldr	r3, [pc, #28]	; (800cf6c <VL53L0X_RdDWord+0x74>)
 800cf4e:	789b      	ldrb	r3, [r3, #2]
 800cf50:	021b      	lsls	r3, r3, #8
 800cf52:	4413      	add	r3, r2
 800cf54:	4a05      	ldr	r2, [pc, #20]	; (800cf6c <VL53L0X_RdDWord+0x74>)
 800cf56:	78d2      	ldrb	r2, [r2, #3]
 800cf58:	441a      	add	r2, r3
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800cf5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf62:	4618      	mov	r0, r3
 800cf64:	3718      	adds	r7, #24
 800cf66:	46bd      	mov	sp, r7
 800cf68:	bd80      	pop	{r7, pc}
 800cf6a:	bf00      	nop
 800cf6c:	200007ac 	.word	0x200007ac

0800cf70 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800cf7c:	2002      	movs	r0, #2
 800cf7e:	f7f4 feab 	bl	8001cd8 <HAL_Delay>
    return status;
 800cf82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
	...

0800cf90 <__libc_init_array>:
 800cf90:	b570      	push	{r4, r5, r6, lr}
 800cf92:	4d0d      	ldr	r5, [pc, #52]	; (800cfc8 <__libc_init_array+0x38>)
 800cf94:	4c0d      	ldr	r4, [pc, #52]	; (800cfcc <__libc_init_array+0x3c>)
 800cf96:	1b64      	subs	r4, r4, r5
 800cf98:	10a4      	asrs	r4, r4, #2
 800cf9a:	2600      	movs	r6, #0
 800cf9c:	42a6      	cmp	r6, r4
 800cf9e:	d109      	bne.n	800cfb4 <__libc_init_array+0x24>
 800cfa0:	4d0b      	ldr	r5, [pc, #44]	; (800cfd0 <__libc_init_array+0x40>)
 800cfa2:	4c0c      	ldr	r4, [pc, #48]	; (800cfd4 <__libc_init_array+0x44>)
 800cfa4:	f000 f836 	bl	800d014 <_init>
 800cfa8:	1b64      	subs	r4, r4, r5
 800cfaa:	10a4      	asrs	r4, r4, #2
 800cfac:	2600      	movs	r6, #0
 800cfae:	42a6      	cmp	r6, r4
 800cfb0:	d105      	bne.n	800cfbe <__libc_init_array+0x2e>
 800cfb2:	bd70      	pop	{r4, r5, r6, pc}
 800cfb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cfb8:	4798      	blx	r3
 800cfba:	3601      	adds	r6, #1
 800cfbc:	e7ee      	b.n	800cf9c <__libc_init_array+0xc>
 800cfbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800cfc2:	4798      	blx	r3
 800cfc4:	3601      	adds	r6, #1
 800cfc6:	e7f2      	b.n	800cfae <__libc_init_array+0x1e>
 800cfc8:	0800d0a4 	.word	0x0800d0a4
 800cfcc:	0800d0a4 	.word	0x0800d0a4
 800cfd0:	0800d0a4 	.word	0x0800d0a4
 800cfd4:	0800d0a8 	.word	0x0800d0a8

0800cfd8 <memcpy>:
 800cfd8:	440a      	add	r2, r1
 800cfda:	4291      	cmp	r1, r2
 800cfdc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfe0:	d100      	bne.n	800cfe4 <memcpy+0xc>
 800cfe2:	4770      	bx	lr
 800cfe4:	b510      	push	{r4, lr}
 800cfe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cfee:	4291      	cmp	r1, r2
 800cff0:	d1f9      	bne.n	800cfe6 <memcpy+0xe>
 800cff2:	bd10      	pop	{r4, pc}

0800cff4 <memset>:
 800cff4:	4402      	add	r2, r0
 800cff6:	4603      	mov	r3, r0
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d100      	bne.n	800cffe <memset+0xa>
 800cffc:	4770      	bx	lr
 800cffe:	f803 1b01 	strb.w	r1, [r3], #1
 800d002:	e7f9      	b.n	800cff8 <memset+0x4>

0800d004 <strcpy>:
 800d004:	4603      	mov	r3, r0
 800d006:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d00a:	f803 2b01 	strb.w	r2, [r3], #1
 800d00e:	2a00      	cmp	r2, #0
 800d010:	d1f9      	bne.n	800d006 <strcpy+0x2>
 800d012:	4770      	bx	lr

0800d014 <_init>:
 800d014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d016:	bf00      	nop
 800d018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d01a:	bc08      	pop	{r3}
 800d01c:	469e      	mov	lr, r3
 800d01e:	4770      	bx	lr

0800d020 <_fini>:
 800d020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d022:	bf00      	nop
 800d024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d026:	bc08      	pop	{r3}
 800d028:	469e      	mov	lr, r3
 800d02a:	4770      	bx	lr
