// Seed: 3752384231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    output tri id_6
);
  wire id_8;
  wire id_9;
  wor  id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10,
      id_9
  );
  assign id_0 = 1;
  wire id_11;
  wire id_12;
  xor primCall (id_6, id_5, id_10, id_8, id_3);
endmodule
