
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Fri May  9 19:33:48 2025
| Design       : hdmi_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                               
******************************************************************************************************************************
                                                                          Clock   Non-clock                                   
 Clock                     Period       Waveform            Type          Loads       Loads  Sources                          
------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk          1000.0000    {0.0000 500.0000}   Declared         18          10  {sys_clk}                        
 PLL|u_pll/u_gpll/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared         99          15  {u_pll/u_gpll/gpll_inst/CLKOUT0} 
==============================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk            1.0000 MHz    287.2738 MHz      1000.0000         3.4810        996.519
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    242.6007 MHz      1000.0000         4.1220        995.878
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           996.519       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   995.878       0.000              0            503
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.284       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.178       0.000              0            503
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.059       0.000              0              3
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.342       0.000              0              3
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0             18
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0             99
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           997.891       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.421       0.000              0            503
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.255       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.125       0.000              0            503
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.728       0.000              0              3
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.217       0.000              0              3
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0             18
 PLL|u_pll/u_gpll/CLKOUT0                          499.430       0.000              0             99
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm/CIN
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.676
  Launch Clock Delay      :  7.270
  Clock Pessimism Removal :  1.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.623       6.658         ntR87            
 CLMA_21_510/CR0                   td                    0.220       6.878 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.392       7.270         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q3                    tco                   0.203       7.473 r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.400       7.873         vga_ctrl_inst/cnt_h [8]
 CLMA_33_492/Y1                    td                    0.224       8.097 r       vga_ctrl_inst/N93_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.244       8.341         vga_ctrl_inst/_N2177
 CLMA_33_492/Y0                    td                    0.108       8.449 r       vga_ctrl_inst/N93_16/gateop_perm/L6
                                   net (fanout=5)        1.545       9.994         vga_ctrl_inst/N93
 CLMS_27_499/COUT                  td                    0.272      10.266 r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000      10.266         vga_ctrl_inst/_N475
 CLMS_27_505/CIN                                                           r       vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                  10.266         Logic Levels: 3  
                                                                                   Logic: 0.807ns(26.936%), Route: 2.189ns(73.064%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949    1003.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143    1004.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1004.532         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.245    1004.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.529    1005.306         ntR87            
 CLMA_21_505/CR0                   td                    0.188    1005.494 r       CLKROUTE_8/CR    
                                   net (fanout=3)        0.182    1005.676         ntR86            
 CLMS_27_505/CLK                                                           r       vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         1.270    1006.946                          
 clock uncertainty                                      -0.050    1006.896                          

 Setup time                                             -0.111    1006.785                          

 Data required time                                               1006.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.785                          
 Data arrival time                                                  10.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.519                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_pic_inst/pix_data[5]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.826  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  7.270
  Clock Pessimism Removal :  1.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.623       6.658         ntR87            
 CLMA_21_510/CR0                   td                    0.220       6.878 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.392       7.270         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.203       7.473 r       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.546       8.019         vga_ctrl_inst/cnt_h [6]
 CLMS_27_487/Y0                    td                    0.096       8.115 r       vga_ctrl_inst/N93_1/gateop_perm/L6
                                   net (fanout=1)        0.389       8.504         vga_ctrl_inst/_N1917
 CLMA_21_487/Y1                    td                    0.108       8.612 r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.440       9.052         vga_ctrl_inst/_N425
 CLMA_27_498/Y3                    td                    0.096       9.148 r       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.577       9.725         vga_ctrl_inst/pix_data_req
 CLMA_21_487/A4                                                            r       vga_pic_inst/pix_data[5]/opit_0_L6Q_perm/I4

 Data arrival time                                                   9.725         Logic Levels: 3  
                                                                                   Logic: 0.503ns(20.489%), Route: 1.952ns(79.511%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949    1003.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143    1004.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1004.532         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.245    1004.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.397    1005.174         ntR87            
 CLMA_21_487/CLK                                                           r       vga_pic_inst/pix_data[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                         1.270    1006.444                          
 clock uncertainty                                      -0.050    1006.394                          

 Setup time                                             -0.139    1006.255                          

 Data required time                                               1006.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.255                          
 Data arrival time                                                   9.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.530                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  7.270
  Clock Pessimism Removal :  1.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.623       6.658         ntR87            
 CLMA_21_510/CR0                   td                    0.220       6.878 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.392       7.270         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.203       7.473 r       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.546       8.019         vga_ctrl_inst/cnt_h [6]
 CLMS_27_487/Y0                    td                    0.096       8.115 r       vga_ctrl_inst/N93_1/gateop_perm/L6
                                   net (fanout=1)        0.389       8.504         vga_ctrl_inst/_N1917
 CLMA_21_487/Y1                    td                    0.108       8.612 r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.440       9.052         vga_ctrl_inst/_N425
 CLMA_27_498/Y3                    td                    0.096       9.148 r       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.402       9.550         vga_ctrl_inst/pix_data_req
 CLMA_21_492/A5                                                            r       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I5

 Data arrival time                                                   9.550         Logic Levels: 3  
                                                                                   Logic: 0.503ns(22.061%), Route: 1.777ns(77.939%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949    1003.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143    1004.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1004.532         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.245    1004.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.398    1005.175         ntR87            
 CLMA_21_492/CLK                                                           r       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                         1.270    1006.445                          
 clock uncertainty                                      -0.050    1006.395                          

 Setup time                                             -0.117    1006.278                          

 Data required time                                               1006.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.278                          
 Data arrival time                                                   9.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.728                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_pic_inst/pix_data[12]/opit_0_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.148
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  -1.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949       3.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143       4.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       4.532         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.245       4.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.399       5.176         ntR87            
 CLMA_21_499/CLK                                                           r       vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm/CLK

 CLMA_21_499/Q0                    tco                   0.158       5.334 f       vga_ctrl_inst/cnt_v[5]/opit_0_AQ/Q
                                   net (fanout=12)       0.158       5.492         vga_ctrl_inst/cnt_v [5]
 CLMA_21_504/Y0                    td                    0.071       5.563 f       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.235       5.798         vga_ctrl_inst/_N2048_1
 CLMA_27_498/Y3                    td                    0.117       5.915 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.232       6.147         vga_ctrl_inst/pix_data_req
 CLMS_27_505/B5                                                            f       vga_pic_inst/pix_data[12]/opit_0_L6Q_perm/I5

 Data arrival time                                                   6.147         Logic Levels: 2  
                                                                                   Logic: 0.346ns(35.633%), Route: 0.625ns(64.367%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.631       6.666         ntR87            
 CLMA_21_505/CR0                   td                    0.220       6.886 r       CLKROUTE_8/CR    
                                   net (fanout=3)        0.262       7.148         ntR86            
 CLMS_27_505/CLK                                                           r       vga_pic_inst/pix_data[12]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -1.270       5.878                          
 clock uncertainty                                       0.000       5.878                          

 Hold time                                              -0.015       5.863                          

 Data required time                                                  5.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.863                          
 Data arrival time                                                   6.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[5]/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.148
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  -1.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949       3.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143       4.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       4.532         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.245       4.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.399       5.176         ntR87            
 CLMA_21_498/CLK                                                           r       vga_ctrl_inst/cnt_h[5]/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMA_21_498/Q0                    tco                   0.158       5.334 f       vga_ctrl_inst/cnt_h[5]/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=7)        0.243       5.577         vga_ctrl_inst/cnt_h [5]
 CLMA_27_486/COUT                  td                    0.059       5.636 r       vga_ctrl_inst/N76_1.fsub_5/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.636         vga_ctrl_inst/N76_1.co [5]
 CLMA_27_492/Y3                    td                    0.175       5.811 f       vga_ctrl_inst/N76_1.fsub_9/gateop_perm/Y
                                   net (fanout=7)        0.355       6.166         vga_ctrl_inst/N76 [9]
 CLMS_27_505/C4                                                            f       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I4

 Data arrival time                                                   6.166         Logic Levels: 2  
                                                                                   Logic: 0.392ns(39.596%), Route: 0.598ns(60.404%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.631       6.666         ntR87            
 CLMA_21_505/CR0                   td                    0.220       6.886 r       CLKROUTE_8/CR    
                                   net (fanout=3)        0.262       7.148         ntR86            
 CLMS_27_505/CLK                                                           r       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -1.270       5.878                          
 clock uncertainty                                       0.000       5.878                          

 Hold time                                              -0.040       5.838                          

 Data required time                                                  5.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.838                          
 Data arrival time                                                   6.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.148
  Launch Clock Delay      :  5.176
  Clock Pessimism Removal :  -1.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949       3.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143       4.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       4.532         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.245       4.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.399       5.176         ntR87            
 CLMA_21_499/CLK                                                           r       vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm/CLK

 CLMA_21_499/Q0                    tco                   0.158       5.334 f       vga_ctrl_inst/cnt_v[5]/opit_0_AQ/Q
                                   net (fanout=12)       0.158       5.492         vga_ctrl_inst/cnt_v [5]
 CLMA_21_504/Y0                    td                    0.071       5.563 f       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.235       5.798         vga_ctrl_inst/_N2048_1
 CLMA_27_498/Y3                    td                    0.117       5.915 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.251       6.166         vga_ctrl_inst/pix_data_req
 CLMS_27_505/C3                                                            f       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   6.166         Logic Levels: 2  
                                                                                   Logic: 0.346ns(34.949%), Route: 0.644ns(65.051%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.631       6.666         ntR87            
 CLMA_21_505/CR0                   td                    0.220       6.886 r       CLKROUTE_8/CR    
                                   net (fanout=3)        0.262       7.148         ntR86            
 CLMS_27_505/CLK                                                           r       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -1.270       5.878                          
 clock uncertainty                                       0.000       5.878                          

 Hold time                                              -0.047       5.831                          

 Data required time                                                  5.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.831                          
 Data arrival time                                                   6.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.262
  Launch Clock Delay      :  2.654
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.485       2.654         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.249       2.903 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.758       3.661         ms7210_ctrl_iic_top_inst/rstn
 CLMA_27_816/Y1                    td                    0.196       3.857 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        0.822       4.679         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_27_930/Y0                    td                    0.108       4.787 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        1.551       6.338         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 CLMS_27_631/CE                                                            r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE

 Data arrival time                                                   6.338         Logic Levels: 2  
                                                                                   Logic: 0.553ns(15.011%), Route: 3.131ns(84.989%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.411    1002.262         ntR90            
 CLMS_27_631/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
 clock pessimism                                         0.330    1002.592                          
 clock uncertainty                                      -0.150    1002.442                          

 Setup time                                             -0.226    1002.216                          

 Data required time                                               1002.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.216                          
 Data arrival time                                                   6.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.878                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OCE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.342
  Launch Clock Delay      :  2.654
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.485       2.654         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.249       2.903 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.758       3.661         ms7210_ctrl_iic_top_inst/rstn
 CLMA_27_816/Y1                    td                    0.196       3.857 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        0.822       4.679         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_27_930/Y0                    td                    0.108       4.787 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        1.008       5.795         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 IOLHR_16_1032/OCE                                                         r       led_int_obuf/opit_1/OCE

 Data arrival time                                                   5.795         Logic Levels: 2  
                                                                                   Logic: 0.553ns(17.606%), Route: 2.588ns(82.394%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.530    1001.621         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245    1001.866 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.476    1002.342         ntR91            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.189    1002.531                          
 clock uncertainty                                      -0.150    1002.381                          

 Setup time                                             -0.436    1001.945                          

 Data required time                                               1001.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.945                          
 Data arrival time                                                   5.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.150                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.651
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.482       2.651         ntR92            
 CLMA_45_600/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6Q_perm/CLK

 CLMA_45_600/Q2                    tco                   0.203       2.854 r       ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6Q_perm/L6Q
                                   net (fanout=7)        0.285       3.139         ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [1]
 CLMS_45_607/CR2                   td                    0.222       3.361 r       CLKROUTE_3/CR    
                                   net (fanout=1)        0.120       3.481         ntR83            
 CLMA_45_606/Y2                    td                    0.179       3.660 r       ms7210_ctrl_iic_top_inst/iic_dri/N316_3/LUT6D_inst_perm/L6
                                   net (fanout=14)       0.253       3.913         ms7210_ctrl_iic_top_inst/iic_dri/dsu
 CLMS_45_607/Y2                    td                    0.179       4.092 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.619       4.711         ms7210_ctrl_iic_top_inst/iic_dri/_N2169
 CLMA_45_606/Y0                    td                    0.096       4.807 r       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.978       5.785         ms7210_ctrl_iic_top_inst/iic_dri/_N2057
 IOLHR_16_690/TX_DATA[0]                                                   r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   5.785         Logic Levels: 4  
                                                                                   Logic: 0.879ns(28.047%), Route: 2.255ns(71.953%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.672    1002.523         ntR90            
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.189    1002.712                          
 clock uncertainty                                      -0.150    1002.562                          

 Setup time                                             -0.549    1002.013                          

 Data required time                                               1002.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.013                          
 Data arrival time                                                   5.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.228                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.653
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.416       2.267         ntR92            
 CLMS_33_607/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm/CLK

 CLMS_33_607/CR3                   tco                   0.172       2.439 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=9)        0.167       2.606         ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [1]
 CLMS_27_613/B4                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.606         Logic Levels: 0  
                                                                                   Logic: 0.172ns(50.737%), Route: 0.167ns(49.263%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.484       2.653         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.189       2.464                          
 clock uncertainty                                       0.000       2.464                          

 Hold time                                              -0.036       2.428                          

 Data required time                                                  2.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.428                          
 Data arrival time                                                   2.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[6]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.411       2.262         ntR90            
 CLMS_33_625/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_625/Q1                    tco                   0.158       2.420 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.166       2.586         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [1]
 DRM_40_612/ADB0[6]                                                        f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[6]

 Data arrival time                                                   2.586         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.481       2.650         ntR90            
 DRM_40_612/CLKB[0]                                                        r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
 clock pessimism                                        -0.318       2.332                          
 clock uncertainty                                       0.000       2.332                          

 Hold time                                               0.071       2.403                          

 Data required time                                                  2.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.403                          
 Data arrival time                                                   2.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[5]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.411       2.262         ntR90            
 CLMS_33_625/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_625/Q0                    tco                   0.158       2.420 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=6)        0.167       2.587         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [0]
 DRM_40_612/ADB0[5]                                                        f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[5]

 Data arrival time                                                   2.587         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.481       2.650         ntR90            
 DRM_40_612/CLKB[0]                                                        r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
 clock pessimism                                        -0.318       2.332                          
 clock uncertainty                                       0.000       2.332                          

 Hold time                                               0.071       2.403                          

 Data required time                                                  2.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.403                          
 Data arrival time                                                   2.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.342
  Launch Clock Delay      :  2.654
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.485       2.654         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.249       2.903 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       1.127       4.030         ms7210_ctrl_iic_top_inst/rstn
 IOLHR_16_1032/OSR_IOLHR                                                   r       led_int_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   4.030         Logic Levels: 0  
                                                                                   Logic: 0.249ns(18.096%), Route: 1.127ns(81.904%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.530    1001.621         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245    1001.866 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.476    1002.342         ntR91            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.189    1002.531                          
 clock uncertainty                                      -0.150    1002.381                          

 Recovery time                                          -0.292    1002.089                          

 Data required time                                               1002.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.089                          
 Data arrival time                                                   4.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.059                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  2.653
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.484       2.653         ntR92            
 CLMA_33_600/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_600/Q2                    tco                   0.203       2.856 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       0.930       3.786         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.203ns(17.917%), Route: 0.930ns(82.083%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.634    1002.485         ntR90            
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.189    1002.674                          
 clock uncertainty                                      -0.150    1002.524                          

 Recovery time                                          -0.253    1002.271                          

 Data required time                                               1002.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.271                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.485                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.522
  Launch Clock Delay      :  2.653
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.484       2.653         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_27_613/Q0                    tco                   0.203       2.856 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=4)        0.915       3.771         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.771         Logic Levels: 0  
                                                                                   Logic: 0.203ns(18.157%), Route: 0.915ns(81.843%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.671    1002.522         ntR90            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.318    1002.840                          
 clock uncertainty                                      -0.150    1002.690                          

 Recovery time                                          -0.292    1002.398                          

 Data required time                                               1002.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.398                          
 Data arrival time                                                   3.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.627                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.415       2.266         ntR92            
 CLMA_33_600/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_600/Q2                    tco                   0.158       2.424 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       0.654       3.078         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.078         Logic Levels: 0  
                                                                                   Logic: 0.158ns(19.458%), Route: 0.654ns(80.542%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.744       2.913         ntR90            
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.189       2.724                          
 clock uncertainty                                       0.000       2.724                          

 Removal time                                            0.012       2.736                          

 Data required time                                                  2.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.736                          
 Data arrival time                                                   3.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.415       2.266         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_27_613/Q0                    tco                   0.158       2.424 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=4)        0.602       3.026         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.026         Logic Levels: 0  
                                                                                   Logic: 0.158ns(20.789%), Route: 0.602ns(79.211%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.784       2.953         ntR90            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.318       2.635                          
 clock uncertainty                                       0.000       2.635                          

 Removal time                                           -0.082       2.553                          

 Data required time                                                  2.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.553                          
 Data arrival time                                                   3.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.473                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.416       2.267         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.173       2.440 f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.762       3.202         ms7210_ctrl_iic_top_inst/rstn
 IOLHR_16_1032/OSR_IOLHR                                                   f       led_int_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.173ns(18.503%), Route: 0.762ns(81.497%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.557       2.744         ntR91            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                        -0.189       2.555                          
 clock uncertainty                                       0.000       2.555                          

 Removal time                                           -0.082       2.473                          

 Data required time                                                  2.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.473                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.729                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.623       6.658         ntR87            
 CLMA_21_510/CR0                   td                    0.220       6.878 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.392       7.270         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.203       7.473 r       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.514       7.987         vga_ctrl_inst/cnt_h [6]
 CLMA_33_492/Y2                    td                    0.074       8.061 r       vga_ctrl_inst/N46_2/LUT6_inst_perm/L6
                                   net (fanout=8)        0.414       8.475         vga_ctrl_inst/_N2195
 CLMA_21_480/Y0                    td                    0.096       8.571 r       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        1.231       9.802         nt_b_out[4]      
 IOLHR_16_330/DO_P                 td                    0.611      10.413 r       b_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.413         b_out_obuf[7]/ntO
 IOBD_0_330/PAD                    td                    2.381      12.794 r       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.123      12.917         b_out[7]         
 T22                                                                       r       b_out[7] (port)  

 Data arrival time                                                  12.917         Logic Levels: 4  
                                                                                   Logic: 3.365ns(59.589%), Route: 2.282ns(40.411%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.623       6.658         ntR87            
 CLMA_21_510/CR0                   td                    0.220       6.878 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.392       7.270         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.203       7.473 r       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.514       7.987         vga_ctrl_inst/cnt_h [6]
 CLMA_33_492/Y2                    td                    0.074       8.061 r       vga_ctrl_inst/N46_2/LUT6_inst_perm/L6
                                   net (fanout=8)        0.441       8.502         vga_ctrl_inst/_N2195
 CLMA_21_480/Y2                    td                    0.108       8.610 r       vga_ctrl_inst/N85[2]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.996       9.606         nt_g_out[2]      
 IOLHR_16_378/DO_P                 td                    0.611      10.217 r       g_out_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.217         g_out_obuf[2]/ntO
 IOBD_0_378/PAD                    td                    2.381      12.598 r       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.112      12.710         g_out[2]         
 R25                                                                       r       g_out[2] (port)  

 Data arrival time                                                  12.710         Logic Levels: 4  
                                                                                   Logic: 3.377ns(62.077%), Route: 2.063ns(37.923%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : g_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.623       6.658         ntR87            
 CLMA_21_510/CR0                   td                    0.220       6.878 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.392       7.270         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.203       7.473 r       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.514       7.987         vga_ctrl_inst/cnt_h [6]
 CLMA_33_492/Y2                    td                    0.074       8.061 r       vga_ctrl_inst/N46_2/LUT6_inst_perm/L6
                                   net (fanout=8)        0.408       8.469         vga_ctrl_inst/_N2195
 CLMA_21_486/Y1                    td                    0.179       8.648 r       vga_ctrl_inst/N85[3]/LUT6_inst_perm/L6
                                   net (fanout=2)        0.962       9.610         nt_g_out[4]      
 IOLHR_16_402/DO_P                 td                    0.611      10.221 r       g_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.221         g_out_obuf[4]/ntO
 IOBD_0_402/PAD                    td                    2.381      12.602 r       g_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.099      12.701         g_out[4]         
 P23                                                                       r       g_out[4] (port)  

 Data arrival time                                                  12.701         Logic Levels: 4  
                                                                                   Logic: 3.448ns(63.487%), Route: 1.983ns(36.513%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.746         Logic Levels: 1  
                                                                                   Logic: 0.646ns(86.595%), Route: 0.100ns(13.405%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.317       2.190         nt_rstn          
 CLMA_21_630/Y1                    td                    0.078       2.268 f       ms7210_ctrl_iic_top_inst/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=11)       0.244       2.512         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_630/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.512         Logic Levels: 3  
                                                                                   Logic: 0.815ns(32.444%), Route: 1.697ns(67.556%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.317       2.190         nt_rstn          
 CLMA_21_630/Y1                    td                    0.078       2.268 f       ms7210_ctrl_iic_top_inst/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=11)       0.777       3.045         ms7210_ctrl_iic_top_inst/N0
 CLMS_27_493/RS                                                            f       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.045         Logic Levels: 3  
                                                                                   Logic: 0.815ns(26.765%), Route: 2.230ns(73.235%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_21_487/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_21_487/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_27_493/CLK         vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_612/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_612/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_612/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm/CIN
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.647
  Launch Clock Delay      :  4.537
  Clock Pessimism Removal :  0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.421       4.181         ntR87            
 CLMA_21_510/CR0                   td                    0.131       4.312 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.225       4.537         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q3                    tco                   0.125       4.662 f       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.236       4.898         vga_ctrl_inst/cnt_h [8]
 CLMA_33_492/Y1                    td                    0.122       5.020 f       vga_ctrl_inst/N93_15/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147       5.167         vga_ctrl_inst/_N2177
 CLMA_33_492/Y0                    td                    0.070       5.237 f       vga_ctrl_inst/N93_16/gateop_perm/L6
                                   net (fanout=5)        0.968       6.205         vga_ctrl_inst/N93
 CLMS_27_499/COUT                  td                    0.152       6.357 r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.357         vga_ctrl_inst/_N475
 CLMS_27_505/CIN                                                           r       vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   6.357         Logic Levels: 3  
                                                                                   Logic: 0.469ns(25.769%), Route: 1.351ns(74.231%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820    1002.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097    1002.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1002.867         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.195    1003.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.361    1003.423         ntR87            
 CLMA_21_505/CR0                   td                    0.114    1003.537 r       CLKROUTE_8/CR    
                                   net (fanout=3)        0.110    1003.647         ntR86            
 CLMS_27_505/CLK                                                           r       vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.708    1004.355                          
 clock uncertainty                                      -0.050    1004.305                          

 Setup time                                             -0.057    1004.248                          

 Data required time                                               1004.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.248                          
 Data arrival time                                                   6.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.891                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_pic_inst/pix_data[5]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.339
  Launch Clock Delay      :  4.537
  Clock Pessimism Removal :  0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.421       4.181         ntR87            
 CLMA_21_510/CR0                   td                    0.131       4.312 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.225       4.537         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.125       4.662 f       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.307       4.969         vga_ctrl_inst/cnt_h [6]
 CLMS_27_487/Y0                    td                    0.066       5.035 f       vga_ctrl_inst/N93_1/gateop_perm/L6
                                   net (fanout=1)        0.230       5.265         vga_ctrl_inst/_N1917
 CLMA_21_487/Y1                    td                    0.070       5.335 f       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.249       5.584         vga_ctrl_inst/_N425
 CLMA_27_498/Y3                    td                    0.066       5.650 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.319       5.969         vga_ctrl_inst/pix_data_req
 CLMA_21_487/A4                                                            f       vga_pic_inst/pix_data[5]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.969         Logic Levels: 3  
                                                                                   Logic: 0.327ns(22.835%), Route: 1.105ns(77.165%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820    1002.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097    1002.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1002.867         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.195    1003.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.277    1003.339         ntR87            
 CLMA_21_487/CLK                                                           r       vga_pic_inst/pix_data[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.708    1004.047                          
 clock uncertainty                                      -0.050    1003.997                          

 Setup time                                             -0.078    1003.919                          

 Data required time                                               1003.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.919                          
 Data arrival time                                                   5.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.950                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  4.537
  Clock Pessimism Removal :  0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.421       4.181         ntR87            
 CLMA_21_510/CR0                   td                    0.131       4.312 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.225       4.537         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.125       4.662 f       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.307       4.969         vga_ctrl_inst/cnt_h [6]
 CLMS_27_487/Y0                    td                    0.066       5.035 f       vga_ctrl_inst/N93_1/gateop_perm/L6
                                   net (fanout=1)        0.230       5.265         vga_ctrl_inst/_N1917
 CLMA_21_487/Y1                    td                    0.070       5.335 f       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.249       5.584         vga_ctrl_inst/_N425
 CLMA_27_498/Y3                    td                    0.066       5.650 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.236       5.886         vga_ctrl_inst/pix_data_req
 CLMA_21_492/A5                                                            f       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I5

 Data arrival time                                                   5.886         Logic Levels: 3  
                                                                                   Logic: 0.327ns(24.240%), Route: 1.022ns(75.760%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820    1002.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097    1002.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1002.867         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.195    1003.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.278    1003.340         ntR87            
 CLMA_21_492/CLK                                                           r       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.708    1004.048                          
 clock uncertainty                                      -0.050    1003.998                          

 Setup time                                             -0.051    1003.947                          

 Data required time                                               1003.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.947                          
 Data arrival time                                                   5.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.061                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[4]/opit_0_AQ_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I0
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.088
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  -0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820       2.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       2.867         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.195       3.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.278       3.340         ntR87            
 CLMA_21_493/CLK                                                           r       vga_ctrl_inst/cnt_v[4]/opit_0_AQ_perm/CLK

 CLMA_21_493/Q3                    tco                   0.109       3.449 f       vga_ctrl_inst/cnt_v[4]/opit_0_AQ_perm/Q
                                   net (fanout=6)        0.116       3.565         vga_ctrl_inst/cnt_v [4]
 CLMA_21_505/C0                                                            f       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I0

 Data arrival time                                                   3.565         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.444%), Route: 0.116ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.328       4.088         ntR87            
 CLMA_21_505/CLK                                                           r       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.708       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.070       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.088
  Launch Clock Delay      :  3.342
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820       2.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       2.867         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.195       3.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.280       3.342         ntR87            
 CLMA_21_505/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_21_505/CR1                   tco                   0.124       3.466 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.104       3.570         vga_ctrl_inst/cnt_v [0]
 CLMA_21_505/C4                                                            f       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I4

 Data arrival time                                                   3.570         Logic Levels: 0  
                                                                                   Logic: 0.124ns(54.386%), Route: 0.104ns(45.614%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.328       4.088         ntR87            
 CLMA_21_505/CLK                                                           r       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.746       3.342                          
 clock uncertainty                                       0.000       3.342                          

 Hold time                                              -0.029       3.313                          

 Data required time                                                  3.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.313                          
 Data arrival time                                                   3.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[4]/opit_0_AQ_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.088
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  -0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820       2.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       2.867         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.195       3.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.278       3.340         ntR87            
 CLMA_21_493/CLK                                                           r       vga_ctrl_inst/cnt_v[4]/opit_0_AQ_perm/CLK

 CLMA_21_493/Q0                    tco                   0.103       3.443 r       vga_ctrl_inst/cnt_v[1]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.182       3.625         vga_ctrl_inst/cnt_v [1]
 CLMA_21_505/B3                                                            r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/I3

 Data arrival time                                                   3.625         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.140%), Route: 0.182ns(63.860%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.328       4.088         ntR87            
 CLMA_21_505/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.708       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.021       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                   3.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.547
  Launch Clock Delay      :  1.835
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.344       1.835         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.140       1.975 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.447       2.422         ms7210_ctrl_iic_top_inst/rstn
 CLMA_27_816/Y1                    td                    0.125       2.547 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        0.548       3.095         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_27_930/Y0                    td                    0.070       3.165 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        0.985       4.150         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 CLMS_27_631/CE                                                            f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE

 Data arrival time                                                   4.150         Logic Levels: 2  
                                                                                   Logic: 0.335ns(14.471%), Route: 1.980ns(85.529%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.292    1001.547         ntR90            
 CLMS_27_631/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
 clock pessimism                                         0.246    1001.793                          
 clock uncertainty                                      -0.150    1001.643                          

 Setup time                                             -0.072    1001.571                          

 Data required time                                               1001.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.571                          
 Data arrival time                                                   4.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.421                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OCE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.573
  Launch Clock Delay      :  1.835
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.344       1.835         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.140       1.975 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.447       2.422         ms7210_ctrl_iic_top_inst/rstn
 CLMA_27_816/Y1                    td                    0.125       2.547 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        0.548       3.095         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_27_930/Y0                    td                    0.070       3.165 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        0.614       3.779         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 IOLHR_16_1032/OCE                                                         f       led_int_obuf/opit_1/OCE

 Data arrival time                                                   3.779         Logic Levels: 2  
                                                                                   Logic: 0.335ns(17.233%), Route: 1.609ns(82.767%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.336    1001.068         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195    1001.263 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.310    1001.573         ntR91            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.141    1001.714                          
 clock uncertainty                                      -0.150    1001.564                          

 Setup time                                             -0.234    1001.330                          

 Data required time                                               1001.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.330                          
 Data arrival time                                                   3.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.551                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.832
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.341       1.832         ntR92            
 CLMA_45_600/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6Q_perm/CLK

 CLMA_45_600/Q2                    tco                   0.125       1.957 f       ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6Q_perm/L6Q
                                   net (fanout=7)        0.164       2.121         ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [1]
 CLMS_45_607/CR2                   td                    0.139       2.260 f       CLKROUTE_3/CR    
                                   net (fanout=1)        0.076       2.336         ntR83            
 CLMA_45_606/Y2                    td                    0.104       2.440 r       ms7210_ctrl_iic_top_inst/iic_dri/N316_3/LUT6D_inst_perm/L6
                                   net (fanout=14)       0.148       2.588         ms7210_ctrl_iic_top_inst/iic_dri/dsu
 CLMS_45_607/Y2                    td                    0.100       2.688 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.369       3.057         ms7210_ctrl_iic_top_inst/iic_dri/_N2169
 CLMA_45_606/Y0                    td                    0.066       3.123 f       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.645       3.768         ms7210_ctrl_iic_top_inst/iic_dri/_N2057
 IOLHR_16_690/TX_DATA[0]                                                   f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   3.768         Logic Levels: 4  
                                                                                   Logic: 0.534ns(27.583%), Route: 1.402ns(72.417%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.455    1001.710         ntR90            
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.141    1001.851                          
 clock uncertainty                                      -0.150    1001.701                          

 Setup time                                             -0.290    1001.411                          

 Data required time                                               1001.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.411                          
 Data arrival time                                                   3.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.643                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.834
  Launch Clock Delay      :  1.551
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.296       1.551         ntR92            
 CLMS_33_607/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm/CLK

 CLMS_33_607/CR3                   tco                   0.120       1.671 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=9)        0.125       1.796         ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [1]
 CLMS_27_613/B4                                                            r       ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/I4

 Data arrival time                                                   1.796         Logic Levels: 0  
                                                                                   Logic: 0.120ns(48.980%), Route: 0.125ns(51.020%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.343       1.834         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.141       1.693                          
 clock uncertainty                                       0.000       1.693                          

 Hold time                                              -0.022       1.671                          

 Data required time                                                  1.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.671                          
 Data arrival time                                                   1.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[6]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.831
  Launch Clock Delay      :  1.547
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.292       1.547         ntR90            
 CLMS_33_625/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_625/Q1                    tco                   0.103       1.650 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.122       1.772         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [1]
 DRM_40_612/ADB0[6]                                                        r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[6]

 Data arrival time                                                   1.772         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.340       1.831         ntR90            
 DRM_40_612/CLKB[0]                                                        r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
 clock pessimism                                        -0.236       1.595                          
 clock uncertainty                                       0.000       1.595                          

 Hold time                                               0.048       1.643                          

 Data required time                                                  1.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.643                          
 Data arrival time                                                   1.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/I3
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.834
  Launch Clock Delay      :  1.551
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.296       1.551         ntR92            
 CLMS_33_607/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMS_33_607/CR2                   tco                   0.123       1.674 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[2]/opit_0_L5Q_perm/L5Q
                                   net (fanout=9)        0.117       1.791         ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [2]
 CLMS_27_613/B3                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/I3

 Data arrival time                                                   1.791         Logic Levels: 0  
                                                                                   Logic: 0.123ns(51.250%), Route: 0.117ns(48.750%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.343       1.834         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.141       1.693                          
 clock uncertainty                                       0.000       1.693                          

 Hold time                                              -0.031       1.662                          

 Data required time                                                  1.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.662                          
 Data arrival time                                                   1.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.573
  Launch Clock Delay      :  1.835
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.344       1.835         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.141       1.976 f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.719       2.695         ms7210_ctrl_iic_top_inst/rstn
 IOLHR_16_1032/OSR_IOLHR                                                   f       led_int_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.695         Logic Levels: 0  
                                                                                   Logic: 0.141ns(16.395%), Route: 0.719ns(83.605%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.336    1001.068         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195    1001.263 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.310    1001.573         ntR91            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.141    1001.714                          
 clock uncertainty                                      -0.150    1001.564                          

 Recovery time                                          -0.141    1001.423                          

 Data required time                                               1001.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.423                          
 Data arrival time                                                   2.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.728                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  1.834
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.343       1.834         ntR92            
 CLMA_33_600/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_600/Q2                    tco                   0.125       1.959 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       0.587       2.546         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.546         Logic Levels: 0  
                                                                                   Logic: 0.125ns(17.556%), Route: 0.587ns(82.444%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.426    1001.681         ntR90            
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.141    1001.822                          
 clock uncertainty                                      -0.150    1001.672                          

 Recovery time                                          -0.118    1001.554                          

 Data required time                                               1001.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.554                          
 Data arrival time                                                   2.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.008                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.708
  Launch Clock Delay      :  1.834
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.343       1.834         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_27_613/Q0                    tco                   0.125       1.959 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=4)        0.576       2.535         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.535         Logic Levels: 0  
                                                                                   Logic: 0.125ns(17.832%), Route: 0.576ns(82.168%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.453    1001.708         ntR90            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.236    1001.944                          
 clock uncertainty                                      -0.150    1001.794                          

 Recovery time                                          -0.141    1001.653                          

 Data required time                                               1001.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.653                          
 Data arrival time                                                   2.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.118                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.550
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.295       1.550         ntR92            
 CLMA_33_600/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_600/Q2                    tco                   0.103       1.653 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       0.410       2.063         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.063         Logic Levels: 0  
                                                                                   Logic: 0.103ns(20.078%), Route: 0.410ns(79.922%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.502       1.993         ntR90            
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.141       1.852                          
 clock uncertainty                                       0.000       1.852                          

 Removal time                                           -0.006       1.846                          

 Data required time                                                  1.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.846                          
 Data arrival time                                                   2.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.550
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.295       1.550         ntR90            
 CLMS_27_613/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_27_613/Q0                    tco                   0.103       1.653 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=4)        0.403       2.056         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.056         Logic Levels: 0  
                                                                                   Logic: 0.103ns(20.356%), Route: 0.403ns(79.644%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.528       2.019         ntR90            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.236       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Removal time                                           -0.051       1.732                          

 Data required time                                                  1.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.732                          
 Data arrival time                                                   2.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.867
  Launch Clock Delay      :  1.551
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=86)       0.296       1.551         ntR90            
 CLMA_27_906/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_27_906/CR0                   tco                   0.122       1.673 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.496       2.169         ms7210_ctrl_iic_top_inst/rstn
 IOLHR_16_1032/OSR_IOLHR                                                   r       led_int_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.169         Logic Levels: 0  
                                                                                   Logic: 0.122ns(19.741%), Route: 0.496ns(80.259%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.366       1.867         ntR91            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                        -0.141       1.726                          
 clock uncertainty                                       0.000       1.726                          

 Removal time                                           -0.051       1.675                          

 Data required time                                                  1.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.675                          
 Data arrival time                                                   2.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.421       4.181         ntR87            
 CLMA_21_510/CR0                   td                    0.131       4.312 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.225       4.537         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.125       4.662 f       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.300       4.962         vga_ctrl_inst/cnt_h [6]
 CLMA_33_492/Y2                    td                    0.039       5.001 f       vga_ctrl_inst/N46_2/LUT6_inst_perm/L6
                                   net (fanout=8)        0.260       5.261         vga_ctrl_inst/_N2195
 CLMA_21_480/Y0                    td                    0.066       5.327 f       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.734       6.061         nt_b_out[4]      
 IOLHR_16_330/DO_P                 td                    0.353       6.414 f       b_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.414         b_out_obuf[7]/ntO
 IOBD_0_330/PAD                    td                    2.007       8.421 f       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.123       8.544         b_out[7]         
 T22                                                                       f       b_out[7] (port)  

 Data arrival time                                                   8.544         Logic Levels: 4  
                                                                                   Logic: 2.590ns(64.637%), Route: 1.417ns(35.363%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.421       4.181         ntR87            
 CLMA_21_510/CR0                   td                    0.131       4.312 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.225       4.537         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.125       4.662 f       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.300       4.962         vga_ctrl_inst/cnt_h [6]
 CLMA_33_492/Y2                    td                    0.039       5.001 f       vga_ctrl_inst/N46_2/LUT6_inst_perm/L6
                                   net (fanout=8)        0.252       5.253         vga_ctrl_inst/_N2195
 CLMA_21_480/Y2                    td                    0.070       5.323 f       vga_ctrl_inst/N85[2]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.649       5.972         nt_g_out[2]      
 IOLHR_16_378/DO_P                 td                    0.353       6.325 f       g_out_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.325         g_out_obuf[2]/ntO
 IOBD_0_378/PAD                    td                    2.007       8.332 f       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.112       8.444         g_out[2]         
 R25                                                                       f       g_out[2] (port)  

 Data arrival time                                                   8.444         Logic Levels: 4  
                                                                                   Logic: 2.594ns(66.394%), Route: 1.313ns(33.606%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_471/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=20)       0.421       4.181         ntR87            
 CLMA_21_510/CR0                   td                    0.131       4.312 r       CLKROUTE_7/CR    
                                   net (fanout=3)        0.225       4.537         ntR89            
 CLMS_27_499/CLK                                                           r       vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm/CLK

 CLMS_27_499/Q1                    tco                   0.125       4.662 f       vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm/Q
                                   net (fanout=7)        0.300       4.962         vga_ctrl_inst/cnt_h [6]
 CLMA_33_492/Y2                    td                    0.039       5.001 f       vga_ctrl_inst/N46_2/LUT6_inst_perm/L6
                                   net (fanout=8)        0.260       5.261         vga_ctrl_inst/_N2195
 CLMA_21_480/Y0                    td                    0.066       5.327 f       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.565       5.892         nt_b_out[4]      
 IOLHR_16_324/DO_P                 td                    0.353       6.245 f       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.245         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.022       8.267 f       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129       8.396         b_out[6]         
 R22                                                                       f       b_out[6] (port)  

 Data arrival time                                                   8.396         Logic Levels: 4  
                                                                                   Logic: 2.605ns(67.505%), Route: 1.254ns(32.495%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.440       0.540 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.540         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.540         Logic Levels: 1  
                                                                                   Logic: 0.440ns(81.481%), Route: 0.100ns(18.519%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.809       1.463         nt_rstn          
 CLMA_21_630/Y1                    td                    0.052       1.515 r       ms7210_ctrl_iic_top_inst/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=11)       0.176       1.691         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_630/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   1.691         Logic Levels: 3  
                                                                                   Logic: 0.570ns(33.708%), Route: 1.121ns(66.292%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.809       1.463         nt_rstn          
 CLMA_21_630/Y1                    td                    0.052       1.515 r       ms7210_ctrl_iic_top_inst/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=11)       0.493       2.008         ms7210_ctrl_iic_top_inst/N0
 CLMS_27_493/RS                                                            r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.008         Logic Levels: 3  
                                                                                   Logic: 0.570ns(28.386%), Route: 1.438ns(71.614%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_21_487/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_21_487/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_27_493/CLK         vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_612/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_612/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_612/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                              
+----------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/place_route/hdmi_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/report_timing/hdmi_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/report_timing/hdmi_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/report_timing/rtr.db               
+----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,075 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:16s
