// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _PE_wrapper_HH_
#define _PE_wrapper_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "PE.h"

namespace ap_rtl {

struct PE_wrapper : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<64> > fifo_A_in_V_V_dout;
    sc_in< sc_logic > fifo_A_in_V_V_empty_n;
    sc_out< sc_logic > fifo_A_in_V_V_read;
    sc_out< sc_lv<64> > fifo_A_out_V_V_din;
    sc_in< sc_logic > fifo_A_out_V_V_full_n;
    sc_out< sc_logic > fifo_A_out_V_V_write;
    sc_in< sc_lv<64> > fifo_B_in_V_V_dout;
    sc_in< sc_logic > fifo_B_in_V_V_empty_n;
    sc_out< sc_logic > fifo_B_in_V_V_read;
    sc_out< sc_lv<64> > fifo_B_out_V_V_din;
    sc_in< sc_logic > fifo_B_out_V_V_full_n;
    sc_out< sc_logic > fifo_B_out_V_V_write;
    sc_out< sc_lv<32> > fifo_C_drain_out_V_din;
    sc_in< sc_logic > fifo_C_drain_out_V_full_n;
    sc_out< sc_logic > fifo_C_drain_out_V_write;


    // Module declarations
    PE_wrapper(sc_module_name name);
    SC_HAS_PROCESS(PE_wrapper);

    ~PE_wrapper();

    sc_trace_file* mVcdFile;

    PE* grp_PE_fu_30;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > grp_PE_fu_30_ap_start;
    sc_signal< sc_logic > grp_PE_fu_30_ap_done;
    sc_signal< sc_logic > grp_PE_fu_30_ap_idle;
    sc_signal< sc_logic > grp_PE_fu_30_ap_ready;
    sc_signal< sc_logic > grp_PE_fu_30_fifo_A_in_V_V_read;
    sc_signal< sc_lv<64> > grp_PE_fu_30_fifo_A_out_V_V_din;
    sc_signal< sc_logic > grp_PE_fu_30_fifo_A_out_V_V_write;
    sc_signal< sc_logic > grp_PE_fu_30_fifo_B_in_V_V_read;
    sc_signal< sc_lv<64> > grp_PE_fu_30_fifo_B_out_V_V_din;
    sc_signal< sc_logic > grp_PE_fu_30_fifo_B_out_V_V_write;
    sc_signal< sc_lv<32> > grp_PE_fu_30_fifo_C_drain_out_V_din;
    sc_signal< sc_logic > grp_PE_fu_30_fifo_C_drain_out_V_write;
    sc_signal< sc_logic > grp_PE_fu_30_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call10;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_block_state1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call10();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_fifo_A_in_V_V_read();
    void thread_fifo_A_out_V_V_din();
    void thread_fifo_A_out_V_V_write();
    void thread_fifo_B_in_V_V_read();
    void thread_fifo_B_out_V_V_din();
    void thread_fifo_B_out_V_V_write();
    void thread_fifo_C_drain_out_V_din();
    void thread_fifo_C_drain_out_V_write();
    void thread_grp_PE_fu_30_ap_start();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
