// Seed: 3198675062
module module_0 #(
    parameter id_21 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  wire _id_21;
  wire id_22;
  assign id_18 = id_1;
  wire id_23;
  logic [-1 : 1 'b0] id_24[-1 : id_21];
  ;
  logic id_25;
  wire [1 : 1 'b0 ^  1] id_26;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_3 = 32'd4
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output tri0 id_1;
  assign id_1 = 1;
  wire [1 : id_2] _id_3;
  wire [id_3  +  id_3 : ""] id_4;
  wire id_5;
  assign id_1 = id_2 - 1'b0;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_1,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
