$date
	Sat Oct 22 19:42:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#398612
b10100 !
1"
#398614
b10100 &
b10100 %
1$
#398615
0"
#398618
b1010 &
b1010 %
#398622
b101 &
b101 %
#398626
b10000 &
b10000 %
#398630
b1000 &
b1000 %
#398634
b100 &
b100 %
#398638
b10 &
b10 %
#398642
b1 &
b1 %
1#
#398646
b0 &
0#
b0 %
0$
#1350533
b11000 !
1"
#1350534
b11000 &
b11000 %
1$
#1350535
0"
#1350538
b1100 &
b1100 %
#1350542
b110 &
b110 %
#1350546
b11 &
b11 %
#1350550
b1010 &
b1010 %
#1350554
b101 &
b101 %
#1350558
b10000 &
b10000 %
#1350562
b1000 &
b1000 %
#1350566
b100 &
b100 %
#1350570
b10 &
b10 %
#1350574
b1 &
1#
b1 %
#1350578
b0 &
b0 %
0#
0$
#2433781
b11010 !
1"
#2433782
b11010 &
b11010 %
1$
#2433783
0"
#2433786
b1101 &
b1101 %
#2433790
b101000 &
b101000 %
#2433794
b10100 &
b10100 %
#2433798
b1010 &
b1010 %
#2433802
b101 &
b101 %
#2433806
b10000 &
b10000 %
#2433810
b1000 &
b1000 %
#2433814
b100 &
b100 %
#2433818
b10 &
b10 %
#2433822
b1 &
1#
b1 %
#2433826
b0 &
b0 %
0#
0$
#4500012
