Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MLDSA_AXI_Top_tb_behav xil_defaultlib.MLDSA_AXI_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI4_Lite_Slave
Compiling module xil_defaultlib.AXIS_MLDSA_Wrapper
Compiling module xil_defaultlib.Controller
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x4096
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_23x1024
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Ture_Dual_Port_RAM_64x16
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round_A
Compiling module xil_defaultlib.round_B
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.uncenter_coeff
Compiling module xil_defaultlib.zero_strip
Compiling module xil_defaultlib.Encoder_default
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.decomp_map1
Compiling module xil_defaultlib.coeff_decomposer
Compiling module xil_defaultlib.Decomposer_default
Compiling module xil_defaultlib.makehint
Compiling module xil_defaultlib.usehint
Compiling module xil_defaultlib.Data_Path_default
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_AXI_Top
Compiling module xil_defaultlib.MLDSA_AXI_Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_AXI_Top_tb_behav
