E_315__UvdLevel_2_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_315__UvdLevel_2_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_316__UvdLevel_2_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_316__UvdLevel_2_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_317__UvdLevel_2_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_318__UvdLevel_2_padding_1_MASK 0xff
#define DPM_TABLE_318__UvdLevel_2_padding_1__SHIFT 0x0
#define DPM_TABLE_318__UvdLevel_2_padding_0_MASK 0xff00
#define DPM_TABLE_318__UvdLevel_2_padding_0__SHIFT 0x8
#define DPM_TABLE_318__UvdLevel_2_DclkDivider_MASK 0xff0000
#define DPM_TABLE_318__UvdLevel_2_DclkDivider__SHIFT 0x10
#define DPM_TABLE_318__UvdLevel_2_VclkDivider_MASK 0xff000000
#define DPM_TABLE_318__UvdLevel_2_VclkDivider__SHIFT 0x18
#define DPM_TABLE_319__UvdLevel_3_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_319__UvdLevel_3_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_320__UvdLevel_3_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_320__UvdLevel_3_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_321__UvdLevel_3_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_322__UvdLevel_3_padding_1_MASK 0xff
#define DPM_TABLE_322__UvdLevel_3_padding_1__SHIFT 0x0
#define DPM_TABLE_322__UvdLevel_3_padding_0_MASK 0xff00
#define DPM_TABLE_322__UvdLevel_3_padding_0__SHIFT 0x8
#define DPM_TABLE_322__UvdLevel_3_DclkDivider_MASK 0xff0000
#define DPM_TABLE_322__UvdLevel_3_DclkDivider__SHIFT 0x10
#define DPM_TABLE_322__UvdLevel_3_VclkDivider_MASK 0xff000000
#define DPM_TABLE_322__UvdLevel_3_VclkDivider__SHIFT 0x18
#define DPM_TABLE_323__UvdLevel_4_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_323__UvdLevel_4_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_324__UvdLevel_4_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_324__UvdLevel_4_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_325__UvdLevel_4_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_326__UvdLevel_4_padding_1_MASK 0xff
#define DPM_TABLE_326__UvdLevel_4_padding_1__SHIFT 0x0
#define DPM_TABLE_326__UvdLevel_4_padding_0_MASK 0xff00
#define DPM_TABLE_326__UvdLevel_4_padding_0__SHIFT 0x8
#define DPM_TABLE_326__UvdLevel_4_DclkDivider_MASK 0xff0000
#define DPM_TABLE_326__UvdLevel_4_DclkDivider__SHIFT 0x10
#define DPM_TABLE_326__UvdLevel_4_VclkDivider_MASK 0xff000000
#define DPM_TABLE_326__UvdLevel_4_VclkDivider__SHIFT 0x18
#define DPM_TABLE_327__UvdLevel_5_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_327__UvdLevel_5_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_328__UvdLevel_5_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_328__UvdLevel_5_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_329__UvdLevel_5_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_330__UvdLevel_5_padding_1_MASK 0xff
#define DPM_TABLE_330__UvdLevel_5_padding_1__SHIFT 0x0
#define DPM_TABLE_330__UvdLevel_5_padding_0_MASK 0xff00
#define DPM_TABLE_330__UvdLevel_5_padding_0__SHIFT 0x8
#define DPM_TABLE_330__UvdLevel_5_DclkDivider_MASK 0xff0000
#define DPM_TABLE_330__UvdLevel_5_DclkDivider__SHIFT 0x10
#define DPM_TABLE_330__UvdLevel_5_VclkDivider_MASK 0xff000000
#define DPM_TABLE_330__UvdLevel_5_VclkDivider__SHIFT 0x18
#define DPM_TABLE_331__UvdLevel_6_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_331__UvdLevel_6_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_332__UvdLevel_6_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_332__UvdLevel_6_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_333__UvdLevel_6_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_334__UvdLevel_6_padding_1_MASK 0xff
#define DPM_TABLE_334__UvdLevel_6_padding_1__SHIFT 0x0
#define DPM_TABLE_334__UvdLevel_6_padding_0_MASK 0xff00
#define DPM_TABLE_334__UvdLevel_6_padding_0__SHIFT 0x8
#define DPM_TABLE_334__UvdLevel_6_DclkDivider_MASK 0xff0000
#define DPM_TABLE_334__UvdLevel_6_DclkDivider__SHIFT 0x10
#define DPM_TABLE_334__UvdLevel_6_VclkDivider_MASK 0xff000000
#define DPM_TABLE_334__UvdLevel_6_VclkDivider__SHIFT 0x18
#define DPM_TABLE_335__UvdLevel_7_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_335__UvdLevel_7_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_336__UvdLevel_7_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_336__UvdLevel_7_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_337__UvdLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_338__UvdLevel_7_padding_1_MASK 0xff
#define DPM_TABLE_338__UvdLevel_7_padding_1__SHIFT 0x0
#define DPM_TABLE_338__UvdLevel_7_padding_0_MASK 0xff00
#define DPM_TABLE_338__UvdLevel_7_padding_0__SHIFT 0x8
#define DPM_TABLE_338__UvdLevel_7_DclkDivider_MASK 0xff0000
#define DPM_TABLE_338__UvdLevel_7_DclkDivider__SHIFT 0x10
#define DPM_TABLE_338__UvdLevel_7_VclkDivider_MASK 0xff000000
#define DPM_TABLE_338__UvdLevel_7_VclkDivider__SHIFT 0x18
#define DPM_TABLE_339__VceLevel_0_Frequency_MASK 0xffffffff
#define DPM_TABLE_339__VceLevel_0_Frequency__SHIFT 0x0
#define DPM_TABLE_340__VceLevel_0_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_340__VceLevel_0_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_340__VceLevel_0_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_340__VceLevel_0_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_340__VceLevel_0_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_340__VceLevel_0_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_340__VceLevel_0_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_340__VceLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_341__VceLevel_0_padding_2_MASK 0xff
#define DPM_TABLE_341__VceLevel_0_padding_2__SHIFT 0x0
#define DPM_TABLE_341__VceLevel_0_padding_1_MASK 0xff00
#define DPM_TABLE_341__VceLevel_0_padding_1__SHIFT 0x8
#define DPM_TABLE_341__VceLevel_0_padding_0_MASK 0xff0000
#define DPM_TABLE_341__VceLevel_0_padding_0__SHIFT 0x10
#define DPM_TABLE_341__VceLevel_0_Divider_MASK 0xff000000
#define DPM_TABLE_341__VceLevel_0_Divider__SHIFT 0x18
#define DPM_TABLE_342__VceLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_342__VceLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_343__VceLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_343__VceLevel_1_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_343__VceLevel_1_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_343__VceLevel_1_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_343__VceLevel_1_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_343__VceLevel_1_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_343__VceLevel_1_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_343__VceLevel_1_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_344__VceLevel_1_padding_2_MASK 0xff
#define DPM_TABLE_344__VceLevel_1_padding_2__SHIFT 0x0
#define DPM_TABLE_344__VceLevel_1_padding_1_MASK 0xff00
#define DPM_TABLE_344__VceLevel_1_padding_1__SHIFT 0x8
#define DPM_TABLE_344__VceLevel_1_padding_0_MASK 0xff0000
#define DPM_TABLE_344__VceLevel_1_padding_0__SHIFT 0x10
#define DPM_TABLE_344__VceLevel_1_Divider_MASK 0xff000000
#define DPM_TABLE_344__VceLevel_1_Divider__SHIFT 0x18
#define DPM_TABLE_345__VceLevel_2_Frequency_MASK 0xffffffff
#define DPM_TABLE_345__VceLevel_2_Frequency__SHIFT 0x0
#define DPM_TABLE_346__VceLevel_2_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_346__VceLevel_2_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_346__VceLevel_2_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_346__VceLevel_2_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_346__VceLevel_2_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_346__VceLevel_2_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_346__VceLevel_2_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_346__VceLevel_2_MinVoltage_Vddc__SHIFT 0x18
#de