0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_6_b/A_5_1_6_b.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_6_b/A_5_1_6_b.srcs/sim_1/new/test.v,1576087415,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_6_b/A_5_1_6_b.srcs/sources_1/new/fff.v,1576087313,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_6_b/A_5_1_6_b.srcs/sim_1/new/test.v,,FIR_Para,,,,,,,,
