Basys Examples: https://github.com/Digilent/Basys-3
Counter Demo Basys3: https://www.hackster.io/mohammad-hosseinabady2/four-digit-counter-on-basys-3-using-xilinx-vitis-2020-1-b00979
FPGA/Vivado/Vitis Youtube Videos: https://www.youtube.com/@SimplyEmbedded/videos

TODOS:

Figure out pipeline for C++ -> FPGA
- Vitis
- Vivado

[TL](https://www.tl-x.org/) vs Normal Verilog (if not C++)



