
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003400                       # Number of seconds simulated
sim_ticks                                  3399679236                       # Number of ticks simulated
final_tick                               574930716912                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59277                       # Simulator instruction rate (inst/s)
host_op_rate                                    77867                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  95765                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895264                       # Number of bytes of host memory used
host_seconds                                 35500.39                       # Real time elapsed on the host
sim_insts                                  2104372754                       # Number of instructions simulated
sim_ops                                    2764309863                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        65408                       # Number of bytes read from this memory
system.physmem.bytes_read::total               273536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        79360                       # Number of bytes written to this memory
system.physmem.bytes_written::total             79360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          511                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2137                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             620                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  620                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58132543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1581326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19239462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                80459355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1581326                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3087350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23343379                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23343379                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23343379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58132543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1581326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19239462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103802734                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8152709                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857572                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490778                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189127                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1431787                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382506                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5747                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15865087                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857572                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583060                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876904                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        356858                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720217                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7900923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.314515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4542001     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601209      7.61%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292981      3.71%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220070      2.79%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          184872      2.34%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158065      2.00%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54145      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195899      2.48%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651681     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7900923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350506                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.945990                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622621                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       333386                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245013                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16109                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683793                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313405                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17733548                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4443                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683793                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3773272                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         152284                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40973                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109183                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141411                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17176191                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70197                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58866                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22744160                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78209559                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78209559                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7840712                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2132                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1134                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361293                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627589                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7366                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196979                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16150492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2138                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13772952                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17887                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4663675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12678267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7900923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743208                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858446                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2839631     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1677708     21.23%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       850208     10.76%     67.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       997789     12.63%     80.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743976      9.42%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478545      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205419      2.60%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60858      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46789      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7900923                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58933     73.12%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12658     15.71%     88.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9003     11.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809264     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109439      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358879     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494374      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13772952                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.689371                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80594                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005852                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35545303                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20816413                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13289420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13853546                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22112                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739510                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156562                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683793                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          91541                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7088                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16152631                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627589                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596320                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1123                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3891                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207637                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13469910                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256550                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303037                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738074                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017581                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481524                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652201                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13314829                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13289420                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999152                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19710559                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.630062                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405831                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4782544                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187368                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7217130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.575444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290103                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3382036     46.86%     46.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532601     21.24%     68.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836636     11.59%     79.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305257      4.23%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261887      3.63%     87.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116227      1.61%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281441      3.90%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77150      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423895      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7217130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423895                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22945858                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32990122                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 251786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.815271                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.815271                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.226586                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.226586                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62365923                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17443112                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18292616                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8152709                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3078318                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2507210                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204769                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1245470                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1191940                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327969                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8967                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3165324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16806001                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3078318                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1519909                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3519121                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1102591                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        441202                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1553105                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8020513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.595761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.377192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4501392     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          245768      3.06%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253777      3.16%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          406197      5.06%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          188565      2.35%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          269067      3.35%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          181703      2.27%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          134741      1.68%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1839303     22.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8020513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377582                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.061401                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3335058                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       397894                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3365759                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28112                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        893686                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522560                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1156                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20068995                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4287                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        893686                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3503546                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98330                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        83513                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3223328                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       218106                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19342361                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        125818                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64738                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27093883                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90154923                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90154923                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16485135                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10608737                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3321                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1697                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           577083                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1801001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       928907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       282764                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18125533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14383847                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25913                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6271764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19331035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8020513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.793382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933025                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2767443     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1749707     21.82%     56.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1127637     14.06%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       764238      9.53%     79.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709905      8.85%     88.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390918      4.87%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       356683      4.45%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80012      1.00%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73970      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8020513                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108004     77.58%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15650     11.24%     88.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15570     11.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12002991     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191161      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1621      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1425130      9.91%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       762944      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14383847                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764303                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             139224                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009679                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36953344                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24400754                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13969942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14523071                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20667                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722451                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246321                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        893686                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57562                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12237                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18128876                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1801001                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       928907                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1691                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       238373                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14120177                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329628                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263670                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2063772                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2006618                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            734144                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731961                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13980781                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13969942                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9164572                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26055768                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713534                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351729                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9605652                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11826047                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6302867                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206531                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7126827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659371                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2712804     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2026300     28.43%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       805434     11.30%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       404220      5.67%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       370808      5.20%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168251      2.36%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183178      2.57%     93.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93992      1.32%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       361840      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7126827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9605652                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11826047                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1761136                       # Number of memory references committed
system.switch_cpus1.commit.loads              1078550                       # Number of loads committed
system.switch_cpus1.commit.membars               1647                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1707421                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10653508                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243716                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       361840                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24893732                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37152549                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 132196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9605652                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11826047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9605652                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848741                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848741                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178216                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178216                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63393610                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19374092                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18482531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3294                       # number of misc regfile writes
system.l20.replacements                          1584                       # number of replacements
system.l20.tagsinuse                      8191.324172                       # Cycle average of tags in use
system.l20.total_refs                          194282                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9776                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.873363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.263572                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.617616                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   804.254454                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7153.188530                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023958                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004592                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098176                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.873192                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999918                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3876                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3880                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1033                       # number of Writeback hits
system.l20.Writeback_hits::total                 1033                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3900                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3904                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3900                       # number of overall hits
system.l20.overall_hits::total                   3904                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1544                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1584                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1544                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1584                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1544                       # number of overall misses
system.l20.overall_misses::total                 1584                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5842872                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    157181926                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      163024798                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5842872                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    157181926                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       163024798                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5842872                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    157181926                       # number of overall miss cycles
system.l20.overall_miss_latency::total      163024798                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5420                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5464                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1033                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1033                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5444                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5488                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5444                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5488                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.284871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.289898                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.283615                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.288630                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.283615                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.288630                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 146071.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101801.765544                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102919.695707                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 146071.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101801.765544                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102919.695707                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 146071.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101801.765544                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102919.695707                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 246                       # number of writebacks
system.l20.writebacks::total                      246                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1544                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1584                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1544                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1584                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1544                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1584                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5543664                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    145583031                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    151126695                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5543664                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    145583031                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    151126695                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5543664                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    145583031                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    151126695                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.284871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.289898                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.283615                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.288630                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.283615                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.288630                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138591.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94289.527850                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 95408.267045                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 138591.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94289.527850                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 95408.267045                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 138591.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94289.527850                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 95408.267045                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           553                       # number of replacements
system.l21.tagsinuse                      8189.968334                       # Cycle average of tags in use
system.l21.total_refs                          389665                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8743                       # Sample count of references to valid blocks.
system.l21.avg_refs                         44.568798                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          265.930481                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.931047                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   257.367565                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7627.739242                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032462                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004752                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.031417                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.931121                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999752                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3745                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3747                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1079                       # number of Writeback hits
system.l21.Writeback_hits::total                 1079                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3797                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3799                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3797                       # number of overall hits
system.l21.overall_hits::total                   3799                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          511                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  553                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          511                       # number of demand (read+write) misses
system.l21.demand_misses::total                   553                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          511                       # number of overall misses
system.l21.overall_misses::total                  553                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7428626                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     54723993                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       62152619                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7428626                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     54723993                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        62152619                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7428626                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     54723993                       # number of overall miss cycles
system.l21.overall_miss_latency::total       62152619                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4256                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4300                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1079                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1079                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4308                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4352                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4308                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4352                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120066                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.128605                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.118617                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.127068                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.118617                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.127068                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 176872.047619                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 107091.962818                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 112391.716094                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 176872.047619                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 107091.962818                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 112391.716094                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 176872.047619                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 107091.962818                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 112391.716094                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 374                       # number of writebacks
system.l21.writebacks::total                      374                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          511                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             553                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          511                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              553                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          511                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             553                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7107264                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     50802432                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     57909696                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7107264                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     50802432                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     57909696                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7107264                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     50802432                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     57909696                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120066                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.128605                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.118617                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.127068                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.118617                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.127068                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169220.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99417.675147                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 104719.160940                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 169220.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 99417.675147                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 104719.160940                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 169220.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 99417.675147                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 104719.160940                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.188561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752678                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782478.074733                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.945152                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.243409                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065617                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825711                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891328                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720157                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720157                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720157                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720157                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720157                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8022934                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8022934                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8022934                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8022934                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8022934                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8022934                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720217                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133715.566667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133715.566667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133715.566667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133715.566667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133715.566667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133715.566667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6068135                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6068135                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6068135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6068135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6068135                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6068135                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137912.159091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 137912.159091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 137912.159091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 137912.159091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 137912.159091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 137912.159091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5444                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250377                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5700                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39166.732807                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.152600                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.847400                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785752                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214248                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055943                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055943                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493527                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493527                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493527                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493527                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16943                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16943                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16943                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16943                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1099196564                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1099196564                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2317163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2317163                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1101513727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1101513727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1101513727                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1101513727                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510470                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510470                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510470                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510470                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008139                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008139                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006749                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006749                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006749                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006749                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65153.017841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65153.017841                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32182.819444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32182.819444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65012.909579                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65012.909579                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65012.909579                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65012.909579                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1033                       # number of writebacks
system.cpu0.dcache.writebacks::total             1033                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11451                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11451                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11499                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5444                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    188422144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    188422144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       514893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       514893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    188937037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    188937037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    188937037                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    188937037                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34764.233210                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34764.233210                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21453.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21453.875000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34705.554188                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34705.554188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34705.554188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34705.554188                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.902030                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086329073                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2146895.401186                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.902030                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065548                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805933                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1553047                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1553047                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1553047                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1553047                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1553047                       # number of overall hits
system.cpu1.icache.overall_hits::total        1553047                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10054786                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10054786                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10054786                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10054786                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10054786                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10054786                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1553105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1553105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1553105                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1553105                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1553105                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1553105                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173358.379310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173358.379310                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173358.379310                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173358.379310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173358.379310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173358.379310                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7651225                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7651225                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7651225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7651225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7651225                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7651225                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173891.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173891.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173891.477273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173891.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173891.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173891.477273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4308                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166177643                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4564                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36410.526512                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.050421                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.949579                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871291                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128709                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1040670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1040670                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       679099                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        679099                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1649                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1647                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1647                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1719769                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1719769                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1719769                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1719769                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10632                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10632                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10798                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10798                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10798                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10798                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    428041571                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    428041571                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5453026                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5453026                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    433494597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    433494597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    433494597                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    433494597                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       679265                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       679265                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1647                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1647                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1730567                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1730567                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1730567                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1730567                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010113                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010113                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000244                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40259.741441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40259.741441                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32849.554217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32849.554217                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40145.823023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40145.823023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40145.823023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40145.823023                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1079                       # number of writebacks
system.cpu1.dcache.writebacks::total             1079                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6376                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6490                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6490                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4256                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4256                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4308                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4308                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     84970646                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     84970646                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1194057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1194057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     86164703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     86164703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     86164703                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     86164703                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002489                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002489                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19964.907425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19964.907425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22962.634615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22962.634615                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20001.091690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20001.091690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20001.091690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20001.091690                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
