{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1644732119957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dual_ov5640_hdmi EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"dual_ov5640_hdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644732120084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644732120136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644732120136 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644732120201 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1906 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644732120201 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1907 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644732120201 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1908 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644732120201 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1644732120201 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 71 50 0 0 " "Implementing clock multiplication of 71, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644732120203 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 71 10 0 0 " "Implementing clock multiplication of 71, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1884 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644732120203 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1644732120203 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644732120329 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644732120632 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644732120632 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644732120632 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644732120632 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1644732120645 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644732120648 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1644732120658 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 and the PLL pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 71 " "The value of the parameter \"M\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 71" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 10919 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 10919" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644732121340 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0} { 0 { 0 ""} 0 1905 9224 9983 0}  }  } } { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1644732121340 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1644732122410 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ol1 " "Entity dcfifo_0ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_93f1 " "Entity dcfifo_93f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jol1 " "Entity dcfifo_jol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644732122417 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1644732122417 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC3.sdc " "Reading SDC File: '../doc/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1644732122461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644732122482 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644732122482 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644732122482 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122528 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122528 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122528 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122528 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122528 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122528 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1644732122528 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644732122530 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1644732122530 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1644732122531 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    cam0_pclk " "  20.000    cam0_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    cam1_pclk " "  20.000    cam1_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644732122532 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1644732122532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122771 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122771 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122771 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122771 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 23 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 11490 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam0_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node cam0_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 29 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 11493 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } { { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 8406 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 6649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644732122772 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644732122773 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 6650 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644732122773 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644732122773 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 2811 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644732122773 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644732124020 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644732124029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644732124030 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644732124040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644732124053 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644732124062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644732124062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644732124071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644732125425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1644732125447 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644732125447 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] sd_clk~output " "PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"sd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 155 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 65 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644732125550 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 163 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 23 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1644732125557 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 163 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1644732125557 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644732125631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644732127132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644732129523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644732129579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644732136564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644732136565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644732138182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1644732142806 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644732142806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644732145023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1644732145028 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1644732145028 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644732145028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.48 " "Total time spent on timing analysis during the Fitter is 7.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1644732145191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644732145321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644732145980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644732146102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644732147098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644732148564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.fit.smsg " "Generated suppressed messages file D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644732149797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5516 " "Peak virtual memory: 5516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644732151652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 14:02:31 2022 " "Processing ended: Sun Feb 13 14:02:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644732151652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644732151652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644732151652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644732151652 ""}
