

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug 24 15:01:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test_fixed_latency
* Solution:       div3_before
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.178|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   29|    2|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_103  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     255|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     394|     313|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     187|
|Register         |        -|      -|     297|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     691|     755|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_103  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9    |operator_float_dibkb  |        0|      0|  190|  137|
    |operator_float_dicud_U10   |operator_float_dicud  |        0|      0|  190|  137|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0|  394|  313|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_243_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_fu_344_p2               |     +    |      0|  0|  33|           1|          26|
    |new_exp_V_1_fu_190_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_238_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp4_fu_260_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp8_fu_287_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_232_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_177_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_186_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_214_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_219_p2              |   icmp   |      0|  0|  11|           8|           8|
    |sel_tmp3_demorgan_fu_248_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_201_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_206_p3          |  select  |      0|  0|   8|           1|           8|
    |p_new_exp_V_1_fu_194_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_266_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_274_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_292_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_169_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_1_fu_305_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_337_p3             |  select  |      0|  0|  26|           1|          26|
    |sel_tmp3_fu_254_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp7_fu_282_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 255|          65|         156|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  113|         24|    1|         24|
    |ap_phi_mux_p_Repl2_s_phi_fu_97_p4  |    9|          2|   23|         46|
    |grp_lut_div3_chunk_fu_103_d_V      |   41|          8|    4|         32|
    |grp_lut_div3_chunk_fu_103_r_in_V   |   15|          3|    2|          6|
    |p_Repl2_s_reg_94                   |    9|          2|   23|         46|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  187|         39|   53|        154|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  23|   0|   23|          0|
    |d_chunk_V_reg_589                       |   2|   0|    4|          2|
    |grp_lut_div3_chunk_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_507                            |   1|   0|    1|          0|
    |new_exp_V_reg_455                       |   8|   0|    8|          0|
    |new_mant_V_reg_465                      |  23|   0|   23|          0|
    |p_Repl2_1_reg_491                       |   8|   0|    8|          0|
    |p_Repl2_2_reg_450                       |   1|   0|    1|          0|
    |p_Repl2_s_reg_94                        |  23|   0|   23|          0|
    |p_Result_25_1_i_i_reg_564               |   4|   0|    4|          0|
    |p_Result_25_2_i_i_reg_569               |   4|   0|    4|          0|
    |p_Result_25_3_i_i_reg_574               |   4|   0|    4|          0|
    |p_Result_25_4_i_i_reg_579               |   4|   0|    4|          0|
    |p_Result_25_i_i_reg_559                 |   4|   0|    4|          0|
    |p_Result_i_i_reg_554                    |   2|   0|    2|          0|
    |p_Val2_s_reg_445                        |  32|   0|   32|          0|
    |q_chunk_V_1_reg_599                     |   4|   0|    4|          0|
    |q_chunk_V_2_reg_604                     |   4|   0|    4|          0|
    |q_chunk_V_3_reg_609                     |   4|   0|    4|          0|
    |q_chunk_V_4_reg_614                     |   4|   0|    4|          0|
    |q_chunk_V_5_reg_619                     |   4|   0|    4|          0|
    |reg_130                                 |   2|   0|    2|          0|
    |shift_V_3_reg_512                       |   8|   0|    8|          0|
    |shift_V_4_reg_517                       |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_472               |   2|   0|    8|          6|
    |tmp_14_reg_584                          |   4|   0|    4|          0|
    |tmp_15_reg_594                          |   3|   0|    3|          0|
    |tmp_1_reg_480                           |   1|   0|    1|          0|
    |tmp_4_reg_496                           |   1|   0|    1|          0|
    |tmp_5_reg_502                           |   1|   0|    1|          0|
    |tmp_6_reg_549                           |  32|   0|   32|          0|
    |tmp_7_reg_544                           |  24|   0|   24|          0|
    |xf_V_1_reg_523                          |  24|   0|   24|          0|
    |xf_V_3_cast_reg_486                     |  23|   0|   24|          1|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 297|   0|  306|          9|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div3 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

