{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4080, "design__instance__area": 74099, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 56, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.060255568474531174, "power__switching__total": 0.02236025035381317, "power__leakage__total": 1.0825439176187501e-06, "power__total": 0.0826169028878212, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5377427544345362, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5536817827606563, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5855970318852731, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.304667188989607, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 56, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7674916475143938, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7997885913256718, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.14503776368213914, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.5294949073513306, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -49.53916528323622, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.5294949073513306, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 55, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.529495, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 44, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 56, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43707375067432175, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4436413306733869, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2653466410590018, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.276261243922778, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 56, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.434619824653591, "clock__skew__worst_setup": 0.4411890144760874, "timing__hold__ws": 0.11387313636570037, "timing__setup__ws": -2.6564466933616098, "timing__hold__tns": 0, "timing__setup__tns": -58.385195219956834, "timing__hold__wns": 0, "timing__setup__wns": -2.6564466933616098, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 167, "timing__setup_r2r__ws": -2.656447, "timing__setup_r2r_vio__count": 134, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4080, "design__instance__area__stdcell": 74099, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.469393, "design__instance__utilization__stdcell": 0.469393, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 66690.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 192, "design__instance__count__class:clock_buffer": 127, "design__instance__count__class:clock_inverter": 58, "design__instance__count__setup_buffer": 62, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 602, "antenna_diodes_count": 0, "route__net": 2187, "route__net__special": 2, "route__drc_errors__iter:1": 313, "route__wirelength__iter:1": 80661, "route__drc_errors__iter:2": 41, "route__wirelength__iter:2": 79837, "route__drc_errors__iter:3": 22, "route__wirelength__iter:3": 79700, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 79711, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 79712, "route__drc_errors": 0, "route__wirelength": 79712, "route__vias": 13670, "route__vias__singlecut": 13670, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 809.75, "design__instance__count__class:fill_cell": 6840, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 56, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5341954807482326, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5495677402042521, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5829743519600267, "timing__setup__ws__corner:min_tt_025C_5v00": 2.355572692465216, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 56, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7606778755526552, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7920379021269542, "timing__hold__ws__corner:min_ss_125C_4v50": 0.171020979996112, "timing__setup__ws__corner:min_ss_125C_4v50": -2.4231213277290755, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -42.89708620848723, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.4231213277290755, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 53, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.423121, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 42, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 56, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.434619824653591, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4411890144760874, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26374003727462886, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.2967239871129745, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 56, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5424087998943956, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5586566922747016, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5888560916662328, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2432745185267917, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 56, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7756295825150527, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8092491350529726, "timing__hold__ws__corner:max_ss_125C_4v50": 0.11387313636570037, "timing__setup__ws__corner:max_ss_125C_4v50": -2.6564466933616098, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -58.385195219956834, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.6564466933616098, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.656447, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 48, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 56, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4399625510660972, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4465822560376428, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2673925601066436, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.251852323902248, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99866, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00133983, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00179508, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00041519, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00179508, "design_powergrid__voltage__worst": 0.00179508, "design_powergrid__voltage__worst__net:VDD": 4.99866, "design_powergrid__drop__worst": 0.00179508, "design_powergrid__drop__worst__net:VDD": 0.00133983, "design_powergrid__voltage__worst__net:VSS": 0.00179508, "design_powergrid__drop__worst__net:VSS": 0.00179508, "ir__voltage__worst": 5, "ir__drop__avg": 0.000421, "ir__drop__worst": 0.00134, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}