{
  "family": "MK70F15WS",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "MK70F15WS": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFE_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            },
            "FEPROT": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile EERAM Protection Register"
            },
            "FDPROT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile D-Flash Protection Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "EZPORT_DIS": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "D-Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "AIPS0": {
          "instances": [
            {
              "name": "AIPS0",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL7": {
                "bit": 0,
                "description": "Master privilege level"
              },
              "MTW7": {
                "bit": 1,
                "description": "Master trusted for writes"
              },
              "MTR7": {
                "bit": 2,
                "description": "Master trusted for read"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "MPL6": {
                "bit": 4,
                "description": "Master privilege level"
              },
              "MTW6": {
                "bit": 5,
                "description": "Master trusted for writes"
              },
              "MTR6": {
                "bit": 6,
                "description": "Master trusted for read"
              },
              "MPL5": {
                "bit": 8,
                "description": "Master privilege level"
              },
              "MTW5": {
                "bit": 9,
                "description": "Master trusted for writes"
              },
              "MTR5": {
                "bit": 10,
                "description": "Master trusted for read"
              },
              "MPL4": {
                "bit": 12,
                "description": "Master privilege level"
              },
              "MTW4": {
                "bit": 13,
                "description": "Master trusted for writes"
              },
              "MTR4": {
                "bit": 14,
                "description": "Master trusted for read"
              },
              "MPL3": {
                "bit": 16,
                "description": "Master privilege level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master trusted for writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master trusted for read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master privilege level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master trusted for writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master trusted for read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master privilege level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master trusted for writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master trusted for read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master privilege level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master trusted for writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master trusted for read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            }
          }
        },
        "AIPS1": {
          "instances": [
            {
              "name": "AIPS1",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL7": {
                "bit": 0,
                "description": "Master privilege level"
              },
              "MTW7": {
                "bit": 1,
                "description": "Master trusted for writes"
              },
              "MTR7": {
                "bit": 2,
                "description": "Master trusted for read"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "MPL6": {
                "bit": 4,
                "description": "Master privilege level"
              },
              "MTW6": {
                "bit": 5,
                "description": "Master trusted for writes"
              },
              "MTR6": {
                "bit": 6,
                "description": "Master trusted for read"
              },
              "MPL5": {
                "bit": 8,
                "description": "Master privilege level"
              },
              "MTW5": {
                "bit": 9,
                "description": "Master trusted for writes"
              },
              "MTR5": {
                "bit": 10,
                "description": "Master trusted for read"
              },
              "MPL4": {
                "bit": 12,
                "description": "Master privilege level"
              },
              "MTW4": {
                "bit": 13,
                "description": "Master trusted for writes"
              },
              "MTR4": {
                "bit": 14,
                "description": "Master trusted for read"
              },
              "MPL3": {
                "bit": 16,
                "description": "Master privilege level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master trusted for writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master trusted for read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master privilege level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master trusted for writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master trusted for read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master privilege level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master trusted for writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master trusted for read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master privilege level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master trusted for writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master trusted for read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            }
          }
        },
        "AXBS": {
          "instances": [
            {
              "name": "AXBS",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "PRS%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Priority Registers Slave"
            },
            "CRS%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "MGPCR%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Master General Purpose Control Register"
            }
          },
          "bits": {
            "PRS%s": {
              "M0": {
                "bit": 0,
                "description": "Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "M1": {
                "bit": 4,
                "description": "Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M2": {
                "bit": 8,
                "description": "Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M3": {
                "bit": 12,
                "description": "Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M4": {
                "bit": 16,
                "description": "Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M5": {
                "bit": 20,
                "description": "Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M6": {
                "bit": 24,
                "description": "Master 6 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M7": {
                "bit": 28,
                "description": "Master 7 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              }
            },
            "CRS%s": {
              "PARK": {
                "bit": 0,
                "description": "Park",
                "width": 3
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 20
              },
              "PCTL": {
                "bit": 4,
                "description": "Parking Control",
                "width": 2
              },
              "ARB": {
                "bit": 8,
                "description": "Arbitration Mode",
                "width": 2
              },
              "HLP": {
                "bit": 30,
                "description": "Halt Low Priority"
              },
              "RO": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "MGPCR%s": {
              "AULB": {
                "bit": 0,
                "description": "Arbitrates On Undefined Length Bursts",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            },
            {
              "name": "DMAMUX1",
              "base": "0x40022000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Disabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            }
          },
          "bits": {
            "CR": {
              "RESERVED": {
                "bit": 18,
                "description": "no description available",
                "width": 14
              },
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "ERGA": {
                "bit": 3,
                "description": "Enable Round Robin Group Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "GRP0PRI": {
                "bit": 8,
                "description": "Channel Group 0 Priority",
                "width": 2
              },
              "GRP1PRI": {
                "bit": 10,
                "description": "Channel Group 1 Priority",
                "width": 2
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Cancelled Channel Number",
                "width": 5
              },
              "RESERVED": {
                "bit": 17,
                "description": "no description available",
                "width": 14
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "GPE": {
                "bit": 15,
                "description": "Group Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Cancelled"
              },
              "VLD": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              },
              "ERQ16": {
                "bit": 16,
                "description": "Enable DMA Request 16"
              },
              "ERQ17": {
                "bit": 17,
                "description": "Enable DMA Request 17"
              },
              "ERQ18": {
                "bit": 18,
                "description": "Enable DMA Request 18"
              },
              "ERQ19": {
                "bit": 19,
                "description": "Enable DMA Request 19"
              },
              "ERQ20": {
                "bit": 20,
                "description": "Enable DMA Request 20"
              },
              "ERQ21": {
                "bit": 21,
                "description": "Enable DMA Request 21"
              },
              "ERQ22": {
                "bit": 22,
                "description": "Enable DMA Request 22"
              },
              "ERQ23": {
                "bit": 23,
                "description": "Enable DMA Request 23"
              },
              "ERQ24": {
                "bit": 24,
                "description": "Enable DMA Request 24"
              },
              "ERQ25": {
                "bit": 25,
                "description": "Enable DMA Request 25"
              },
              "ERQ26": {
                "bit": 26,
                "description": "Enable DMA Request 26"
              },
              "ERQ27": {
                "bit": 27,
                "description": "Enable DMA Request 27"
              },
              "ERQ28": {
                "bit": 28,
                "description": "Enable DMA Request 28"
              },
              "ERQ29": {
                "bit": 29,
                "description": "Enable DMA Request 29"
              },
              "ERQ30": {
                "bit": 30,
                "description": "Enable DMA Request 30"
              },
              "ERQ31": {
                "bit": 31,
                "description": "Enable DMA Request 31"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              },
              "EEI16": {
                "bit": 16,
                "description": "Enable Error Interrupt 16"
              },
              "EEI17": {
                "bit": 17,
                "description": "Enable Error Interrupt 17"
              },
              "EEI18": {
                "bit": 18,
                "description": "Enable Error Interrupt 18"
              },
              "EEI19": {
                "bit": 19,
                "description": "Enable Error Interrupt 19"
              },
              "EEI20": {
                "bit": 20,
                "description": "Enable Error Interrupt 20"
              },
              "EEI21": {
                "bit": 21,
                "description": "Enable Error Interrupt 21"
              },
              "EEI22": {
                "bit": 22,
                "description": "Enable Error Interrupt 22"
              },
              "EEI23": {
                "bit": 23,
                "description": "Enable Error Interrupt 23"
              },
              "EEI24": {
                "bit": 24,
                "description": "Enable Error Interrupt 24"
              },
              "EEI25": {
                "bit": 25,
                "description": "Enable Error Interrupt 25"
              },
              "EEI26": {
                "bit": 26,
                "description": "Enable Error Interrupt 26"
              },
              "EEI27": {
                "bit": 27,
                "description": "Enable Error Interrupt 27"
              },
              "EEI28": {
                "bit": 28,
                "description": "Enable Error Interrupt 28"
              },
              "EEI29": {
                "bit": 29,
                "description": "Enable Error Interrupt 29"
              },
              "EEI30": {
                "bit": 30,
                "description": "Enable Error Interrupt 30"
              },
              "EEI31": {
                "bit": 31,
                "description": "Enable Error Interrupt 31"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear interrupt request",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              },
              "INT16": {
                "bit": 16,
                "description": "Interrupt Request 16"
              },
              "INT17": {
                "bit": 17,
                "description": "Interrupt Request 17"
              },
              "INT18": {
                "bit": 18,
                "description": "Interrupt Request 18"
              },
              "INT19": {
                "bit": 19,
                "description": "Interrupt Request 19"
              },
              "INT20": {
                "bit": 20,
                "description": "Interrupt Request 20"
              },
              "INT21": {
                "bit": 21,
                "description": "Interrupt Request 21"
              },
              "INT22": {
                "bit": 22,
                "description": "Interrupt Request 22"
              },
              "INT23": {
                "bit": 23,
                "description": "Interrupt Request 23"
              },
              "INT24": {
                "bit": 24,
                "description": "Interrupt Request 24"
              },
              "INT25": {
                "bit": 25,
                "description": "Interrupt Request 25"
              },
              "INT26": {
                "bit": 26,
                "description": "Interrupt Request 26"
              },
              "INT27": {
                "bit": 27,
                "description": "Interrupt Request 27"
              },
              "INT28": {
                "bit": 28,
                "description": "Interrupt Request 28"
              },
              "INT29": {
                "bit": 29,
                "description": "Interrupt Request 29"
              },
              "INT30": {
                "bit": 30,
                "description": "Interrupt Request 30"
              },
              "INT31": {
                "bit": 31,
                "description": "Interrupt Request 31"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              },
              "ERR16": {
                "bit": 16,
                "description": "Error In Channel 16"
              },
              "ERR17": {
                "bit": 17,
                "description": "Error In Channel 17"
              },
              "ERR18": {
                "bit": 18,
                "description": "Error In Channel 18"
              },
              "ERR19": {
                "bit": 19,
                "description": "Error In Channel 19"
              },
              "ERR20": {
                "bit": 20,
                "description": "Error In Channel 20"
              },
              "ERR21": {
                "bit": 21,
                "description": "Error In Channel 21"
              },
              "ERR22": {
                "bit": 22,
                "description": "Error In Channel 22"
              },
              "ERR23": {
                "bit": 23,
                "description": "Error In Channel 23"
              },
              "ERR24": {
                "bit": 24,
                "description": "Error In Channel 24"
              },
              "ERR25": {
                "bit": 25,
                "description": "Error In Channel 25"
              },
              "ERR26": {
                "bit": 26,
                "description": "Error In Channel 26"
              },
              "ERR27": {
                "bit": 27,
                "description": "Error In Channel 27"
              },
              "ERR28": {
                "bit": 28,
                "description": "Error In Channel 28"
              },
              "ERR29": {
                "bit": 29,
                "description": "Error In Channel 29"
              },
              "ERR30": {
                "bit": 30,
                "description": "Error In Channel 30"
              },
              "ERR31": {
                "bit": 31,
                "description": "Error In Channel 31"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              },
              "HRS16": {
                "bit": 16,
                "description": "Hardware Request Status Channel 16"
              },
              "HRS17": {
                "bit": 17,
                "description": "Hardware Request Status Channel 17"
              },
              "HRS18": {
                "bit": 18,
                "description": "Hardware Request Status Channel 18"
              },
              "HRS19": {
                "bit": 19,
                "description": "Hardware Request Status Channel 19"
              },
              "HRS20": {
                "bit": 20,
                "description": "Hardware Request Status Channel 20"
              },
              "HRS21": {
                "bit": 21,
                "description": "Hardware Request Status Channel 21"
              },
              "HRS22": {
                "bit": 22,
                "description": "Hardware Request Status Channel 22"
              },
              "HRS23": {
                "bit": 23,
                "description": "Hardware Request Status Channel 23"
              },
              "HRS24": {
                "bit": 24,
                "description": "Hardware Request Status Channel 24"
              },
              "HRS25": {
                "bit": 25,
                "description": "Hardware Request Status Channel 25"
              },
              "HRS26": {
                "bit": 26,
                "description": "Hardware Request Status Channel 26"
              },
              "HRS27": {
                "bit": 27,
                "description": "Hardware Request Status Channel 27"
              },
              "HRS28": {
                "bit": 28,
                "description": "Hardware Request Status Channel 28"
              },
              "HRS29": {
                "bit": 29,
                "description": "Hardware Request Status Channel 29"
              },
              "HRS30": {
                "bit": 30,
                "description": "Hardware Request Status Channel 30"
              },
              "HRS31": {
                "bit": 31,
                "description": "Hardware Request Status Channel 31"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "GRPPRI": {
                "bit": 4,
                "description": "Channel n Current Group Priority",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable preempt ability. This bit resets to zero."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption. This bit resets to zero."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination Data Transfer Size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset Enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 5
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available"
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes"
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Link Channel Number",
                "width": 5
              },
              "RESERVED": {
                "bit": 13,
                "description": "no description available"
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 5
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available"
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FB": {
          "instances": [
            {
              "name": "FB",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CSAR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Chip select address register"
            },
            "CSMR%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip select mask register"
            },
            "CSCR%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Chip select control register"
            },
            "CSPMCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Chip select port multiplexing control register"
            }
          },
          "bits": {
            "CSAR%s": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "BA": {
                "bit": 16,
                "description": "Base address",
                "width": 16
              }
            },
            "CSMR%s": {
              "V": {
                "bit": 0,
                "description": "Valid"
              },
              "RESERVED": {
                "bit": 9,
                "description": "no description available",
                "width": 7
              },
              "WP": {
                "bit": 8,
                "description": "Write protect"
              },
              "BAM": {
                "bit": 16,
                "description": "Base address mask",
                "width": 16
              }
            },
            "CSCR%s": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 2
              },
              "BSTW": {
                "bit": 3,
                "description": "Burst-write enable"
              },
              "BSTR": {
                "bit": 4,
                "description": "Burst-read enable"
              },
              "BEM": {
                "bit": 5,
                "description": "Byte-enable mode"
              },
              "PS": {
                "bit": 6,
                "description": "Port size",
                "width": 2
              },
              "AA": {
                "bit": 8,
                "description": "Auto-acknowledge enable"
              },
              "BLS": {
                "bit": 9,
                "description": "Byte-lane shift"
              },
              "WS": {
                "bit": 10,
                "description": "Wait states",
                "width": 6
              },
              "WRAH": {
                "bit": 16,
                "description": "Write address hold or deselect",
                "width": 2
              },
              "RDAH": {
                "bit": 18,
                "description": "Read address hold or deselect",
                "width": 2
              },
              "ASET": {
                "bit": 20,
                "description": "Address setup",
                "width": 2
              },
              "EXTS": {
                "bit": 22,
                "description": "no description available"
              },
              "SWSEN": {
                "bit": 23,
                "description": "Secondary wait state enable"
              },
              "SWS": {
                "bit": 26,
                "description": "Secondary wait states",
                "width": 6
              }
            },
            "CSPMCR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 12
              },
              "GROUP5": {
                "bit": 12,
                "description": "FlexBus signal group 5 multiplex control",
                "width": 4
              },
              "GROUP4": {
                "bit": 16,
                "description": "FlexBus signal group 4 multiplex control",
                "width": 4
              },
              "GROUP3": {
                "bit": 20,
                "description": "FlexBus signal group 3 multiplex control",
                "width": 4
              },
              "GROUP2": {
                "bit": 24,
                "description": "FlexBus signal group 2 multiplex control",
                "width": 4
              },
              "GROUP1": {
                "bit": 28,
                "description": "FlexBus signal group 1 multiplex control",
                "width": 4
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, Slave Port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, Slave Port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid (global enable/disable for the MPU)"
              },
              "RESERVED": {
                "bit": 23,
                "description": "no description available"
              },
              "NRGD": {
                "bit": 8,
                "description": "Number of region descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number of slave ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware revision level",
                "width": 4
              },
              "SPERR": {
                "bit": 24,
                "description": "Slave port n error",
                "width": 8
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error read/write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error master number",
                "width": 4
              },
              "EPID": {
                "bit": 8,
                "description": "Error process identification",
                "width": 8
              },
              "EACD": {
                "bit": 16,
                "description": "Error access control detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "SRTADDR": {
                "bit": 5,
                "description": "Start address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "ENDADDR": {
                "bit": 5,
                "description": "End address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus master 0 user mode access control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus master 0 supervisor mode access control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus master 0 process identifier enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus master 1 user mode access control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus master 1 supervisor mode access control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus master 1 process identifier enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus master 2 user mode access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus master 2 supervisor mode access control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus master 2 process identifier enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus master 3 user mode access control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus master 3 supervisor mode access control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus master 3 process identifier enable."
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus master 4 write enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus master 4 read enable."
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus master 5 write enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus master 5 read enable."
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus master 6 write enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus master 6 read enable."
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus master 7 write enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus master 7 read enable."
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 15
              },
              "PIDMASK": {
                "bit": 16,
                "description": "Process identifier mask",
                "width": 8
              },
              "PID": {
                "bit": 24,
                "description": "Process identifier",
                "width": 8
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus master 0 user mode access control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus master 0 supervisor mode access control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus master 0 process identifier enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus master 1 user mode access control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus master 1 supervisor mode access control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus master 1 process identifier enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus master 2 user mode access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus master 2 supervisor mode access control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus master 2 process identifier enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus master 3 user mode access control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus master 3 supervisor mode access control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus master 3 process identifier enable."
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus master 4 write enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus master 4 read enable."
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus master 5 write enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus master 5 read enable."
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus master 6 write enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus master 6 read enable."
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus master 7 write enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus master 7 read enable."
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB01CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0-1 Control Register"
            },
            "PFB23CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Bank 2-3 Control Register"
            },
            "TAGVDW0S%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW1S%s": {
              "offset": "0x110",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW2S%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW3S%s": {
              "offset": "0x130",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "DATAW0S%sUM": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW0S%sMU": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW0S%sML": {
              "offset": "0x208",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW0S%sLM": {
              "offset": "0x20C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW1S%sUM": {
              "offset": "0x240",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW1S%sMU": {
              "offset": "0x244",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW1S%sML": {
              "offset": "0x248",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW1S%sLM": {
              "offset": "0x24C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW2S%sUM": {
              "offset": "0x280",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW2S%sMU": {
              "offset": "0x284",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW2S%sML": {
              "offset": "0x288",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW2S%sLM": {
              "offset": "0x28C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW3S%sUM": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW3S%sMU": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW3S%sML": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW3S%sLM": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M3AP": {
                "bit": 6,
                "description": "Master 3 Access Protection",
                "width": 2
              },
              "M4AP": {
                "bit": 8,
                "description": "Master 4 Access Protection",
                "width": 2
              },
              "M5AP": {
                "bit": 10,
                "description": "Master 5 Access Protection",
                "width": 2
              },
              "M6AP": {
                "bit": 12,
                "description": "Master 6 Access Protection",
                "width": 2
              },
              "M7AP": {
                "bit": 14,
                "description": "Master 7 Access Protection",
                "width": 2
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              },
              "M3PFD": {
                "bit": 19,
                "description": "Master 3 Prefetch Disable"
              },
              "M4PFD": {
                "bit": 20,
                "description": "Master 4 Prefetch Disable"
              },
              "M5PFD": {
                "bit": 21,
                "description": "Master 5 Prefetch Disable"
              },
              "M6PFD": {
                "bit": 22,
                "description": "Master 6 Prefetch Disable"
              },
              "M7PFD": {
                "bit": 23,
                "description": "Master 7 Prefetch Disable"
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "PFB01CR": {
              "B01SEBE": {
                "bit": 0,
                "description": "Bank 0-1 Single Entry Buffer Enable"
              },
              "B01IPE": {
                "bit": 1,
                "description": "Bank 0-1 Instruction Prefetch Enable"
              },
              "B01DPE": {
                "bit": 2,
                "description": "Bank 0-1 Data Prefetch Enable"
              },
              "B01ICE": {
                "bit": 3,
                "description": "Bank 0-1 Instruction Cache Enable"
              },
              "B01DCE": {
                "bit": 4,
                "description": "Bank 0-1 Data Cache Enable"
              },
              "CRC": {
                "bit": 5,
                "description": "Cache Replacement Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available"
              },
              "B01MW": {
                "bit": 17,
                "description": "Bank 0-1 Memory Width",
                "width": 2
              },
              "S_B_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "CINV_WAY": {
                "bit": 20,
                "description": "Cache Invalidate Way x",
                "width": 4
              },
              "CLCK_WAY": {
                "bit": 24,
                "description": "Cache Lock Way x",
                "width": 4
              },
              "B01RWSC": {
                "bit": 28,
                "description": "Bank 0-1 Read Wait State Control",
                "width": 4
              }
            },
            "PFB23CR": {
              "B23SEBE": {
                "bit": 0,
                "description": "Bank 2-3 Single Entry Buffer Enable"
              },
              "B23IPE": {
                "bit": 1,
                "description": "Bank 2-3 Instruction Prefetch Enable"
              },
              "B23DPE": {
                "bit": 2,
                "description": "Bank 2-3 Data Prefetch Enable"
              },
              "B23ICE": {
                "bit": 3,
                "description": "Bank 2-3 Instruction Cache Enable"
              },
              "B23DCE": {
                "bit": 4,
                "description": "Bank 2-3 Data Cache Enable"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 9
              },
              "B23MW": {
                "bit": 17,
                "description": "Bank 2-3 Memory Width",
                "width": 2
              },
              "B23RWSC": {
                "bit": 28,
                "description": "Bank 2-3 Read Wait State Control",
                "width": 4
              }
            },
            "TAGVDW0S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW1S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW2S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW3S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 14
              }
            },
            "DATAW0S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            }
          }
        },
        "FTFE": {
          "instances": [
            {
              "name": "FTFE",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "FSTAT": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FCNFG": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FSEC": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FOPT": {
              "offset": "0x03",
              "size": 8,
              "description": "Flash Option Register"
            },
            "FCCOB%s": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Common Command Object Registers"
            },
            "FPROT%s": {
              "offset": "0x10",
              "size": 8,
              "description": "Program Flash Protection Registers"
            },
            "FEPROT": {
              "offset": "0x16",
              "size": 8,
              "description": "EEPROM Protection Register"
            },
            "FDPROT": {
              "offset": "0x17",
              "size": 8,
              "description": "Data Flash Protection Register"
            }
          },
          "bits": {
            "FSTAT": {
              "MGSTAT0": {
                "bit": 0,
                "description": "Memory Controller Command Completion Status Flag"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 3
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "RDCOLERR": {
                "bit": 6,
                "description": "FTFE Read Collision Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "FCNFG": {
              "EEERDY": {
                "bit": 0,
                "description": "no description available"
              },
              "RAMRDY": {
                "bit": 1,
                "description": "RAM Ready"
              },
              "PFLSH": {
                "bit": 2,
                "description": "FTFE configuration"
              },
              "SWAP": {
                "bit": 3,
                "description": "Swap"
              },
              "ERSSUSP": {
                "bit": 4,
                "description": "Erase Suspend"
              },
              "ERSAREQ": {
                "bit": 5,
                "description": "Erase All Request"
              },
              "RDCOLLIE": {
                "bit": 6,
                "description": "Read Collision Error Interrupt Enable"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "Mass Erase Enable Bits",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "OPT": {
                "bit": 0,
                "description": "Nonvolatile Option",
                "width": 8
              }
            },
            "FCCOB%s": {
              "CCOBn": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FPROT%s": {
              "PROT": {
                "bit": 0,
                "description": "Program Flash Region Protect",
                "width": 8
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "EEPROM Region Protect",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "Data Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40024000",
              "irq": 29
            },
            {
              "name": "CAN1",
              "base": "0x400A4000",
              "irq": 37
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 Register"
            },
            "TIMER": {
              "offset": "0x08",
              "size": 32,
              "description": "Free Running Timer"
            },
            "RXMGMASK": {
              "offset": "0x10",
              "size": 32,
              "description": "Rx Mailboxes Global Mask Register"
            },
            "RX14MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Rx 14 Mask Register"
            },
            "RX15MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx 15 Mask Register"
            },
            "ECR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Error Counter"
            },
            "ESR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Error and Status 1 Register"
            },
            "IMASK2": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Masks 2 Register"
            },
            "IMASK1": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Masks 1 Register"
            },
            "IFLAG2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Flags 2 Register"
            },
            "IFLAG1": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Flags 1 Register"
            },
            "CTRL2": {
              "offset": "0x34",
              "size": 32,
              "description": "Control 2 Register"
            },
            "ESR2": {
              "offset": "0x38",
              "size": 32,
              "description": "Error and Status 2 Register"
            },
            "CRCR": {
              "offset": "0x44",
              "size": 32,
              "description": "CRC Register"
            },
            "RXFGMASK": {
              "offset": "0x48",
              "size": 32,
              "description": "Rx FIFO Global Mask Register"
            },
            "RXFIR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Rx FIFO Information Register"
            },
            "CS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Message Buffer 0 CS Register"
            },
            "ID0": {
              "offset": "0x84",
              "size": 32,
              "description": "Message Buffer 0 ID Register"
            },
            "WORD00": {
              "offset": "0x88",
              "size": 32,
              "description": "Message Buffer 0 WORD0 Register"
            },
            "WORD10": {
              "offset": "0x8C",
              "size": 32,
              "description": "Message Buffer 0 WORD1 Register"
            },
            "CS1": {
              "offset": "0x90",
              "size": 32,
              "description": "Message Buffer 1 CS Register"
            },
            "ID1": {
              "offset": "0x94",
              "size": 32,
              "description": "Message Buffer 1 ID Register"
            },
            "WORD01": {
              "offset": "0x98",
              "size": 32,
              "description": "Message Buffer 1 WORD0 Register"
            },
            "WORD11": {
              "offset": "0x9C",
              "size": 32,
              "description": "Message Buffer 1 WORD1 Register"
            },
            "CS2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Message Buffer 2 CS Register"
            },
            "ID2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Message Buffer 2 ID Register"
            },
            "WORD02": {
              "offset": "0xA8",
              "size": 32,
              "description": "Message Buffer 2 WORD0 Register"
            },
            "WORD12": {
              "offset": "0xAC",
              "size": 32,
              "description": "Message Buffer 2 WORD1 Register"
            },
            "CS3": {
              "offset": "0xB0",
              "size": 32,
              "description": "Message Buffer 3 CS Register"
            },
            "ID3": {
              "offset": "0xB4",
              "size": 32,
              "description": "Message Buffer 3 ID Register"
            },
            "WORD03": {
              "offset": "0xB8",
              "size": 32,
              "description": "Message Buffer 3 WORD0 Register"
            },
            "WORD13": {
              "offset": "0xBC",
              "size": 32,
              "description": "Message Buffer 3 WORD1 Register"
            },
            "CS4": {
              "offset": "0xC0",
              "size": 32,
              "description": "Message Buffer 4 CS Register"
            },
            "ID4": {
              "offset": "0xC4",
              "size": 32,
              "description": "Message Buffer 4 ID Register"
            },
            "WORD04": {
              "offset": "0xC8",
              "size": 32,
              "description": "Message Buffer 4 WORD0 Register"
            },
            "WORD14": {
              "offset": "0xCC",
              "size": 32,
              "description": "Message Buffer 4 WORD1 Register"
            },
            "CS5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Message Buffer 5 CS Register"
            },
            "ID5": {
              "offset": "0xD4",
              "size": 32,
              "description": "Message Buffer 5 ID Register"
            },
            "WORD05": {
              "offset": "0xD8",
              "size": 32,
              "description": "Message Buffer 5 WORD0 Register"
            },
            "WORD15": {
              "offset": "0xDC",
              "size": 32,
              "description": "Message Buffer 5 WORD1 Register"
            },
            "CS6": {
              "offset": "0xE0",
              "size": 32,
              "description": "Message Buffer 6 CS Register"
            },
            "ID6": {
              "offset": "0xE4",
              "size": 32,
              "description": "Message Buffer 6 ID Register"
            },
            "WORD06": {
              "offset": "0xE8",
              "size": 32,
              "description": "Message Buffer 6 WORD0 Register"
            },
            "WORD16": {
              "offset": "0xEC",
              "size": 32,
              "description": "Message Buffer 6 WORD1 Register"
            },
            "CS7": {
              "offset": "0xF0",
              "size": 32,
              "description": "Message Buffer 7 CS Register"
            },
            "ID7": {
              "offset": "0xF4",
              "size": 32,
              "description": "Message Buffer 7 ID Register"
            },
            "WORD07": {
              "offset": "0xF8",
              "size": 32,
              "description": "Message Buffer 7 WORD0 Register"
            },
            "WORD17": {
              "offset": "0xFC",
              "size": 32,
              "description": "Message Buffer 7 WORD1 Register"
            },
            "CS8": {
              "offset": "0x100",
              "size": 32,
              "description": "Message Buffer 8 CS Register"
            },
            "ID8": {
              "offset": "0x104",
              "size": 32,
              "description": "Message Buffer 8 ID Register"
            },
            "WORD08": {
              "offset": "0x108",
              "size": 32,
              "description": "Message Buffer 8 WORD0 Register"
            },
            "WORD18": {
              "offset": "0x10C",
              "size": 32,
              "description": "Message Buffer 8 WORD1 Register"
            },
            "CS9": {
              "offset": "0x110",
              "size": 32,
              "description": "Message Buffer 9 CS Register"
            },
            "ID9": {
              "offset": "0x114",
              "size": 32,
              "description": "Message Buffer 9 ID Register"
            },
            "WORD09": {
              "offset": "0x118",
              "size": 32,
              "description": "Message Buffer 9 WORD0 Register"
            },
            "WORD19": {
              "offset": "0x11C",
              "size": 32,
              "description": "Message Buffer 9 WORD1 Register"
            },
            "CS10": {
              "offset": "0x120",
              "size": 32,
              "description": "Message Buffer 10 CS Register"
            },
            "ID10": {
              "offset": "0x124",
              "size": 32,
              "description": "Message Buffer 10 ID Register"
            },
            "WORD010": {
              "offset": "0x128",
              "size": 32,
              "description": "Message Buffer 10 WORD0 Register"
            },
            "WORD110": {
              "offset": "0x12C",
              "size": 32,
              "description": "Message Buffer 10 WORD1 Register"
            },
            "CS11": {
              "offset": "0x130",
              "size": 32,
              "description": "Message Buffer 11 CS Register"
            },
            "ID11": {
              "offset": "0x134",
              "size": 32,
              "description": "Message Buffer 11 ID Register"
            },
            "WORD011": {
              "offset": "0x138",
              "size": 32,
              "description": "Message Buffer 11 WORD0 Register"
            },
            "WORD111": {
              "offset": "0x13C",
              "size": 32,
              "description": "Message Buffer 11 WORD1 Register"
            },
            "CS12": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Buffer 12 CS Register"
            },
            "ID12": {
              "offset": "0x144",
              "size": 32,
              "description": "Message Buffer 12 ID Register"
            },
            "WORD012": {
              "offset": "0x148",
              "size": 32,
              "description": "Message Buffer 12 WORD0 Register"
            },
            "WORD112": {
              "offset": "0x14C",
              "size": 32,
              "description": "Message Buffer 12 WORD1 Register"
            },
            "CS13": {
              "offset": "0x150",
              "size": 32,
              "description": "Message Buffer 13 CS Register"
            },
            "ID13": {
              "offset": "0x154",
              "size": 32,
              "description": "Message Buffer 13 ID Register"
            },
            "WORD013": {
              "offset": "0x158",
              "size": 32,
              "description": "Message Buffer 13 WORD0 Register"
            },
            "WORD113": {
              "offset": "0x15C",
              "size": 32,
              "description": "Message Buffer 13 WORD1 Register"
            },
            "CS14": {
              "offset": "0x160",
              "size": 32,
              "description": "Message Buffer 14 CS Register"
            },
            "ID14": {
              "offset": "0x164",
              "size": 32,
              "description": "Message Buffer 14 ID Register"
            },
            "WORD014": {
              "offset": "0x168",
              "size": 32,
              "description": "Message Buffer 14 WORD0 Register"
            },
            "WORD114": {
              "offset": "0x16C",
              "size": 32,
              "description": "Message Buffer 14 WORD1 Register"
            },
            "CS15": {
              "offset": "0x170",
              "size": 32,
              "description": "Message Buffer 15 CS Register"
            },
            "ID15": {
              "offset": "0x174",
              "size": 32,
              "description": "Message Buffer 15 ID Register"
            },
            "WORD015": {
              "offset": "0x178",
              "size": 32,
              "description": "Message Buffer 15 WORD0 Register"
            },
            "WORD115": {
              "offset": "0x17C",
              "size": 32,
              "description": "Message Buffer 15 WORD1 Register"
            },
            "RXIMR%s": {
              "offset": "0x880",
              "size": 32,
              "description": "Rx Individual Mask Registers"
            }
          },
          "bits": {
            "MCR": {
              "MAXMB": {
                "bit": 0,
                "description": "Number of the Last Message Buffer",
                "width": 7
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available"
              },
              "IDAM": {
                "bit": 8,
                "description": "ID Acceptance Mode",
                "width": 2
              },
              "AEN": {
                "bit": 12,
                "description": "Abort Enable"
              },
              "LPRIOEN": {
                "bit": 13,
                "description": "Local Priority Enable"
              },
              "IRMQ": {
                "bit": 16,
                "description": "Individual Rx Masking and Queue Enable"
              },
              "SRXDIS": {
                "bit": 17,
                "description": "Self Reception Disable"
              },
              "LPMACK": {
                "bit": 20,
                "description": "Low Power Mode Acknowledge"
              },
              "WRNEN": {
                "bit": 21,
                "description": "Warning Interrupt Enable"
              },
              "SLFWAK": {
                "bit": 22,
                "description": "Self Wake Up"
              },
              "SUPV": {
                "bit": 23,
                "description": "Supervisor Mode"
              },
              "FRZACK": {
                "bit": 24,
                "description": "Freeze Mode Acknowledge"
              },
              "SOFTRST": {
                "bit": 25,
                "description": "Soft Reset"
              },
              "WAKMSK": {
                "bit": 26,
                "description": "Wake Up Interrupt Mask"
              },
              "NOTRDY": {
                "bit": 27,
                "description": "FlexCAN Not Ready"
              },
              "HALT": {
                "bit": 28,
                "description": "Halt FlexCAN"
              },
              "RFEN": {
                "bit": 29,
                "description": "Rx FIFO Enable"
              },
              "FRZ": {
                "bit": 30,
                "description": "Freeze Enable"
              },
              "MDIS": {
                "bit": 31,
                "description": "Module Disable"
              }
            },
            "CTRL1": {
              "PROPSEG": {
                "bit": 0,
                "description": "Propagation Segment",
                "width": 3
              },
              "LOM": {
                "bit": 3,
                "description": "Listen-Only Mode"
              },
              "LBUF": {
                "bit": 4,
                "description": "Lowest Buffer Transmitted First"
              },
              "TSYN": {
                "bit": 5,
                "description": "Timer Sync"
              },
              "BOFFREC": {
                "bit": 6,
                "description": "Bus Off Recovery"
              },
              "SMP": {
                "bit": 7,
                "description": "CAN Bit Sampling"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 2
              },
              "RWRNMSK": {
                "bit": 10,
                "description": "Rx Warning Interrupt Mask"
              },
              "TWRNMSK": {
                "bit": 11,
                "description": "Tx Warning Interrupt Mask"
              },
              "LPB": {
                "bit": 12,
                "description": "Loop Back Mode"
              },
              "CLKSRC": {
                "bit": 13,
                "description": "CAN Engine Clock Source"
              },
              "ERRMSK": {
                "bit": 14,
                "description": "Error Mask"
              },
              "BOFFMSK": {
                "bit": 15,
                "description": "Bus Off Mask"
              },
              "PSEG2": {
                "bit": 16,
                "description": "Phase Segment 2",
                "width": 3
              },
              "PSEG1": {
                "bit": 19,
                "description": "Phase Segment 1",
                "width": 3
              },
              "RJW": {
                "bit": 22,
                "description": "Resync Jump Width",
                "width": 2
              },
              "PRESDIV": {
                "bit": 24,
                "description": "Prescaler Division Factor",
                "width": 8
              }
            },
            "TIMER": {
              "TIMER": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "RXMGMASK": {
              "MG": {
                "bit": 0,
                "description": "Rx Mailboxes Global Mask Bits",
                "width": 32
              }
            },
            "RX14MASK": {
              "RX14M": {
                "bit": 0,
                "description": "Rx Buffer 14 Mask Bits",
                "width": 32
              }
            },
            "RX15MASK": {
              "RX15M": {
                "bit": 0,
                "description": "Rx Buffer 15 Mask Bits",
                "width": 32
              }
            },
            "ECR": {
              "TXERRCNT": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              },
              "RXERRCNT": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "ESR1": {
              "WAKINT": {
                "bit": 0,
                "description": "Wake-Up Interrupt"
              },
              "ERRINT": {
                "bit": 1,
                "description": "Error Interrupt"
              },
              "BOFFINT": {
                "bit": 2,
                "description": "'Bus Off' Interrupt"
              },
              "RX": {
                "bit": 3,
                "description": "FlexCAN in Reception"
              },
              "FLTCONF": {
                "bit": 4,
                "description": "Fault Confinement State",
                "width": 2
              },
              "TX": {
                "bit": 6,
                "description": "FlexCAN in Transmission"
              },
              "IDLE": {
                "bit": 7,
                "description": "no description available"
              },
              "RXWRN": {
                "bit": 8,
                "description": "Rx Error Warning"
              },
              "TXWRN": {
                "bit": 9,
                "description": "TX Error Warning"
              },
              "STFERR": {
                "bit": 10,
                "description": "Stuffing Error"
              },
              "FRMERR": {
                "bit": 11,
                "description": "Form Error"
              },
              "CRCERR": {
                "bit": 12,
                "description": "Cyclic Redundancy Check Error"
              },
              "ACKERR": {
                "bit": 13,
                "description": "Acknowledge Error"
              },
              "BIT0ERR": {
                "bit": 14,
                "description": "Bit0 Error"
              },
              "BIT1ERR": {
                "bit": 15,
                "description": "Bit1 Error"
              },
              "RWRNINT": {
                "bit": 16,
                "description": "Rx Warning Interrupt Flag"
              },
              "TWRNINT": {
                "bit": 17,
                "description": "Tx Warning Interrupt Flag"
              },
              "SYNCH": {
                "bit": 18,
                "description": "CAN Synchronization Status"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 13
              }
            },
            "IMASK2": {
              "BUFHM": {
                "bit": 0,
                "description": "Buffer MBi Mask",
                "width": 32
              }
            },
            "IMASK1": {
              "BUFLM": {
                "bit": 0,
                "description": "Buffer MBi Mask",
                "width": 32
              }
            },
            "IFLAG2": {
              "BUFHI": {
                "bit": 0,
                "description": "Buffer MBi Interrupt",
                "width": 32
              }
            },
            "IFLAG1": {
              "BUF4TO0I": {
                "bit": 0,
                "description": "Buffer MBi Interrupt or \"reserved\"",
                "width": 5
              },
              "BUF5I": {
                "bit": 5,
                "description": "Buffer MB5 Interrupt or \"Frames available in Rx FIFO\""
              },
              "BUF6I": {
                "bit": 6,
                "description": "Buffer MB6 Interrupt or \"Rx FIFO Warning\""
              },
              "BUF7I": {
                "bit": 7,
                "description": "Buffer MB7 Interrupt or \"Rx FIFO Overflow\""
              },
              "BUF31TO8I": {
                "bit": 8,
                "description": "Buffer MBi Interrupt",
                "width": 24
              }
            },
            "CTRL2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "EACEN": {
                "bit": 16,
                "description": "Entire Frame Arbitration Field Comparison Enable for Rx Mailboxes"
              },
              "RRS": {
                "bit": 17,
                "description": "Remote Request Storing"
              },
              "MRP": {
                "bit": 18,
                "description": "Mailboxes Reception Priority"
              },
              "TASD": {
                "bit": 19,
                "description": "Tx Arbitration Start Delay",
                "width": 5
              },
              "RFFN": {
                "bit": 24,
                "description": "Number of Rx FIFO Filters",
                "width": 4
              },
              "WRMFRZ": {
                "bit": 28,
                "description": "Write-Access to Memory in Freeze mode"
              }
            },
            "ESR2": {
              "RESERVED": {
                "bit": 23,
                "description": "no description available",
                "width": 9
              },
              "IMB": {
                "bit": 13,
                "description": "Inactive Mailbox"
              },
              "VPS": {
                "bit": 14,
                "description": "Valid Priority Status"
              },
              "LPTM": {
                "bit": 16,
                "description": "Lowest Priority Tx Mailbox",
                "width": 7
              }
            },
            "CRCR": {
              "TXCRC": {
                "bit": 0,
                "description": "CRC Transmitted",
                "width": 15
              },
              "RESERVED": {
                "bit": 23,
                "description": "no description available",
                "width": 9
              },
              "MBCRC": {
                "bit": 16,
                "description": "CRC Mailbox",
                "width": 7
              }
            },
            "RXFGMASK": {
              "FGM": {
                "bit": 0,
                "description": "Rx FIFO Global Mask Bits",
                "width": 32
              }
            },
            "RXFIR": {
              "IDHIT": {
                "bit": 0,
                "description": "Identifier Acceptance Filter Hit Indicator",
                "width": 9
              },
              "RESERVED": {
                "bit": 9,
                "description": "no description available",
                "width": 23
              }
            },
            "CS0": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID0": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD00": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD10": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS1": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID1": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD01": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD11": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS2": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID2": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD02": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD12": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS3": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID3": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD03": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD13": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS4": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID4": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD04": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD14": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS5": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID5": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD05": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD15": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS6": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID6": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD06": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD16": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS7": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID7": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD07": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD17": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS8": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID8": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD08": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD18": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS9": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID9": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD09": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD19": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS10": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID10": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD010": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD110": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS11": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID11": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD011": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD111": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS12": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID12": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD012": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD112": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS13": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID13": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD013": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD113": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS14": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID14": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD014": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD114": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS15": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID15": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD015": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD115": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "RXIMR%s": {
              "MI": {
                "bit": 0,
                "description": "Individual Mask Bits",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 26
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 27
            },
            {
              "name": "SPI2",
              "base": "0x400AC000",
              "irq": 28
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "DSPI Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "DSPI Transfer Count Register"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "DSPI Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "DSPI Clock and Transfer Attributes Register (In Master Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DSPI Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DSPI DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "DSPI PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "DSPI PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "DSPI POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "DSPI Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "DSPI Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "RESERVED": {
                "bit": 22,
                "description": "no description available",
                "width": 2
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "no description available"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 6
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "PCSSE": {
                "bit": 25,
                "description": "Peripheral Chip Select Strobe Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Timing Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "DSPI Configuration",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR_SLAVE": {
              "RESERVED": {
                "bit": 23,
                "description": "no description available",
                "width": 2
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 5
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available"
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RESERVED": {
                "bit": 30,
                "description": "no description available"
              },
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select."
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "DSPI Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 2
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter."
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select.",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x4002F000",
              "irq": 35
            },
            {
              "name": "I2S1",
              "base": "0x400AF000",
              "irq": 104
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SAI Transmit Control Register"
            },
            "TCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SAI Transmit Configuration 1 Register"
            },
            "TCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SAI Transmit Configuration 2 Register"
            },
            "TCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "SAI Transmit Configuration 3 Register"
            },
            "TCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "SAI Transmit Configuration 4 Register"
            },
            "TCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "SAI Transmit Configuration 5 Register"
            },
            "TDR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "SAI Transmit Data Register"
            },
            "TFR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "SAI Transmit FIFO Register"
            },
            "TMR": {
              "offset": "0x60",
              "size": 32,
              "description": "SAI Transmit Mask Register"
            },
            "RCSR": {
              "offset": "0x80",
              "size": 32,
              "description": "SAI Receive Control Register"
            },
            "RCR1": {
              "offset": "0x84",
              "size": 32,
              "description": "SAI Receive Configuration 1 Register"
            },
            "RCR2": {
              "offset": "0x88",
              "size": 32,
              "description": "SAI Receive Configuration 2 Register"
            },
            "RCR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "SAI Receive Configuration 3 Register"
            },
            "RCR4": {
              "offset": "0x90",
              "size": 32,
              "description": "SAI Receive Configuration 4 Register"
            },
            "RCR5": {
              "offset": "0x94",
              "size": 32,
              "description": "SAI Receive Configuration 5 Register"
            },
            "RDR%s": {
              "offset": "0xA0",
              "size": 32,
              "description": "SAI Receive Data Register"
            },
            "RFR%s": {
              "offset": "0xC0",
              "size": 32,
              "description": "SAI Receive FIFO Register"
            },
            "RMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SAI Receive Mask Register"
            },
            "MCR": {
              "offset": "0x100",
              "size": 32,
              "description": "SAI MCLK Control Register"
            },
            "MDR": {
              "offset": "0x104",
              "size": 32,
              "description": "MCLK Divide Register"
            }
          },
          "bits": {
            "TCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO request DMA enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO warning DMA enable"
              },
              "RESERVED": {
                "bit": 26,
                "description": "no description available",
                "width": 2
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO request interrupt enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO warning interrupt enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO error interrupt enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync error interrupt enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word start interrupt enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO request flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO warning flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO error flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync error flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word start flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop enable"
              },
              "TE": {
                "bit": 31,
                "description": "Transmitter enable"
              }
            },
            "TCR1": {
              "TFW": {
                "bit": 0,
                "description": "Transmit FIFO watermark",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "TCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit clock divide",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 16
              },
              "BCD": {
                "bit": 24,
                "description": "Bit clock direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit clock polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "TCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word flag configuration",
                "width": 5
              },
              "RESERVED": {
                "bit": 18,
                "description": "no description available",
                "width": 14
              },
              "TCE": {
                "bit": 16,
                "description": "Transmit channel enable",
                "width": 2
              }
            },
            "TCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame sync direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame sync polarity"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "FSE": {
                "bit": 3,
                "description": "Frame sync early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB first"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size",
                "width": 5
              }
            },
            "TCR5": {
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "FBT": {
                "bit": 8,
                "description": "First bit shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N width",
                "width": 5
              }
            },
            "TDR%s": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data register",
                "width": 32
              }
            },
            "TFR%s": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO pointer",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO pointer",
                "width": 4
              }
            },
            "TMR": {
              "TWM": {
                "bit": 0,
                "description": "Transmit word mask",
                "width": 32
              }
            },
            "RCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO request DMA enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO warning DMA enable"
              },
              "RESERVED": {
                "bit": 26,
                "description": "no description available",
                "width": 2
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO request interrupt enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO warning interrupt enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO error interrupt enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync error interrupt enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word start interrupt enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO request flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO warning flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO error flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync error flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word start flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop enable"
              },
              "RE": {
                "bit": 31,
                "description": "Receiver enable"
              }
            },
            "RCR1": {
              "RFW": {
                "bit": 0,
                "description": "Receive FIFO watermark",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "RCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit clock divide",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 16
              },
              "BCD": {
                "bit": 24,
                "description": "Bit clock direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit clock polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "RCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word flag configuration",
                "width": 5
              },
              "RESERVED": {
                "bit": 18,
                "description": "no description available",
                "width": 14
              },
              "RCE": {
                "bit": 16,
                "description": "Receive channel enable",
                "width": 2
              }
            },
            "RCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame sync direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame sync polarity"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "FSE": {
                "bit": 3,
                "description": "Frame sync early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB first"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size",
                "width": 5
              }
            },
            "RCR5": {
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "FBT": {
                "bit": 8,
                "description": "First bit shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N width",
                "width": 5
              }
            },
            "RDR%s": {
              "RDR": {
                "bit": 0,
                "description": "Receive data register",
                "width": 32
              }
            },
            "RFR%s": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO pointer",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO pointer",
                "width": 4
              }
            },
            "RMR": {
              "RWM": {
                "bit": 0,
                "description": "Receive word mask",
                "width": 32
              }
            },
            "MCR": {
              "RESERVED": {
                "bit": 26,
                "description": "no description available",
                "width": 4
              },
              "MICS": {
                "bit": 24,
                "description": "MCLK Input Clock Select",
                "width": 2
              },
              "MOE": {
                "bit": 30,
                "description": "MCLK Output Enable"
              },
              "DUF": {
                "bit": 31,
                "description": "Divider Update Flag"
              }
            },
            "MDR": {
              "DIVIDE": {
                "bit": 0,
                "description": "MCLK Divide",
                "width": 12
              },
              "FRACT": {
                "bit": 12,
                "description": "MCLK Fraction",
                "width": 8
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "CRCLL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_CRCLL register."
            },
            "CRC": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data Register"
            },
            "CRCL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_CRCL register."
            },
            "CRCLU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_CRCLU register."
            },
            "CRCHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_CRCHL register."
            },
            "CRCH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_CRCH register."
            },
            "CRCHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_CRCHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial Register"
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control Register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "CRCLL": {
              "CRCLL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRC": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "CRCL": {
              "CRCL": {
                "bit": 0,
                "description": "CRCL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "CRCLU": {
              "CRCLU": {
                "bit": 0,
                "description": "CRCLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCHL": {
              "CRCHL": {
                "bit": 0,
                "description": "CRCHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCH": {
              "CRCH": {
                "bit": 0,
                "description": "CRCH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "CRCHU": {
              "CRCHU": {
                "bit": 0,
                "description": "CRCHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low polynominal half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High polynominal half-word",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "TCRC": {
                "bit": 24,
                "description": "no description available"
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC data register as seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read of CRC data register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type of Transpose for Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type of Transpose for Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBHS",
              "base": "0x40034000",
              "irq": 96
            },
            {
              "name": "USBDCD",
              "base": "0x40035000",
              "irq": 74
            },
            {
              "name": "USB0",
              "base": "0x40072000",
              "irq": 73
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Identification Register"
            },
            "HWGENERAL": {
              "offset": "0x04",
              "size": 32,
              "description": "General Hardware Parameters Register"
            },
            "HWHOST": {
              "offset": "0x08",
              "size": 32,
              "description": "Host Hardware Parameters Register"
            },
            "HWDEVICE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Device Hardware Parameters Register"
            },
            "HWTXBUF": {
              "offset": "0x10",
              "size": 32,
              "description": "Transmit Buffer Hardware Parameters Register"
            },
            "HWRXBUF": {
              "offset": "0x14",
              "size": 32,
              "description": "Receive Buffer Hardware Parameters Register"
            },
            "GPTIMER%sLD": {
              "offset": "0x80",
              "size": 32,
              "description": "General Purpose Timer n Load Register"
            },
            "GPTIMER%sCTL": {
              "offset": "0x84",
              "size": 32,
              "description": "General Purpose Timer n Control Register"
            },
            "USB_SBUSCFG": {
              "offset": "0x90",
              "size": 32,
              "description": "System Bus Interface Configuration Register"
            },
            "HCIVERSION": {
              "offset": "0x100",
              "size": 32,
              "description": "Host Controller Interface Version and Capability Registers Length Register"
            },
            "HCSPARAMS": {
              "offset": "0x104",
              "size": 32,
              "description": "Host Controller Structural Parameters Register"
            },
            "HCCPARAMS": {
              "offset": "0x108",
              "size": 32,
              "description": "Host Controller Capability Parameters Register"
            },
            "DCIVERSION": {
              "offset": "0x122",
              "size": 16,
              "description": "Device Controller Interface Version"
            },
            "DCCPARAMS": {
              "offset": "0x124",
              "size": 32,
              "description": "Device Controller Capability Parameters"
            },
            "USBCMD": {
              "offset": "0x140",
              "size": 32,
              "description": "USB Command Register"
            },
            "USBSTS": {
              "offset": "0x144",
              "size": 32,
              "description": "USB Status Register"
            },
            "USBINTR": {
              "offset": "0x148",
              "size": 32,
              "description": "USB Interrupt Enable Register"
            },
            "FRINDEX": {
              "offset": "0x14C",
              "size": 32,
              "description": "Frame Index Register"
            },
            "PERIODICLISTBASE": {
              "offset": "0x154",
              "size": 32,
              "description": "Periodic Frame List Base Address Register"
            },
            "DEVICEADDR": {
              "offset": "0x154",
              "size": 32,
              "description": "Device Address Register"
            },
            "ASYNCLISTADDR": {
              "offset": "0x158",
              "size": 32,
              "description": "Current Asynchronous List Address Register"
            },
            "EPLISTADDR": {
              "offset": "0x158",
              "size": 32,
              "description": "Endpoint List Address Register"
            },
            "TTCTRL": {
              "offset": "0x15C",
              "size": 32,
              "description": "Host TT Asynchronous Buffer Control"
            },
            "BURSTSIZE": {
              "offset": "0x160",
              "size": 32,
              "description": "Master Interface Data Burst Size Register"
            },
            "TXFILLTUNING": {
              "offset": "0x164",
              "size": 32,
              "description": "Transmit FIFO Tuning Control Register"
            },
            "ULPI_VIEWPORT": {
              "offset": "0x170",
              "size": 32,
              "description": "ULPI Register Access"
            },
            "ENDPTNAK": {
              "offset": "0x178",
              "size": 32,
              "description": "Endpoint NAK Register"
            },
            "ENDPTNAKEN": {
              "offset": "0x17C",
              "size": 32,
              "description": "Endpoint NAK Enable Register"
            },
            "CONFIGFLAG": {
              "offset": "0x180",
              "size": 32,
              "description": "Configure Flag Register"
            },
            "PORTSC1": {
              "offset": "0x184",
              "size": 32,
              "description": "Port Status and Control Registers"
            },
            "OTGSC": {
              "offset": "0x1A4",
              "size": 32,
              "description": "On-the-Go Status and Control Register"
            },
            "USBMODE": {
              "offset": "0x1A8",
              "size": 32,
              "description": "USB Mode Register"
            },
            "EPSETUPSR": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Endpoint Setup Status Register"
            },
            "EPPRIME": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Endpoint Initialization Register"
            },
            "EPFLUSH": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Endpoint Flush Register"
            },
            "EPSR": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Endpoint Status Register"
            },
            "EPCOMPLETE": {
              "offset": "0x1BC",
              "size": 32,
              "description": "Endpoint Complete Register"
            },
            "EPCR0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Endpoint Control Register 0"
            },
            "EPCR%s": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Endpoint Control Register n"
            },
            "USBGENCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "USB General Control Register"
            }
          },
          "bits": {
            "ID": {
              "ID": {
                "bit": 0,
                "description": "Configuration number",
                "width": 6
              },
              "RESERVED": {
                "bit": 14,
                "description": "Reserved",
                "width": 2
              },
              "NID": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              },
              "TAG": {
                "bit": 16,
                "description": "Tag",
                "width": 5
              },
              "REVISION": {
                "bit": 21,
                "description": "Revision",
                "width": 4
              },
              "VERSION": {
                "bit": 25,
                "description": "Version",
                "width": 4
              },
              "VERSIONID": {
                "bit": 29,
                "description": "Version ID",
                "width": 3
              }
            },
            "HWGENERAL": {
              "RESERVED": {
                "bit": 11,
                "description": "Reserved",
                "width": 21
              },
              "PHYM": {
                "bit": 6,
                "description": "PHY Mode",
                "width": 3
              },
              "SM": {
                "bit": 9,
                "description": "Serial mode",
                "width": 2
              }
            },
            "HWHOST": {
              "HC": {
                "bit": 0,
                "description": "Host Capable"
              },
              "NPORT": {
                "bit": 1,
                "description": "Number of Ports",
                "width": 3
              },
              "RESERVED": {
                "bit": 4,
                "description": "Reserved",
                "width": 12
              },
              "TTASY": {
                "bit": 16,
                "description": "Transaction translator contexts.",
                "width": 8
              },
              "TTPER": {
                "bit": 24,
                "description": "Transaction translator periodic contexts.",
                "width": 8
              }
            },
            "HWDEVICE": {
              "DC": {
                "bit": 0,
                "description": "Device Capable"
              },
              "DEVEP": {
                "bit": 1,
                "description": "Device endpoints.",
                "width": 5
              },
              "RESERVED": {
                "bit": 6,
                "description": "Reserved",
                "width": 26
              }
            },
            "HWTXBUF": {
              "TXBURST": {
                "bit": 0,
                "description": "Transmit Burst.",
                "width": 8
              },
              "TXADD": {
                "bit": 8,
                "description": "Transmit Address.",
                "width": 8
              },
              "TXCHANADD": {
                "bit": 16,
                "description": "Transmit Channel Address",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "Reserved",
                "width": 7
              },
              "TXLC": {
                "bit": 31,
                "description": "Transmit local Context Registers"
              }
            },
            "HWRXBUF": {
              "RXBURST": {
                "bit": 0,
                "description": "Receive Burst.",
                "width": 8
              },
              "RXADD": {
                "bit": 8,
                "description": "Receive Address.",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "GPTIMER%sLD": {
              "GPTLD": {
                "bit": 0,
                "description": "no description available",
                "width": 24
              },
              "RESERVED": {
                "bit": 24,
                "description": "Reserved",
                "width": 8
              }
            },
            "GPTIMER%sCTL": {
              "GPTCNT": {
                "bit": 0,
                "description": "Timer Count",
                "width": 24
              },
              "MODE": {
                "bit": 24,
                "description": "Timer Mode"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 5
              },
              "RST": {
                "bit": 30,
                "description": "Timer Reset"
              },
              "RUN": {
                "bit": 31,
                "description": "Timer Run"
              }
            },
            "USB_SBUSCFG": {
              "BURSTMODE": {
                "bit": 0,
                "description": "Burst mode",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "Reserved",
                "width": 29
              }
            },
            "HCIVERSION": {
              "CAPLENGTH": {
                "bit": 0,
                "description": "Capability registers length",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "Reserved",
                "width": 8
              },
              "HCIVERSION": {
                "bit": 16,
                "description": "EHCI revision number",
                "width": 16
              }
            },
            "HCSPARAMS": {
              "N_PORTS": {
                "bit": 0,
                "description": "Number of Ports",
                "width": 4
              },
              "PPC": {
                "bit": 4,
                "description": "Power Port Control"
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "N_PCC": {
                "bit": 8,
                "description": "Number Ports per CC",
                "width": 4
              },
              "N_CC": {
                "bit": 12,
                "description": "Number of Companion Controllers",
                "width": 4
              },
              "PI": {
                "bit": 16,
                "description": "Port Indicators"
              },
              "N_PTT": {
                "bit": 20,
                "description": "Ports per Transaction Translator",
                "width": 4
              },
              "N_TT": {
                "bit": 24,
                "description": "Number of Transaction Translators.",
                "width": 4
              }
            },
            "HCCPARAMS": {
              "ADC": {
                "bit": 0,
                "description": "64-bit addressing capability."
              },
              "PFL": {
                "bit": 1,
                "description": "Programmable Frame List flag"
              },
              "ASP": {
                "bit": 2,
                "description": "Asynchronous Schedule Park capability"
              },
              "RESERVED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              },
              "IST": {
                "bit": 4,
                "description": "Isochronous Scheduling Threshold",
                "width": 4
              },
              "EECP": {
                "bit": 8,
                "description": "EHCI Extended Capabilities Pointer",
                "width": 8
              }
            },
            "DCIVERSION": {
              "DCIVERSION": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "DCCPARAMS": {
              "DEN": {
                "bit": 0,
                "description": "Device Endpoint Number",
                "width": 5
              },
              "RESERVED": {
                "bit": 9,
                "description": "Reserved",
                "width": 23
              },
              "DC": {
                "bit": 7,
                "description": "Device Capable"
              },
              "HC": {
                "bit": 8,
                "description": "Host Capable"
              }
            },
            "USBCMD": {
              "RS": {
                "bit": 0,
                "description": "Run/Stop"
              },
              "RST": {
                "bit": 1,
                "description": "Controller Reset"
              },
              "FS": {
                "bit": 2,
                "description": "Frame list Size",
                "width": 2
              },
              "PSE": {
                "bit": 4,
                "description": "Periodic Schedule Enable"
              },
              "ASE": {
                "bit": 5,
                "description": "Asynchronous Schedule Enable"
              },
              "IAA": {
                "bit": 6,
                "description": "Interrupt on Async Advance doorbell"
              },
              "RESERVED": {
                "bit": 24,
                "description": "Reserved",
                "width": 8
              },
              "ASP": {
                "bit": 8,
                "description": "Asynchronous Schedule Park mode count",
                "width": 2
              },
              "ASPE": {
                "bit": 11,
                "description": "Asynchronous Schedule Park mode Enable"
              },
              "SUTW": {
                "bit": 13,
                "description": "Setup TripWire"
              },
              "ATDTW": {
                "bit": 14,
                "description": "Add dTD TripWire"
              },
              "FS2": {
                "bit": 15,
                "description": "Frame list Size 2"
              },
              "ITC": {
                "bit": 16,
                "description": "Interrupt Threshold Control",
                "width": 8
              }
            },
            "USBSTS": {
              "UI": {
                "bit": 0,
                "description": "USB Interrupt (USBINT)"
              },
              "UEI": {
                "bit": 1,
                "description": "USB Error Interrupt"
              },
              "PCI": {
                "bit": 2,
                "description": "Port Change detect"
              },
              "FRI": {
                "bit": 3,
                "description": "Frame-list Rollover"
              },
              "SEI": {
                "bit": 4,
                "description": "System Error"
              },
              "AAI": {
                "bit": 5,
                "description": "Interrupt on Async Advance"
              },
              "URI": {
                "bit": 6,
                "description": "USB Reset received"
              },
              "SRI": {
                "bit": 7,
                "description": "SOF Received"
              },
              "SLI": {
                "bit": 8,
                "description": "Device-controller suspend"
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "ULPII": {
                "bit": 10,
                "description": "ULPI Interrupt"
              },
              "HCH": {
                "bit": 12,
                "description": "Host Controller Halted"
              },
              "RCL": {
                "bit": 13,
                "description": "Reclamation"
              },
              "PS": {
                "bit": 14,
                "description": "Periodic schedule Status"
              },
              "AS": {
                "bit": 15,
                "description": "Asynchronous schedule Status"
              },
              "NAKI": {
                "bit": 16,
                "description": "NAK Interrupt"
              },
              "UAI": {
                "bit": 18,
                "description": "USB host Asynchronous Interrupt"
              },
              "UPI": {
                "bit": 19,
                "description": "USB host Periodic Interrupt"
              },
              "TI0": {
                "bit": 24,
                "description": "General purpose Timer 0 Interrupt"
              },
              "TI1": {
                "bit": 25,
                "description": "General purpose Timer 1 Interrupt"
              }
            },
            "USBINTR": {
              "UE": {
                "bit": 0,
                "description": "USB interrupt Enable"
              },
              "UEE": {
                "bit": 1,
                "description": "USB Error interrupt Enable"
              },
              "PCE": {
                "bit": 2,
                "description": "Port Change detect Enable"
              },
              "FRE": {
                "bit": 3,
                "description": "Frame list Rollover Enable"
              },
              "SEE": {
                "bit": 4,
                "description": "System Error Enable"
              },
              "AAE": {
                "bit": 5,
                "description": "Interrupt on Async advance Enable"
              },
              "URE": {
                "bit": 6,
                "description": "USB-Reset Enable"
              },
              "SRE": {
                "bit": 7,
                "description": "SOF-Received Enable"
              },
              "SLE": {
                "bit": 8,
                "description": "Sleep (DC suspend) Enable"
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "ULPIE": {
                "bit": 10,
                "description": "ULPI Enable"
              },
              "NAKE": {
                "bit": 16,
                "description": "NAK Interrupt Enable"
              },
              "UAIE": {
                "bit": 18,
                "description": "USB host Asynchronous Interrupt Enable"
              },
              "UPIE": {
                "bit": 19,
                "description": "USB host Periodic Interrupt Enable"
              },
              "TIE0": {
                "bit": 24,
                "description": "General purpose Timer 0 Interrupt Enable"
              },
              "TIE1": {
                "bit": 25,
                "description": "General purpose Timer 1 Interrupt Enable"
              }
            },
            "FRINDEX": {
              "FRINDEX": {
                "bit": 0,
                "description": "Frame Index",
                "width": 14
              },
              "Reerved": {
                "bit": 14,
                "description": "Reserved",
                "width": 18
              }
            },
            "PERIODICLISTBASE": {
              "RESERVED": {
                "bit": 0,
                "description": "Reserved",
                "width": 12
              },
              "PERBASE": {
                "bit": 12,
                "description": "Base address",
                "width": 20
              }
            },
            "DEVICEADDR": {
              "RESERVED": {
                "bit": 0,
                "description": "Reserved",
                "width": 24
              },
              "USBADRA": {
                "bit": 24,
                "description": "Device Address Advance"
              },
              "USBADR": {
                "bit": 25,
                "description": "Device Address",
                "width": 7
              }
            },
            "ASYNCLISTADDR": {
              "RESERVED": {
                "bit": 0,
                "description": "Reserved",
                "width": 5
              },
              "ASYBASE": {
                "bit": 5,
                "description": "Link pointer low (LPL)",
                "width": 27
              }
            },
            "EPLISTADDR": {
              "RESERVED": {
                "bit": 0,
                "description": "Reserved",
                "width": 11
              },
              "EPBASE": {
                "bit": 11,
                "description": "Endpoint list address",
                "width": 21
              }
            },
            "TTCTRL": {
              "RESERVED": {
                "bit": 0,
                "description": "Reserved",
                "width": 24
              },
              "TTHA": {
                "bit": 24,
                "description": "TT Hub Address",
                "width": 7
              },
              "Reerved": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "BURSTSIZE": {
              "RXPBURST": {
                "bit": 0,
                "description": "Programable RX Burst length",
                "width": 8
              },
              "TXPBURST": {
                "bit": 8,
                "description": "Programable TX Burst length",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "TXFILLTUNING": {
              "TXSCHOH": {
                "bit": 0,
                "description": "Scheduler Overhead",
                "width": 7
              },
              "RESERVED": {
                "bit": 22,
                "description": "Reserved",
                "width": 10
              },
              "TXSCHHEALTH": {
                "bit": 8,
                "description": "Scheduler Health counter",
                "width": 5
              },
              "TXFIFOTHRES": {
                "bit": 16,
                "description": "FIFO burst Threshold",
                "width": 6
              }
            },
            "ULPI_VIEWPORT": {
              "ULPI_DATWR": {
                "bit": 0,
                "description": "ULPI Data Write",
                "width": 8
              },
              "ULPI_DATRD": {
                "bit": 8,
                "description": "ULPI Data Read",
                "width": 8
              },
              "ULPI_ADDR": {
                "bit": 16,
                "description": "ULPI data Address",
                "width": 8
              },
              "ULPI_PORT": {
                "bit": 24,
                "description": "ULPI Port number",
                "width": 3
              },
              "ULPI_SS": {
                "bit": 27,
                "description": "ULPI Sync State"
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved"
              },
              "ULPI_RW": {
                "bit": 29,
                "description": "ULPI Read/Write"
              },
              "ULPI_RUN": {
                "bit": 30,
                "description": "ULPI Run"
              },
              "ULPI_WU": {
                "bit": 31,
                "description": "ULPI Wake-Up"
              }
            },
            "ENDPTNAK": {
              "EPRN": {
                "bit": 0,
                "description": "RX Endpoint NAK",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "Reserved",
                "width": 12
              },
              "EPTN": {
                "bit": 16,
                "description": "TX Endpoint NAK",
                "width": 4
              }
            },
            "ENDPTNAKEN": {
              "EPRNE": {
                "bit": 0,
                "description": "RX Endpoint NAK",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "Reserved",
                "width": 12
              },
              "EPTNE": {
                "bit": 16,
                "description": "TX Endpoint NAK",
                "width": 4
              }
            },
            "CONFIGFLAG": {
              "RESERVED": {
                "bit": 1,
                "description": "Reserved",
                "width": 31
              }
            },
            "PORTSC1": {
              "CCS": {
                "bit": 0,
                "description": "Current Connect Status"
              },
              "CSC": {
                "bit": 1,
                "description": "Connect Change Status"
              },
              "PE": {
                "bit": 2,
                "description": "Port Enabled/disabled"
              },
              "PEC": {
                "bit": 3,
                "description": "Port Enable/disable Change"
              },
              "OCA": {
                "bit": 4,
                "description": "Over-current active"
              },
              "OCC": {
                "bit": 5,
                "description": "Over-Current Change"
              },
              "FPR": {
                "bit": 6,
                "description": "Force Port Resume"
              },
              "SUSP": {
                "bit": 7,
                "description": "Suspend"
              },
              "PR": {
                "bit": 8,
                "description": "Port Reset"
              },
              "HSP": {
                "bit": 9,
                "description": "High Speed Port."
              },
              "LS": {
                "bit": 10,
                "description": "Line Status",
                "width": 2
              },
              "PP": {
                "bit": 12,
                "description": "Port Power"
              },
              "PO": {
                "bit": 13,
                "description": "Port Owner"
              },
              "PIC": {
                "bit": 14,
                "description": "Port Indicator Control",
                "width": 2
              },
              "PTC": {
                "bit": 16,
                "description": "Port Test Control",
                "width": 4
              },
              "WKCN": {
                "bit": 20,
                "description": "Wake on Connect enable"
              },
              "WKDS": {
                "bit": 21,
                "description": "Wake on Disconnect enable"
              },
              "WKOC": {
                "bit": 22,
                "description": "Wake on Over-Current enable"
              },
              "PHCD": {
                "bit": 23,
                "description": "PHY low power suspend"
              },
              "PFSC": {
                "bit": 24,
                "description": "Port force Full-Speed Connect"
              },
              "RESERVED": {
                "bit": 29,
                "description": "Reserved"
              },
              "PSPD": {
                "bit": 26,
                "description": "Port Speed",
                "width": 2
              },
              "PTS": {
                "bit": 30,
                "description": "Port Transceiver Select",
                "width": 2
              }
            },
            "OTGSC": {
              "VD": {
                "bit": 0,
                "description": "VBUS Discharge"
              },
              "VC": {
                "bit": 1,
                "description": "VBUS Charge"
              },
              "HAAR": {
                "bit": 2,
                "description": "Hardware Assist Auto-Reset"
              },
              "OT": {
                "bit": 3,
                "description": "OTG Termination"
              },
              "DP": {
                "bit": 4,
                "description": "Data Pulsing"
              },
              "IDPU": {
                "bit": 5,
                "description": "ID Pull-Up"
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "HABA": {
                "bit": 7,
                "description": "Hardware Assist B-Disconnect to A-connect"
              },
              "ID": {
                "bit": 8,
                "description": "USB ID"
              },
              "AVV": {
                "bit": 9,
                "description": "A VBus Valid"
              },
              "ASV": {
                "bit": 10,
                "description": "A Session Valid"
              },
              "BSV": {
                "bit": 11,
                "description": "B Session Valid"
              },
              "BSE": {
                "bit": 12,
                "description": "B Session End"
              },
              "MST": {
                "bit": 13,
                "description": "1 Milli-Second timer Toggle"
              },
              "DPS": {
                "bit": 14,
                "description": "Data bus Pulsing Status"
              },
              "IDIS": {
                "bit": 16,
                "description": "USB ID Interrupt Status"
              },
              "AVVIS": {
                "bit": 17,
                "description": "A VBUS Valid Interrupt Status"
              },
              "ASVIS": {
                "bit": 18,
                "description": "A Session Valid Interrupt Status"
              },
              "BSVIS": {
                "bit": 19,
                "description": "B Session Valid Interrupt Status"
              },
              "BSEIS": {
                "bit": 20,
                "description": "B Session End Interrupt Status"
              },
              "MSS": {
                "bit": 21,
                "description": "1 Milli-Second timer interrupt Status"
              },
              "DPIS": {
                "bit": 22,
                "description": "Data Pulse interrupt Status"
              },
              "IDIE": {
                "bit": 24,
                "description": "USB ID Interrupt Enable"
              },
              "AVVIE": {
                "bit": 25,
                "description": "A VBUS Valid Interrupt Enable"
              },
              "ASVIE": {
                "bit": 26,
                "description": "A Session Valid Interrupt Enable"
              },
              "BSVIE": {
                "bit": 27,
                "description": "B Session Valid Interrupt Enable"
              },
              "BSEIE": {
                "bit": 28,
                "description": "B Session End Interrupt Enable"
              },
              "MSE": {
                "bit": 29,
                "description": "1 Milli-Second timer interrupt Enable"
              },
              "DPIE": {
                "bit": 30,
                "description": "Data Pulse Interrupt Enable"
              }
            },
            "USBMODE": {
              "CM": {
                "bit": 0,
                "description": "Controller Mode",
                "width": 2
              },
              "ES": {
                "bit": 2,
                "description": "Endian Select"
              },
              "SLOM": {
                "bit": 3,
                "description": "Setup Lock-Out Mode"
              },
              "SDIS": {
                "bit": 4,
                "description": "Stream DISable"
              },
              "RESERVED": {
                "bit": 15,
                "description": "Reserved",
                "width": 17
              },
              "TXHSD": {
                "bit": 12,
                "description": "Tx to Tx HS Delay",
                "width": 3
              }
            },
            "EPSETUPSR": {
              "EPSETUPSTAT": {
                "bit": 0,
                "description": "Setup Endpoint Status",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "Reserved",
                "width": 28
              }
            },
            "EPPRIME": {
              "PERB": {
                "bit": 0,
                "description": "Prime Endpoint Receive Buffer",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "Reserved",
                "width": 12
              },
              "PETB": {
                "bit": 16,
                "description": "Prime Endpoint tTansmit Buffer",
                "width": 4
              }
            },
            "EPFLUSH": {
              "FERB": {
                "bit": 0,
                "description": "Flush Endpoint Receive Buffer",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "Reserved",
                "width": 12
              },
              "FETB": {
                "bit": 16,
                "description": "Flush Endpoint Transmit Buffer",
                "width": 4
              }
            },
            "EPSR": {
              "ERBR": {
                "bit": 0,
                "description": "Endpoint Receive Buffer Ready",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "Reserved",
                "width": 12
              },
              "ETBR": {
                "bit": 16,
                "description": "Endpoint Transmit Buffer Ready",
                "width": 4
              }
            },
            "EPCOMPLETE": {
              "ERCE": {
                "bit": 0,
                "description": "Endpoint Receive Complete Event",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "Reserved",
                "width": 12
              },
              "ETCE": {
                "bit": 16,
                "description": "Endpoint Transmit Complete Event",
                "width": 4
              }
            },
            "EPCR0": {
              "RXS": {
                "bit": 0,
                "description": "RX endpoint Stall"
              },
              "RESERVED": {
                "bit": 24,
                "description": "This register is not defined in the EHCI specification. Every device implements endpoint 0 as a control endpoint.",
                "width": 8
              },
              "RXT": {
                "bit": 2,
                "description": "RX endpoint Type",
                "width": 2
              },
              "RXE": {
                "bit": 7,
                "description": "RX endpoint Enable"
              },
              "TXS": {
                "bit": 16,
                "description": "TX Endpoint Stall"
              },
              "TXT": {
                "bit": 18,
                "description": "TX Endpoint Type",
                "width": 2
              },
              "TXE": {
                "bit": 23,
                "description": "TX Endpoint Enable"
              }
            },
            "EPCR%s": {
              "RXS": {
                "bit": 0,
                "description": "RX endpoint Stall"
              },
              "RXD": {
                "bit": 1,
                "description": "RX endpoint Data sink"
              },
              "RXT": {
                "bit": 2,
                "description": "RX endpoint Type",
                "width": 2
              },
              "RESERVED": {
                "bit": 24,
                "description": "Reserved",
                "width": 8
              },
              "RXI": {
                "bit": 5,
                "description": "RX data toggle Inhibit"
              },
              "RXR": {
                "bit": 6,
                "description": "RX data toggle Reset"
              },
              "RXE": {
                "bit": 7,
                "description": "RX endpoint Enable"
              },
              "TXS": {
                "bit": 16,
                "description": "TX endpoint Stall"
              },
              "TXD": {
                "bit": 17,
                "description": "TX endpoint Data source"
              },
              "TXT": {
                "bit": 18,
                "description": "TX endpoint Type",
                "width": 2
              },
              "TXI": {
                "bit": 21,
                "description": "TX data toggle Inhibit"
              },
              "TXR": {
                "bit": 22,
                "description": "TX data toggle Reset"
              },
              "TXE": {
                "bit": 23,
                "description": "TX endpoint Enable"
              }
            },
            "USBGENCTRL": {
              "WU_IE": {
                "bit": 0,
                "description": "Wakeup Interrupt Enable"
              },
              "WU_ULPI_EN": {
                "bit": 1,
                "description": "Wakeup on ULPI Interrupt Event"
              },
              "RESERVED": {
                "bit": 6,
                "description": "Reserved",
                "width": 26
              },
              "WU_INT_CLR": {
                "bit": 5,
                "description": "Wakeup Interrupt Clear"
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 72
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay Register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control Register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status Register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 Register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 Register"
            },
            "DACINTC%s": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control Register"
            },
            "DACINT%s": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n Register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable Register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay Register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable."
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus.",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "DACINTC%s": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 30
              }
            },
            "DACINT%s": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 68
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 85
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 30
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value Bits",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable Bit."
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable Bit."
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 30
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag."
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 31
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 62
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 63
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x400B8000",
              "irq": 64
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM3": {
          "instances": [
            {
              "name": "FTM3",
              "base": "0x400B9000",
              "irq": 101
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status and Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture and Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State for Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function for Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control and Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize the Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum loading point enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum loading point enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization by Synchronization (FTM Counter Synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels for n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement of Channel (n) for n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable for n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures for n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable for n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable for n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable for n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels for n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement of Channel (n) for n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable for n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures for n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable for n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable for n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable for n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels for n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement of Channel (n) for n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable for n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures for n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable for n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable for n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable for n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels for n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable for n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures for n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable for n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable for n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable for n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction in Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction in Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global time base enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global time base output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN register synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL register synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL register synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 57
            },
            {
              "name": "ADC1",
              "base": "0x400BB000",
              "irq": 58
            },
            {
              "name": "ADC2",
              "base": "0x4003C000",
              "irq": 102
            },
            {
              "name": "ADC3",
              "base": "0x400BC000",
              "irq": 103
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC status and control registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC configuration register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC data result register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare value registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and control register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and control register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC offset correction register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC plus-side gain register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC minus-side gain register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC plus-side general calibration value register"
            },
            "PGA": {
              "offset": "0x50",
              "size": 32,
              "description": "ADC PGA register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC minus-side general calibration value register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential mode enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion complete flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input clock select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample time configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock divide select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-power configuration"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long sample time select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High speed configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous clock output enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux select"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage reference selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare function range enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare function greater than enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare function enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion trigger select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion active"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware average select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware average enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous conversion enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration failed flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset error correction value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-side gain",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-side gain",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "no description available",
                "width": 10
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "no description available",
                "width": 9
              },
              "RESERVED": {
                "bit": 9,
                "description": "no description available",
                "width": 23
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "no description available",
                "width": 7
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available",
                "width": 25
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "PGA": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "PGAOFSM": {
                "bit": 14,
                "description": "PGA Offset Measurement"
              },
              "PGAG": {
                "bit": 16,
                "description": "PGA gain setting",
                "width": 4
              },
              "PGALPb": {
                "bit": 20,
                "description": "PGA low-power mode control"
              },
              "PGACHPb": {
                "bit": 21,
                "description": "PGA chopping control"
              },
              "PGAEN": {
                "bit": 23,
                "description": "PGA enable"
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "no description available",
                "width": 10
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "no description available",
                "width": 9
              },
              "RESERVED": {
                "bit": 9,
                "description": "no description available",
                "width": 23
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "no description available",
                "width": 7
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available",
                "width": 25
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 66
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            },
            "TTSR": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC Tamper Time Seconds Register"
            },
            "MER": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Monotonic Enable Register"
            },
            "MCLR": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC Monotonic Counter Low Register"
            },
            "MCHR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RTC Monotonic Counter High Register"
            },
            "TER": {
              "offset": "0x30",
              "size": 32,
              "description": "RTC Tamper Enable Register"
            },
            "TDR": {
              "offset": "0x34",
              "size": 32,
              "description": "RTC Tamper Detect Register"
            },
            "TTR": {
              "offset": "0x38",
              "size": 32,
              "description": "RTC Tamper Trim Register"
            },
            "TIR": {
              "offset": "0x3C",
              "size": 32,
              "description": "RTC Tamper Interrupt Register"
            },
            "WAR": {
              "offset": "0x800",
              "size": 32,
              "description": "RTC Write Access Register"
            },
            "RAR": {
              "offset": "0x804",
              "size": 32,
              "description": "RTC Read Access Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "RESERVED": {
                "bit": 15,
                "description": "no description available",
                "width": 17
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF load configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF load configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF load configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF load configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "MOF": {
                "bit": 3,
                "description": "Monotonic Overflow Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            },
            "LR": {
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              },
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              },
              "TTSL": {
                "bit": 8,
                "description": "Tamper Time Seconds Lock"
              },
              "MEL": {
                "bit": 9,
                "description": "Monotonic Enable Lock"
              },
              "MCLL": {
                "bit": 10,
                "description": "Monotonic Counter Low Lock"
              },
              "MCHL": {
                "bit": 11,
                "description": "Monotonic Counter High Lock"
              },
              "TEL": {
                "bit": 12,
                "description": "Tamper Enable Lock"
              },
              "TDL": {
                "bit": 13,
                "description": "Tamper Detect Lock"
              },
              "TTL": {
                "bit": 14,
                "description": "Tamper Trim Lock"
              },
              "TIL": {
                "bit": 15,
                "description": "Tamper Interrupt Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "MOIE": {
                "bit": 3,
                "description": "Monotonic Overflow Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "TTSR": {
              "TTS": {
                "bit": 0,
                "description": "Tamper Time Seconds",
                "width": 32
              }
            },
            "MER": {
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              },
              "MCE": {
                "bit": 4,
                "description": "Monotonic Counter Enable"
              }
            },
            "MCLR": {
              "MCL": {
                "bit": 0,
                "description": "Monotonic Counter Low",
                "width": 32
              }
            },
            "MCHR": {
              "MCH": {
                "bit": 0,
                "description": "Monotonic Counter High",
                "width": 32
              }
            },
            "TER": {
              "DTE": {
                "bit": 0,
                "description": "DryIce Tamper Enable"
              },
              "VTE": {
                "bit": 1,
                "description": "Voltage Tamper Enable"
              },
              "CTE": {
                "bit": 2,
                "description": "Clock Tamper Enable"
              },
              "TTE": {
                "bit": 3,
                "description": "Temperature Tamper Enable"
              },
              "FSE": {
                "bit": 4,
                "description": "Flash Security Enable"
              },
              "TME": {
                "bit": 5,
                "description": "Test Mode Enable"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "TDR": {
              "DTF": {
                "bit": 0,
                "description": "DryIce Tamper Flag"
              },
              "VTF": {
                "bit": 1,
                "description": "Voltage Tamper Flag"
              },
              "CTF": {
                "bit": 2,
                "description": "Clock Tamper Flag"
              },
              "TTF": {
                "bit": 3,
                "description": "Temperature Tamper Flag"
              },
              "FSF": {
                "bit": 4,
                "description": "Flash Security Flag"
              },
              "TMF": {
                "bit": 5,
                "description": "Test Mode Flag"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "TTR": {
              "VDTL": {
                "bit": 0,
                "description": "Voltage Detect Trim Low",
                "width": 3
              },
              "VDTH": {
                "bit": 3,
                "description": "Voltage Detect Trim High",
                "width": 3
              },
              "CDTL": {
                "bit": 6,
                "description": "Clock Detect Trim Low",
                "width": 3
              },
              "CDTH": {
                "bit": 9,
                "description": "Clock Detect Trim High",
                "width": 3
              },
              "TDTH": {
                "bit": 12,
                "description": "Temperature Detect Trim High",
                "width": 3
              },
              "TDTL": {
                "bit": 15,
                "description": "Temperature Detect Trim Low",
                "width": 3
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              }
            },
            "TIR": {
              "DTIE": {
                "bit": 0,
                "description": "DryIce Tamper Interrupt Enable"
              },
              "VTIE": {
                "bit": 1,
                "description": "Voltage Tamper Interrupt Enable"
              },
              "CTIE": {
                "bit": 2,
                "description": "Clock Tamper Interrupt Enable"
              },
              "TTIE": {
                "bit": 3,
                "description": "Temperature Tamper Interrupt Enable"
              },
              "FSIE": {
                "bit": 4,
                "description": "Flash Security Interrupt Enable"
              },
              "TMIE": {
                "bit": 5,
                "description": "Test Mode Interrupt Enable"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "WAR": {
              "TSRW": {
                "bit": 0,
                "description": "Time Seconds Register Write"
              },
              "TPRW": {
                "bit": 1,
                "description": "Time Prescaler Register Write"
              },
              "TARW": {
                "bit": 2,
                "description": "Time Alarm Register Write"
              },
              "TCRW": {
                "bit": 3,
                "description": "Time Compensation Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IERW": {
                "bit": 7,
                "description": "Interrupt Enable Register Write"
              },
              "TTSW": {
                "bit": 8,
                "description": "Tamper Time Seconds Write"
              },
              "MERW": {
                "bit": 9,
                "description": "Monotonic Enable Register Write"
              },
              "MCLW": {
                "bit": 10,
                "description": "Monotonic Counter Low Write"
              },
              "MCHW": {
                "bit": 11,
                "description": "Monotonic Counter High Write"
              },
              "TERW": {
                "bit": 12,
                "description": "Tamper Enable Register Write"
              },
              "TDRW": {
                "bit": 13,
                "description": "Tamper Detect Register Write"
              },
              "TTRW": {
                "bit": 14,
                "description": "Tamper Trim Register Write"
              },
              "TIRW": {
                "bit": 15,
                "description": "Tamper Interrupt Register Write"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "RAR": {
              "TSRR": {
                "bit": 0,
                "description": "Time Seconds Register Read"
              },
              "TPRR": {
                "bit": 1,
                "description": "Time Prescaler Register Read"
              },
              "TARR": {
                "bit": 2,
                "description": "Time Alarm Register Read"
              },
              "TCRR": {
                "bit": 3,
                "description": "Time Compensation Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IERR": {
                "bit": 7,
                "description": "Interrupt Enable Register Read"
              },
              "TTSR": {
                "bit": 8,
                "description": "Tamper Time Seconds Read"
              },
              "MERR": {
                "bit": 9,
                "description": "Monotonic Enable Register Read"
              },
              "MCLR": {
                "bit": 10,
                "description": "Monotonic Counter Low Read"
              },
              "MCHR": {
                "bit": 11,
                "description": "Monotonic Counter High Read"
              },
              "TERR": {
                "bit": 12,
                "description": "Tamper Enable Register Read"
              },
              "TDRR": {
                "bit": 13,
                "description": "Tamper Detect Register Read"
              },
              "TTRR": {
                "bit": 14,
                "description": "Tamper Trim Register Read"
              },
              "TIRR": {
                "bit": 15,
                "description": "Tamper Interrupt Register Read"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            }
          }
        },
        "RFVBAT": {
          "instances": [
            {
              "name": "RFVBAT",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "VBAT register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "DRY": {
          "instances": [
            {
              "name": "DRY",
              "base": "0x40042000",
              "irq": 99
            }
          ],
          "registers": {
            "SKVR": {
              "offset": "0x04",
              "size": 32,
              "description": "DryIce Secure Key Valid Register"
            },
            "SKWLR": {
              "offset": "0x08",
              "size": 32,
              "description": "DryIce Secure Key Write Lock Register"
            },
            "SKRLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DryIce Secure Key Read Lock Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "DryIce Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "DryIce Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "DryIce Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "DryIce Interrupt Enable Register"
            },
            "TSR": {
              "offset": "0x20",
              "size": 32,
              "description": "DryIce Tamper Seconds Register"
            },
            "TER": {
              "offset": "0x24",
              "size": 32,
              "description": "DryIce Tamper Enable Register"
            },
            "PDR": {
              "offset": "0x28",
              "size": 32,
              "description": "DryIce Pin Direction Register"
            },
            "PPR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DryIce Pin Polarity Register"
            },
            "ATR%s": {
              "offset": "0x30",
              "size": 32,
              "description": "DryIce Active Tamper Register"
            },
            "PGFR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "DryIce Pin Glitch Filter Register"
            },
            "WAC": {
              "offset": "0x800",
              "size": 32,
              "description": "DryIce Write Access Control Register"
            },
            "RAC": {
              "offset": "0x804",
              "size": 32,
              "description": "DryIce Read Access Control Register"
            },
            "SKR%s": {
              "offset": "0x1000",
              "size": 32,
              "description": "Secure Key Register"
            },
            "SWAC": {
              "offset": "0x1800",
              "size": 32,
              "description": "Secure Write Access Control"
            },
            "SRAC": {
              "offset": "0x1804",
              "size": 32,
              "description": "Secure Read Access Control"
            }
          },
          "bits": {
            "SKVR": {
              "SKV": {
                "bit": 0,
                "description": "Secure Key Valid",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SKWLR": {
              "SKWL": {
                "bit": 0,
                "description": "Secure Key Write Lock",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SKRLR": {
              "SKRL": {
                "bit": 0,
                "description": "Secure Key Read Lock",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "DEN": {
                "bit": 1,
                "description": "DryIce Enable"
              },
              "TFSR": {
                "bit": 2,
                "description": "Tamper Force System Reset"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 5
              },
              "THYS": {
                "bit": 8,
                "description": "Tamper Hysteresis Select"
              },
              "TPFE": {
                "bit": 9,
                "description": "Tamper Passive Filter Enable"
              },
              "TDSE": {
                "bit": 10,
                "description": "Tamper Drive Strength Enable"
              },
              "TSRE": {
                "bit": 11,
                "description": "Tamper Slew Rate Enable"
              },
              "DPR": {
                "bit": 17,
                "description": "DryIce Prescaler Register",
                "width": 15
              }
            },
            "SR": {
              "DTF": {
                "bit": 0,
                "description": "DryIce Tamper Flag"
              },
              "TAF": {
                "bit": 1,
                "description": "Tamper Acknowledge Flag"
              },
              "TOF": {
                "bit": 2,
                "description": "Time Overflow Flag"
              },
              "MOF": {
                "bit": 3,
                "description": "Monotonic Overflow Flag"
              },
              "VTF": {
                "bit": 4,
                "description": "Voltage Tamper Flag"
              },
              "CTF": {
                "bit": 5,
                "description": "Clock Tamper Flag"
              },
              "TTF": {
                "bit": 6,
                "description": "Temperature Tamper Flag"
              },
              "STF": {
                "bit": 7,
                "description": "Security Tamper Flag"
              },
              "FSF": {
                "bit": 8,
                "description": "Flash Security Flag"
              },
              "TMF": {
                "bit": 9,
                "description": "Test Mode Flag"
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "TPF": {
                "bit": 16,
                "description": "Tamper Pin Flag",
                "width": 8
              }
            },
            "LR": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "KVL": {
                "bit": 1,
                "description": "Key Valid Lock"
              },
              "KWL": {
                "bit": 2,
                "description": "Key Write Lock"
              },
              "KRL": {
                "bit": 3,
                "description": "Key Read Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              },
              "IEL": {
                "bit": 7,
                "description": "Interrupt Enable Lock"
              },
              "TSL": {
                "bit": 8,
                "description": "Tamper Seconds Lock"
              },
              "TEL": {
                "bit": 9,
                "description": "Tamper Enable Lock"
              },
              "PDL": {
                "bit": 10,
                "description": "Pin Direction Lock"
              },
              "PPL": {
                "bit": 11,
                "description": "Pin Polarity Lock"
              },
              "ATL": {
                "bit": 12,
                "description": "Active Tamper Lock",
                "width": 2
              },
              "GFL": {
                "bit": 16,
                "description": "Glitch Filter Lock",
                "width": 8
              }
            },
            "IER": {
              "DTIE": {
                "bit": 0,
                "description": "DryIce Tamper Interrupt Enable"
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "TOIE": {
                "bit": 2,
                "description": "Time Overflow Interrupt Enable"
              },
              "MOIE": {
                "bit": 3,
                "description": "Monotonic Overflow Interrupt Enable"
              },
              "VTIE": {
                "bit": 4,
                "description": "Voltage Tamper Interrupt Enable"
              },
              "CTIE": {
                "bit": 5,
                "description": "Clock Tamper Interrupt Enable"
              },
              "TTIE": {
                "bit": 6,
                "description": "Temperature Tamper Interrupt Enable"
              },
              "STIE": {
                "bit": 7,
                "description": "Security Tamper Interrupt Enable"
              },
              "FSIE": {
                "bit": 8,
                "description": "Flash Security Interrupt Enable"
              },
              "TMIE": {
                "bit": 9,
                "description": "Test Mode Interrupt Enable"
              },
              "TPIE": {
                "bit": 16,
                "description": "Tamper Pin Interrupt Enable",
                "width": 8
              }
            },
            "TSR": {
              "TTS": {
                "bit": 0,
                "description": "Tamper Time Seconds",
                "width": 32
              }
            },
            "TER": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "TOE": {
                "bit": 2,
                "description": "Time Overflow Enable"
              },
              "MOE": {
                "bit": 3,
                "description": "Monotonic Overflow Enable"
              },
              "VTE": {
                "bit": 4,
                "description": "Voltage Tamper Enable"
              },
              "CTE": {
                "bit": 5,
                "description": "Clock Tamper Enable"
              },
              "TTE": {
                "bit": 6,
                "description": "Temperature Tamper Enable"
              },
              "STE": {
                "bit": 7,
                "description": "Security Tamper Enable"
              },
              "FSE": {
                "bit": 8,
                "description": "Flash Security Enable"
              },
              "TME": {
                "bit": 9,
                "description": "Test Mode Enable"
              },
              "TPE": {
                "bit": 16,
                "description": "Tamper Pin Enable",
                "width": 8
              }
            },
            "PDR": {
              "TPD": {
                "bit": 0,
                "description": "Tamper Pin Direction",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "TPOD": {
                "bit": 16,
                "description": "Tamper Pin Output Data",
                "width": 8
              }
            },
            "PPR": {
              "TPP": {
                "bit": 0,
                "description": "Tamper Pin Polarity",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "TPID": {
                "bit": 16,
                "description": "Tamper Pin Input Data",
                "width": 8
              }
            },
            "ATR%s": {
              "ATSR": {
                "bit": 0,
                "description": "Active Tamper Shift Register",
                "width": 16
              },
              "ATP": {
                "bit": 16,
                "description": "Active Tamper Polynomial",
                "width": 16
              }
            },
            "PGFR%s": {
              "GFW": {
                "bit": 0,
                "description": "Glitch Filter Width",
                "width": 6
              },
              "GFP": {
                "bit": 6,
                "description": "Glitch Filter Prescaler"
              },
              "GFE": {
                "bit": 7,
                "description": "Glitch Filter Enable"
              },
              "RESERVED": {
                "bit": 25,
                "description": "no description available",
                "width": 7
              },
              "TPEX": {
                "bit": 16,
                "description": "Tamper Pin Expected",
                "width": 2
              },
              "TPE": {
                "bit": 24,
                "description": "Tamper Pull Enable"
              }
            },
            "WAC": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "SKVW": {
                "bit": 1,
                "description": "Secure Key Valid Write"
              },
              "SKWRW": {
                "bit": 2,
                "description": "Secure Key Write Lock Register Write"
              },
              "SKRRW": {
                "bit": 3,
                "description": "Secure Key Read Lock Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IEW": {
                "bit": 7,
                "description": "Interrupt Enable Write"
              },
              "TSRW": {
                "bit": 8,
                "description": "Tamper Seconds Register Write"
              },
              "TEW": {
                "bit": 9,
                "description": "Tamper Enable Write"
              },
              "PDW": {
                "bit": 10,
                "description": "Pin Direction Write"
              },
              "PPW": {
                "bit": 11,
                "description": "Pin Polarity Write"
              },
              "ATW": {
                "bit": 12,
                "description": "Active Tamper Write",
                "width": 2
              },
              "GFW": {
                "bit": 16,
                "description": "Glitch Filter Write",
                "width": 8
              }
            },
            "RAC": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "SKVR": {
                "bit": 1,
                "description": "Secure Key Valid Read"
              },
              "SKWRR": {
                "bit": 2,
                "description": "Secure Key Write Lock Register Read"
              },
              "SKRRR": {
                "bit": 3,
                "description": "Secure Key Read Lock Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IER": {
                "bit": 7,
                "description": "Interrupt Enable Read"
              },
              "TSRR": {
                "bit": 8,
                "description": "Tamper Seconds Register Read"
              },
              "TER": {
                "bit": 9,
                "description": "Tamper Enable Read"
              },
              "PDR": {
                "bit": 10,
                "description": "Pin Direction Read"
              },
              "PPR": {
                "bit": 11,
                "description": "Pin Polarity Read"
              },
              "ATR": {
                "bit": 12,
                "description": "Active Tamper Read",
                "width": 2
              },
              "GFR": {
                "bit": 16,
                "description": "Glitch Filter Read",
                "width": 8
              }
            },
            "SKR%s": {
              "SK": {
                "bit": 0,
                "description": "Secure Key",
                "width": 32
              }
            },
            "SWAC": {
              "SKRW": {
                "bit": 0,
                "description": "Secure Key Register Write",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SRAC": {
              "SKRR": {
                "bit": 0,
                "description": "Secure Key Register Read",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40045000",
              "irq": 83
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "General Control and Status Register"
            },
            "SCANC": {
              "offset": "0x04",
              "size": 32,
              "description": "SCAN Control Register"
            },
            "PEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Enable Register"
            },
            "WUCNTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Wake-Up Channel Counter Register"
            },
            "CNTR%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Counter Register"
            },
            "THRESHOLD": {
              "offset": "0x120",
              "size": 32,
              "description": "Low Power Channel Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "STPE": {
                "bit": 0,
                "description": "no description available"
              },
              "STM": {
                "bit": 1,
                "description": "Scan Trigger Mode. This bit-field can only be changed if the TSI module is disabled (TSIEN bit = 0)."
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "ESOR": {
                "bit": 4,
                "description": "End-of-Scan or Out-of-Range Interrupt select"
              },
              "ERIE": {
                "bit": 5,
                "description": "Error Interrupt Enable"
              },
              "TSIIE": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Module Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "SWTS": {
                "bit": 8,
                "description": "Software Trigger Start"
              },
              "SCNIP": {
                "bit": 9,
                "description": "Scan In Progress status"
              },
              "OVRF": {
                "bit": 12,
                "description": "Overrun error Flag. This flag is set when a scan trigger occurs while a scan is still in progress. Writing \"1\" to this bit will clear the flag to 0."
              },
              "EXTERF": {
                "bit": 13,
                "description": "External Electrode error occurred"
              },
              "OUTRGF": {
                "bit": 14,
                "description": "Out of Range Flag."
              },
              "EOSF": {
                "bit": 15,
                "description": "End of Scan Flag."
              },
              "PS": {
                "bit": 16,
                "description": "Electrode Oscillator prescaler. .",
                "width": 3
              },
              "NSCN": {
                "bit": 19,
                "description": "Number of Consecutive Scans per Electrode electrode.",
                "width": 5
              },
              "LPSCNITV": {
                "bit": 24,
                "description": "TSI Low Power Mode Scan Interval.",
                "width": 4
              },
              "LPCLKS": {
                "bit": 28,
                "description": "Low Power Mode Clock Source Selection."
              }
            },
            "SCANC": {
              "AMPSC": {
                "bit": 0,
                "description": "Active Mode Prescaler",
                "width": 3
              },
              "AMCLKS": {
                "bit": 3,
                "description": "Active Mode Clock Source",
                "width": 2
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "SMOD": {
                "bit": 8,
                "description": "Scan Module",
                "width": 8
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "External OSC Charge Current select",
                "width": 4
              },
              "REFCHRG": {
                "bit": 24,
                "description": "Ref OSC Charge Current select",
                "width": 4
              }
            },
            "PEN": {
              "PEN0": {
                "bit": 0,
                "description": "Touch Sensing Input Pin Enable Register 0"
              },
              "PEN1": {
                "bit": 1,
                "description": "Touch Sensing Input Pin Enable Register 1"
              },
              "PEN2": {
                "bit": 2,
                "description": "Touch Sensing Input Pin Enable Register 2"
              },
              "PEN3": {
                "bit": 3,
                "description": "Touch Sensing Input Pin Enable Register 3"
              },
              "PEN4": {
                "bit": 4,
                "description": "Touch Sensing Input Pin Enable Register 4"
              },
              "PEN5": {
                "bit": 5,
                "description": "Touch Sensing Input Pin Enable Register 5"
              },
              "PEN6": {
                "bit": 6,
                "description": "Touch Sensing Input Pin Enable Register 6"
              },
              "PEN7": {
                "bit": 7,
                "description": "Touch Sensing Input Pin Enable Register 7"
              },
              "PEN8": {
                "bit": 8,
                "description": "Touch Sensing Input Pin Enable Register 8"
              },
              "PEN9": {
                "bit": 9,
                "description": "Touch Sensing Input Pin Enable Register 9"
              },
              "PEN10": {
                "bit": 10,
                "description": "Touch Sensing Input Pin Enable Register 10"
              },
              "PEN11": {
                "bit": 11,
                "description": "Touch Sensing Input Pin Enable Register 11"
              },
              "PEN12": {
                "bit": 12,
                "description": "Touch Sensing Input Pin Enable Register 12"
              },
              "PEN13": {
                "bit": 13,
                "description": "Touch Sensing Input Pin Enable Register 13"
              },
              "PEN14": {
                "bit": 14,
                "description": "Touch Sensing Input Pin Enable Register 14"
              },
              "PEN15": {
                "bit": 15,
                "description": "Touch Sensing Input Pin Enable Register 15"
              },
              "LPSP": {
                "bit": 16,
                "description": "Low Power Scan Pin",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              }
            },
            "WUCNTR": {
              "WUCNT": {
                "bit": 0,
                "description": "TouchSensing wake-up Channel 16bit counter value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTR%s": {
              "CTN1": {
                "bit": 0,
                "description": "TouchSensing Channel n-1 16-bit counter value",
                "width": 16
              },
              "CTN": {
                "bit": 16,
                "description": "TouchSensing Channel n 16-bit counter value",
                "width": 16
              }
            },
            "THRESHOLD": {
              "HTHH": {
                "bit": 0,
                "description": "Touch Sensing Channel High Threshold value",
                "width": 16
              },
              "LTHH": {
                "bit": 16,
                "description": "Touch Sensing Channel Low Threshold value",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT1CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "SOPT1 Configuration Register"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT6": {
              "offset": "0x1014",
              "size": 32,
              "description": "System Options Register 6"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC1": {
              "offset": "0x1028",
              "size": 32,
              "description": "System Clock Gating Control Register 1"
            },
            "SCGC2": {
              "offset": "0x102C",
              "size": 32,
              "description": "System Clock Gating Control Register 2"
            },
            "SCGC3": {
              "offset": "0x1030",
              "size": 32,
              "description": "System Clock Gating Control Register 3"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "CLKDIV2": {
              "offset": "0x1048",
              "size": 32,
              "description": "System Clock Divider Register 2"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "CLKDIV3": {
              "offset": "0x1064",
              "size": 32,
              "description": "System Clock Divider Register 3"
            },
            "CLKDIV4": {
              "offset": "0x1068",
              "size": 32,
              "description": "System Clock Divider Register 4"
            },
            "MCR": {
              "offset": "0x106C",
              "size": 32,
              "description": "Misc Control Register"
            }
          },
          "bits": {
            "SOPT1": {
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 9
              },
              "RAMSIZE": {
                "bit": 12,
                "description": "RAM size",
                "width": 4
              },
              "OSC32KSEL": {
                "bit": 19,
                "description": "32 kHz oscillator clock select"
              },
              "USBVSTBY": {
                "bit": 29,
                "description": "USB voltage regulator in standby mode during VLPR or VLPW"
              },
              "USBSSTBY": {
                "bit": 30,
                "description": "USB voltage regulator in standby mode during Stop, VLPS, LLS or VLLS"
              },
              "USBREGEN": {
                "bit": 31,
                "description": "USB voltage regulator enable"
              }
            },
            "SOPT1CFG": {
              "RESERVED": {
                "bit": 27,
                "description": "no description available",
                "width": 5
              },
              "URWE": {
                "bit": 24,
                "description": "USB voltage regulator enable write enable"
              },
              "UVSWE": {
                "bit": 25,
                "description": "USB voltage regulator VLP standby write enable"
              },
              "USSWE": {
                "bit": 26,
                "description": "USB voltage regulator stop standby write enable"
              }
            },
            "SOPT2": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 2
              },
              "USBHSRC": {
                "bit": 2,
                "description": "USB HS clock source select",
                "width": 2
              },
              "RTCCLKOUTSEL": {
                "bit": 4,
                "description": "RTC clock out select"
              },
              "CLKOUTSEL": {
                "bit": 5,
                "description": "Clock out select",
                "width": 3
              },
              "FBSL": {
                "bit": 8,
                "description": "Flexbus security level",
                "width": 2
              },
              "CMTUARTPAD": {
                "bit": 11,
                "description": "CMT/UART pad drive strength"
              },
              "TRACECLKSEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              },
              "LCDC_CLKSEL": {
                "bit": 14,
                "description": "LCDC pixel clock select"
              },
              "NFC_CLKSEL": {
                "bit": 15,
                "description": "NFC Flash clock select"
              },
              "PLLFLLSEL": {
                "bit": 16,
                "description": "PLL/FLL clock select",
                "width": 2
              },
              "USBF_CLKSEL": {
                "bit": 18,
                "description": "USB FS clock select"
              },
              "TIMESRC": {
                "bit": 20,
                "description": "Ethernet timestamp clock source select",
                "width": 2
              },
              "USBFSRC": {
                "bit": 22,
                "description": "USB FS clock source select",
                "width": 2
              },
              "LCDCSRC": {
                "bit": 26,
                "description": "LCDC Pixel clock source select",
                "width": 2
              },
              "ESDHCSRC": {
                "bit": 28,
                "description": "ESDHC perclk source select",
                "width": 2
              },
              "NFCSRC": {
                "bit": 30,
                "description": "NFC Flash clock source select",
                "width": 2
              }
            },
            "SOPT4": {
              "FTM0FLT0": {
                "bit": 0,
                "description": "FlexTimer 0 Fault 0 Select"
              },
              "FTM0FLT1": {
                "bit": 1,
                "description": "FlexTimer 0 Fault 1 Select"
              },
              "FTM0FLT2": {
                "bit": 2,
                "description": "FlexTimer 0 Fault 2 Select"
              },
              "FTM0FLT3": {
                "bit": 3,
                "description": "FlexTimer 0 Fault 3 Select."
              },
              "FTM1FLT0": {
                "bit": 4,
                "description": "FlexTimer 1 Fault 0 Select"
              },
              "RESERVED": {
                "bit": 22,
                "description": "no description available",
                "width": 2
              },
              "FTM2FLT0": {
                "bit": 8,
                "description": "FlexTimer 2 Fault 0 Select"
              },
              "FTM3FLT0": {
                "bit": 12,
                "description": "FlexTimer 3 Fault 0 Select."
              },
              "FTM1CH0SRC": {
                "bit": 18,
                "description": "FlexTimer 1 channel 0 input capture source select",
                "width": 2
              },
              "FTM2CH0SRC": {
                "bit": 20,
                "description": "FlexTimer 2 channel 0 input capture source select",
                "width": 2
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FlexTimer 0 external clock pin select"
              },
              "FTM1CLKSEL": {
                "bit": 25,
                "description": "FlexTimer 1 external clock pin select"
              },
              "FTM2CLKSEL": {
                "bit": 26,
                "description": "FlexTimer 2 external clock pin select"
              },
              "FTM3CLKSEL": {
                "bit": 27,
                "description": "FlexTimer 3 external clock pin select"
              },
              "FTM0TRG0SRC": {
                "bit": 28,
                "description": "FlexTimer 0 hardware trigger 0 source select"
              },
              "FTM0TRG1SRC": {
                "bit": 29,
                "description": "FlexTimer 0 hardware trigger 1 source select"
              },
              "FTM3TRG0SRC": {
                "bit": 30,
                "description": "FlexTimer 3 hardware trigger 0 source select"
              },
              "FTM3TRG1SRC": {
                "bit": 31,
                "description": "FlexTimer 3 hardware trigger 1 source select"
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART0 transmit data source select",
                "width": 2
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART0 receive data source select",
                "width": 2
              },
              "UART1TXSRC": {
                "bit": 4,
                "description": "UART1 transmit data source select",
                "width": 2
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART1 receive data source select",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SOPT6": {
              "MCC": {
                "bit": 0,
                "description": "MCC",
                "width": 16
              },
              "PCR": {
                "bit": 16,
                "description": "PCR",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pre-trigger select"
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 2
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 alternate trigger enable"
              },
              "ADC1TRGSEL": {
                "bit": 8,
                "description": "ADC1 trigger select",
                "width": 4
              },
              "ADC1PRETRGSEL": {
                "bit": 12,
                "description": "ADC1 pre-trigger select"
              },
              "ADC1ALTTRGEN": {
                "bit": 15,
                "description": "ADC1 alternate trigger enable"
              },
              "ADC2TRGSEL": {
                "bit": 16,
                "description": "ADC2 trigger select",
                "width": 4
              },
              "ADC2PRETRGSEL": {
                "bit": 20,
                "description": "ADC2 pre-trigger select"
              },
              "ADC2ALTTRGEN": {
                "bit": 23,
                "description": "ADC2 alternate trigger enable"
              },
              "ADC3TRGSEL": {
                "bit": 24,
                "description": "ADC3 trigger select",
                "width": 4
              },
              "ADC3PRETRGSEL": {
                "bit": 28,
                "description": "ADC3 pre-trigger select"
              },
              "ADC3ALTTRGEN": {
                "bit": 31,
                "description": "ADC3 alternate trigger enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "FAMID": {
                "bit": 4,
                "description": "Kinetis family identification",
                "width": 3
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              }
            },
            "SCGC1": {
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              },
              "OSC1": {
                "bit": 5,
                "description": "OSC1 clock gate control"
              },
              "UART4": {
                "bit": 10,
                "description": "UART4 clock gate control"
              },
              "UART5": {
                "bit": 11,
                "description": "UART5 clock gate control"
              }
            },
            "SCGC2": {
              "ENET": {
                "bit": 0,
                "description": "ENET clock gate control"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              },
              "DAC0": {
                "bit": 12,
                "description": "12BDAC0 clock gate control"
              },
              "DAC1": {
                "bit": 13,
                "description": "12BDAC1 clock gate control"
              }
            },
            "SCGC3": {
              "RNGA": {
                "bit": 0,
                "description": "RNGA clock gate control"
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "FLEXCAN1": {
                "bit": 4,
                "description": "FlexCAN1 clock gate control"
              },
              "NFC": {
                "bit": 8,
                "description": "NFC clock gate control"
              },
              "DSPI2": {
                "bit": 12,
                "description": "DSPI2 clock gate control"
              },
              "DDR": {
                "bit": 14,
                "description": "DDR clock gate control"
              },
              "SAI1": {
                "bit": 15,
                "description": "SAI1 clock gate control"
              },
              "ESDHC": {
                "bit": 17,
                "description": "ESDHC clock gate control"
              },
              "LCDC": {
                "bit": 22,
                "description": "LCDC clock gate control"
              },
              "FTM2": {
                "bit": 24,
                "description": "FTM2 clock gate control"
              },
              "FTM3": {
                "bit": 25,
                "description": "FTM3 clock gate control"
              },
              "ADC1": {
                "bit": 27,
                "description": "ADC1 clock gate control"
              },
              "ADC3": {
                "bit": 28,
                "description": "ADC3 clock gate control"
              }
            },
            "SCGC4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "EWM": {
                "bit": 1,
                "description": "EWM clock gate control"
              },
              "CMT": {
                "bit": 2,
                "description": "CMT clock gate control"
              },
              "IIC0": {
                "bit": 6,
                "description": "IIC0 clock gate control"
              },
              "IIC1": {
                "bit": 7,
                "description": "IIC1 clock gate control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 clock gate control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 clock gate control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 clock gate control"
              },
              "UART3": {
                "bit": 13,
                "description": "UART3 clock gate control"
              },
              "USBFS": {
                "bit": 18,
                "description": "USB FS clock gate control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator clock gate control"
              },
              "VREF": {
                "bit": 20,
                "description": "VREF clock gate control"
              },
              "LLWU": {
                "bit": 28,
                "description": "LLWU Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTIMER": {
                "bit": 0,
                "description": "LPTMR clock gate control"
              },
              "REGFILE": {
                "bit": 1,
                "description": "Register File Clock Gate Control"
              },
              "DRYICE": {
                "bit": 2,
                "description": "Dryice clock gate control"
              },
              "DRYICESECREG": {
                "bit": 3,
                "description": "Dryice secure storage clock gate control"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 13
              },
              "TSI": {
                "bit": 5,
                "description": "TSI clock gate control"
              },
              "PORTA": {
                "bit": 9,
                "description": "PORTA clock gate control"
              },
              "PORTB": {
                "bit": 10,
                "description": "PORTB clock gate control"
              },
              "PORTC": {
                "bit": 11,
                "description": "PORTC clock gate control"
              },
              "PORTD": {
                "bit": 12,
                "description": "PORTD clock gate control"
              },
              "PORTE": {
                "bit": 13,
                "description": "PORTE clock gate control"
              },
              "PORTF": {
                "bit": 14,
                "description": "PORTF clock gate control"
              }
            },
            "SCGC6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "DMAMUX0": {
                "bit": 1,
                "description": "DMAMUX0 clock gate control"
              },
              "DMAMUX1": {
                "bit": 2,
                "description": "DMAMUX1 clock gate control"
              },
              "FLEXCAN0": {
                "bit": 4,
                "description": "FlexCAN0 clock gate control"
              },
              "DSPI0": {
                "bit": 12,
                "description": "DSPI0 clock gate control"
              },
              "DSPI1": {
                "bit": 13,
                "description": "DSPI1 clock gate control"
              },
              "SAI0": {
                "bit": 15,
                "description": "SAI0 clock gate control"
              },
              "CRC": {
                "bit": 18,
                "description": "CRC clock gate control"
              },
              "USBHS": {
                "bit": 20,
                "description": "USBHS clock gate control"
              },
              "USBDCD": {
                "bit": 21,
                "description": "USB DCD clock gate control"
              },
              "PDB": {
                "bit": 22,
                "description": "PDB clock gate control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT clock gate control"
              },
              "FTM0": {
                "bit": 24,
                "description": "FTM0 clock gate control"
              },
              "FTM1": {
                "bit": 25,
                "description": "FTM1 clock gate control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 clock gate control"
              },
              "ADC2": {
                "bit": 28,
                "description": "ADC2 clock gate control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC clock gate control"
              }
            },
            "SCGC7": {
              "FLEXBUS": {
                "bit": 0,
                "description": "FlexBus controller clock gate control"
              },
              "DMA": {
                "bit": 1,
                "description": "DMA controller clock gate control"
              },
              "MPU": {
                "bit": 2,
                "description": "MPU clock gate control"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "CLKDIV1": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 4
              },
              "OUTDIV3": {
                "bit": 20,
                "description": "Clock 3 output divider value",
                "width": 4
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 4
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "CLKDIV2": {
              "USBFSFRAC": {
                "bit": 0,
                "description": "USB FS clock divider fraction"
              },
              "USBFSDIV": {
                "bit": 1,
                "description": "USB FS clock divider divisor",
                "width": 3
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              },
              "USBHSFRAC": {
                "bit": 8,
                "description": "USB HS clock divider fraction"
              },
              "USBHSDIV": {
                "bit": 9,
                "description": "USB HS clock divider divisor",
                "width": 3
              }
            },
            "FCFG1": {
              "FTFDIS": {
                "bit": 0,
                "description": "Disable FTFE"
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 4
              },
              "DEPART": {
                "bit": 8,
                "description": "FlexNVM partition",
                "width": 4
              },
              "EESIZE": {
                "bit": 16,
                "description": "EEPROM size",
                "width": 4
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              },
              "NVMSIZE": {
                "bit": 28,
                "description": "FlexNVM size",
                "width": 4
              }
            },
            "FCFG2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "MAXADDR23": {
                "bit": 16,
                "description": "Max address block 2 or 3",
                "width": 6
              },
              "MAXADDR01": {
                "bit": 24,
                "description": "Max address block 0 or 1",
                "width": 6
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "CLKDIV3": {
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "LCDCFRAC": {
                "bit": 8,
                "description": "LCDCFRAC clock divider fraction.",
                "width": 8
              },
              "LCDCDIV": {
                "bit": 16,
                "description": "LCDC Clock divder fraction",
                "width": 12
              }
            },
            "CLKDIV4": {
              "TRACEFRAC": {
                "bit": 0,
                "description": "Trace clock divider fraction"
              },
              "TRACEDIV": {
                "bit": 1,
                "description": "Trace clock divider divisor",
                "width": 3
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 20
              },
              "NFCFRAC": {
                "bit": 24,
                "description": "NFC clock divider fraction",
                "width": 3
              },
              "NFCDIV": {
                "bit": 27,
                "description": "NFC clock divider divisor",
                "width": 5
              }
            },
            "MCR": {
              "DDRSREN": {
                "bit": 0,
                "description": "DDR self refresh enable"
              },
              "DDRS": {
                "bit": 1,
                "description": "DDR Self Refresh Status"
              },
              "DDRPEN": {
                "bit": 2,
                "description": "Pin enable for all DDR I/O"
              },
              "DDRDQSDIS": {
                "bit": 3,
                "description": "DDR_DQS analog circuit disable"
              },
              "RESERVED": {
                "bit": 17,
                "description": "no description available",
                "width": 12
              },
              "DDRCFG": {
                "bit": 5,
                "description": "DDR configuration select",
                "width": 3
              },
              "RCRRSTEN": {
                "bit": 8,
                "description": "DDR RCR Special Reset Enable"
              },
              "RCRRST": {
                "bit": 9,
                "description": "DDR RCR Reset Status"
              },
              "LCDSTART": {
                "bit": 16,
                "description": "Start LCDC display"
              },
              "PDBLOOP": {
                "bit": 29,
                "description": "PDB Loop Mode"
              },
              "ULPICLKOBE": {
                "bit": 30,
                "description": "60 MHz ULPI clock (ULPI_CLK) output enable"
              },
              "TRACECLKDIS": {
                "bit": 31,
                "description": "Trace clock disable."
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000"
            },
            {
              "name": "PORTB",
              "base": "0x4004A000"
            },
            {
              "name": "PORTC",
              "base": "0x4004B000"
            },
            {
              "name": "PORTD",
              "base": "0x4004C000"
            },
            {
              "name": "PORTE",
              "base": "0x4004D000"
            },
            {
              "name": "PORTF",
              "base": "0x4004E000"
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            },
            "DFER": {
              "offset": "0xC0",
              "size": 32,
              "description": "Digital Filter Enable Register"
            },
            "DFCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Digital Filter Clock Register"
            },
            "DFWR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Digital Filter Width Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "RESERVED": {
                "bit": 25,
                "description": "no description available",
                "width": 7
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            },
            "DFER": {
              "DFE": {
                "bit": 0,
                "description": "Digital Filter Enable",
                "width": 32
              }
            },
            "DFCR": {
              "CS": {
                "bit": 0,
                "description": "Clock Source"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 31
              }
            },
            "DFWR": {
              "FILT": {
                "bit": 0,
                "description": "Filter Length",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh Register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock Register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count Register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler Register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "no description available"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "no description available"
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "no description available"
              },
              "WINEN": {
                "bit": 3,
                "description": "no description available"
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "no description available"
              },
              "DBGEN": {
                "bit": 5,
                "description": "no description available"
              },
              "STOPEN": {
                "bit": 6,
                "description": "no description available"
              },
              "WAITEN": {
                "bit": 7,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 15,
                "description": "no description available"
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "no description available"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "no description available"
              },
              "BYTESEL": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "no description available"
              }
            },
            "STCTRLL": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 15
              },
              "INTFLG": {
                "bit": 15,
                "description": "no description available"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "PRESC": {
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 5
              },
              "PRESCVAL": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "CMT": {
          "instances": [
            {
              "name": "CMT",
              "base": "0x40062000",
              "irq": 65
            }
          ],
          "registers": {
            "CGH1": {
              "offset": "0x00",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 1"
            },
            "CGL1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 1"
            },
            "CGH2": {
              "offset": "0x02",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 2"
            },
            "CGL2": {
              "offset": "0x03",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 2"
            },
            "OC": {
              "offset": "0x04",
              "size": 8,
              "description": "CMT Output Control Register"
            },
            "MSC": {
              "offset": "0x05",
              "size": 8,
              "description": "CMT Modulator Status and Control Register"
            },
            "CMD1": {
              "offset": "0x06",
              "size": 8,
              "description": "CMT Modulator Data Register Mark High"
            },
            "CMD2": {
              "offset": "0x07",
              "size": 8,
              "description": "CMT Modulator Data Register Mark Low"
            },
            "CMD3": {
              "offset": "0x08",
              "size": 8,
              "description": "CMT Modulator Data Register Space High"
            },
            "CMD4": {
              "offset": "0x09",
              "size": 8,
              "description": "CMT Modulator Data Register Space Low"
            },
            "PPS": {
              "offset": "0x0A",
              "size": 8,
              "description": "CMT Primary Prescaler Register"
            },
            "DMA": {
              "offset": "0x0B",
              "size": 8,
              "description": "CMT Direct Memory Access"
            }
          },
          "bits": {
            "CGH1": {
              "PH": {
                "bit": 0,
                "description": "Primary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL1": {
              "PL": {
                "bit": 0,
                "description": "Primary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "CGH2": {
              "SH": {
                "bit": 0,
                "description": "Secondary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL2": {
              "SL": {
                "bit": 0,
                "description": "Secondary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "OC": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "IROPEN": {
                "bit": 5,
                "description": "IRO Pin Enable"
              },
              "CMTPOL": {
                "bit": 6,
                "description": "CMT Output Polarity"
              },
              "IROL": {
                "bit": 7,
                "description": "IRO Latch Control"
              }
            },
            "MSC": {
              "MCGEN": {
                "bit": 0,
                "description": "Modulator and Carrier Generator Enable"
              },
              "EOCIE": {
                "bit": 1,
                "description": "End of Cycle Interrupt Enable"
              },
              "FSK": {
                "bit": 2,
                "description": "FSK Mode Select"
              },
              "BASE": {
                "bit": 3,
                "description": "Baseband Enable"
              },
              "EXSPC": {
                "bit": 4,
                "description": "Extended Space Enable"
              },
              "CMTDIV": {
                "bit": 5,
                "description": "CMT Clock Divide Prescaler",
                "width": 2
              },
              "EOCF": {
                "bit": 7,
                "description": "End Of Cycle Status Flag"
              }
            },
            "CMD1": {
              "MB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD2": {
              "MB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD3": {
              "SB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD4": {
              "SB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "PPS": {
              "PPSDIV": {
                "bit": 0,
                "description": "Primary Prescaler Divider",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              }
            },
            "DMA": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 7
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000"
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            },
            "C10": {
              "offset": "0x0F",
              "size": 8,
              "description": "MCG Control 10 Register"
            },
            "C11": {
              "offset": "0x10",
              "size": 8,
              "description": "MCG Control 11 Register"
            },
            "C12": {
              "offset": "0x11",
              "size": 8,
              "description": "MCG Control 12 Register"
            },
            "S2": {
              "offset": "0x12",
              "size": 8,
              "description": "MCG Status 2 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS0": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO0": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE0": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV0": {
                "bit": 0,
                "description": "PLL0 External Reference Divider",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "Reserved",
                "width": 2
              },
              "PLLSTEN0": {
                "bit": 5,
                "description": "PLL0 Stop Enable"
              },
              "PLLCLKEN0": {
                "bit": 6,
                "description": "PLL Clock Enable"
              },
              "PLLREFSEL0": {
                "bit": 7,
                "description": "PLL0 External Reference Select"
              }
            },
            "C6": {
              "VDIV0": {
                "bit": 0,
                "description": "VCO0 Divider",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C7": {
              "OSCSEL": {
                "bit": 0,
                "description": "MCG OSC Clock Select"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 7
              }
            },
            "C8": {
              "LOCS1": {
                "bit": 0,
                "description": "RTC Loss of Clock Status"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "CME1": {
                "bit": 5,
                "description": "Clock Monitor Enable1"
              },
              "LOCRE1": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C10": {
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "EREFS1": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO1": {
                "bit": 3,
                "description": "High Gain Oscillator1 Select"
              },
              "RANGE1": {
                "bit": 4,
                "description": "Frequency Range1 Select",
                "width": 2
              },
              "LOCRE2": {
                "bit": 7,
                "description": "OSC1 Loss of Clock Reset Enable"
              }
            },
            "C11": {
              "PRDIV1": {
                "bit": 0,
                "description": "PLL1 External Reference Divider",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available"
              },
              "PLLCS": {
                "bit": 4,
                "description": "PLL Clock Select"
              },
              "PLLSTEN1": {
                "bit": 5,
                "description": "PLL1 Stop Enable"
              },
              "PLLCLKEN1": {
                "bit": 6,
                "description": "PLL1 Clock Enable"
              },
              "PLLREFSEL1": {
                "bit": 7,
                "description": "PLL1 External Reference Select"
              }
            },
            "C12": {
              "VDIV1": {
                "bit": 0,
                "description": "VCO1 Divider",
                "width": 5
              },
              "CME2": {
                "bit": 5,
                "description": "Clock Monitor Enable2"
              },
              "RESERVED": {
                "bit": 6,
                "description": "Reserved"
              },
              "LOLIE1": {
                "bit": 7,
                "description": "PLL1 Loss of Lock Interrupt Enable"
              }
            },
            "S2": {
              "LOCS2": {
                "bit": 0,
                "description": "OSC1 Loss of Clock Status"
              },
              "OSCINIT1": {
                "bit": 1,
                "description": "OSC1 Initialization"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "PLLCST": {
                "bit": 4,
                "description": "PLL Clock Select Status"
              },
              "LOCK1": {
                "bit": 6,
                "description": "Lock1 Status"
              },
              "LOLS1": {
                "bit": 7,
                "description": "Loss of Lock2 Status"
              }
            }
          }
        },
        "OSC0": {
          "instances": [
            {
              "name": "OSC0",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            }
          }
        },
        "OSC1": {
          "instances": [
            {
              "name": "OSC1",
              "base": "0x400E5000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 24
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 25
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status Register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available"
              },
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "Clock rate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit acknowledge enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit mode select"
              },
              "MST": {
                "bit": 5,
                "description": "Master mode select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C interrupt enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave read/write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range address match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed as a slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer complete flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range address matching enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave baud rate control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High drive select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General call address enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C programmable filter factor",
                "width": 5
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "RA": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available"
              },
              "RAD": {
                "bit": 1,
                "description": "Range slave address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 interrupt enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL high timeout flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL high timeout flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL low timeout flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout counter clock select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C address enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus alert response address enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK enable"
              }
            },
            "A2": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available"
              },
              "SAD": {
                "bit": 1,
                "description": "SMBus address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 44
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 47
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 49
            },
            {
              "name": "UART3",
              "base": "0x4006D000",
              "irq": 51
            },
            {
              "name": "UART4",
              "base": "0x400EA000",
              "irq": 53
            },
            {
              "name": "UART5",
              "base": "0x400EB000",
              "irq": 55
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Registers: High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Registers: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            },
            "ED": {
              "offset": "0x0C",
              "size": 8,
              "description": "UART Extended Data Register"
            },
            "MODEM": {
              "offset": "0x0D",
              "size": 8,
              "description": "UART Modem Register"
            },
            "IR": {
              "offset": "0x0E",
              "size": 8,
              "description": "UART Infrared Register"
            },
            "PFIFO": {
              "offset": "0x10",
              "size": 8,
              "description": "UART FIFO Parameters"
            },
            "CFIFO": {
              "offset": "0x11",
              "size": 8,
              "description": "UART FIFO Control Register"
            },
            "SFIFO": {
              "offset": "0x12",
              "size": 8,
              "description": "UART FIFO Status Register"
            },
            "TWFIFO": {
              "offset": "0x13",
              "size": 8,
              "description": "UART FIFO Transmit Watermark"
            },
            "TCFIFO": {
              "offset": "0x14",
              "size": 8,
              "description": "UART FIFO Transmit Count"
            },
            "RWFIFO": {
              "offset": "0x15",
              "size": 8,
              "description": "UART FIFO Receive Watermark"
            },
            "RCFIFO": {
              "offset": "0x16",
              "size": 8,
              "description": "UART FIFO Receive Count"
            },
            "C7816": {
              "offset": "0x18",
              "size": 8,
              "description": "UART 7816 Control Register"
            },
            "IE7816": {
              "offset": "0x19",
              "size": 8,
              "description": "UART 7816 Interrupt Enable Register"
            },
            "IS7816": {
              "offset": "0x1A",
              "size": 8,
              "description": "UART 7816 Interrupt Status Register"
            },
            "WP7816T1": {
              "offset": "0x1B",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register"
            },
            "WP7816T0": {
              "offset": "0x1B",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register"
            },
            "WN7816": {
              "offset": "0x1C",
              "size": 8,
              "description": "UART 7816 Wait N Register"
            },
            "WF7816": {
              "offset": "0x1D",
              "size": 8,
              "description": "UART 7816 Wait FD Register"
            },
            "ET7816": {
              "offset": "0x1E",
              "size": 8,
              "description": "UART 7816 Error Threshold Register"
            },
            "TL7816": {
              "offset": "0x1F",
              "size": 8,
              "description": "UART 7816 Transmit Length Register"
            },
            "C6": {
              "offset": "0x21",
              "size": 8,
              "description": "UART CEA709.1-B Control Register 6"
            },
            "PCTH": {
              "offset": "0x22",
              "size": 8,
              "description": "UART CEA709.1-B Packet Cycle Time Counter High"
            },
            "PCTL": {
              "offset": "0x23",
              "size": 8,
              "description": "UART CEA709.1-B Packet Cycle Time Counter Low"
            },
            "B1T": {
              "offset": "0x24",
              "size": 8,
              "description": "UART CEA709.1-B Beta1 Timer"
            },
            "SDTH": {
              "offset": "0x25",
              "size": 8,
              "description": "UART CEA709.1-B Secondary Delay Timer High"
            },
            "SDTL": {
              "offset": "0x26",
              "size": 8,
              "description": "UART CEA709.1-B Secondary Delay Timer Low"
            },
            "PRE": {
              "offset": "0x27",
              "size": 8,
              "description": "UART CEA709.1-B Preamble"
            },
            "TPL": {
              "offset": "0x28",
              "size": 8,
              "description": "UART CEA709.1-B Transmit Packet Length"
            },
            "IE": {
              "offset": "0x29",
              "size": 8,
              "description": "UART CEA709.1-B Interrupt Enable Register"
            },
            "WB": {
              "offset": "0x2A",
              "size": 8,
              "description": "UART CEA709.1-B WBASE"
            },
            "S3": {
              "offset": "0x2B",
              "size": 8,
              "description": "UART CEA709.1-B Status Register"
            },
            "S4": {
              "offset": "0x2C",
              "size": 8,
              "description": "UART CEA709.1-B Status Register"
            },
            "RPL": {
              "offset": "0x2D",
              "size": 8,
              "description": "UART CEA709.1-B Received Packet Length"
            },
            "RPREL": {
              "offset": "0x2E",
              "size": 8,
              "description": "UART CEA709.1-B Received Preamble Length"
            },
            "CPW": {
              "offset": "0x2F",
              "size": 8,
              "description": "UART CEA709.1-B Collision Pulse Width"
            },
            "RIDT": {
              "offset": "0x30",
              "size": 8,
              "description": "UART CEA709.1-B Receive Indeterminate Time"
            },
            "TIDT": {
              "offset": "0x31",
              "size": 8,
              "description": "UART CEA709.1-B Transmit Indeterminate Time"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Enable"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-bit or 8-bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "UARTSWAI": {
                "bit": 6,
                "description": "UART Stops in Wait Mode"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Full Interrupt or DMA Transfer Enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmitter Interrupt or DMA Transfer Enable."
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmit Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Transmit Character Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wakeup Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "Most Significant Bit First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmitter Pin Data Direction in Single-Wire mode"
              },
              "T8": {
                "bit": 6,
                "description": "Transmit Bit 8"
              },
              "R8": {
                "bit": 7,
                "description": "Received Bit 8"
              }
            },
            "D": {
              "RT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "BRFA": {
                "bit": 0,
                "description": "Baud Rate Fine Adjust",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "RDMAS": {
                "bit": 5,
                "description": "Receiver Full DMA Select"
              },
              "TDMAS": {
                "bit": 7,
                "description": "Transmitter DMA Select"
              }
            },
            "ED": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "PARITYE": {
                "bit": 6,
                "description": "no description available"
              },
              "NOISY": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "MODEM": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              }
            },
            "IR": {
              "TNP": {
                "bit": 0,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 2,
                "description": "Infrared enable"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "PFIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              }
            },
            "CFIFO": {
              "RXUFE": {
                "bit": 0,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 1,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXOFE": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Enable"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 3
              },
              "RXFLUSH": {
                "bit": 6,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 7,
                "description": "Transmit FIFO/Buffer Flush"
              }
            },
            "SFIFO": {
              "RXUF": {
                "bit": 0,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 1,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXOF": {
                "bit": 2,
                "description": "Receiver Buffer Overflow Flag"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 3
              },
              "RXEMPT": {
                "bit": 6,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 7,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "TWFIFO": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              }
            },
            "TCFIFO": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit Counter",
                "width": 8
              }
            },
            "RWFIFO": {
              "RXWATER": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 8
              }
            },
            "RCFIFO": {
              "RXCOUNT": {
                "bit": 0,
                "description": "Receive Counter",
                "width": 8
              }
            },
            "C7816": {
              "ISO_7816E": {
                "bit": 0,
                "description": "ISO-7816 Functionality Enabled"
              },
              "TTYPE": {
                "bit": 1,
                "description": "Transfer Type"
              },
              "INIT": {
                "bit": 2,
                "description": "Detect Initial Character"
              },
              "ANACK": {
                "bit": 3,
                "description": "Generate NACK on Error"
              },
              "ONACK": {
                "bit": 4,
                "description": "Generate NACK on Overflow"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 3
              }
            },
            "IE7816": {
              "RXTE": {
                "bit": 0,
                "description": "Receive Threshold Exceeded Interrupt Enable"
              },
              "TXTE": {
                "bit": 1,
                "description": "Transmit Threshold Exceeded Interrupt Enable"
              },
              "GTVE": {
                "bit": 2,
                "description": "Guard Timer Violated Interrupt Enable"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available"
              },
              "INITDE": {
                "bit": 4,
                "description": "Initial Character Detected Interrupt Enable"
              },
              "BWTE": {
                "bit": 5,
                "description": "Block Wait Timer Interrupt Enable"
              },
              "CWTE": {
                "bit": 6,
                "description": "Character Wait Timer Interrupt Enable"
              },
              "WTE": {
                "bit": 7,
                "description": "Wait Timer Interrupt Enable"
              }
            },
            "IS7816": {
              "RXT": {
                "bit": 0,
                "description": "Receive Threshold Exceeded Interrupt"
              },
              "TXT": {
                "bit": 1,
                "description": "Transmit Threshold Exceeded Interrupt"
              },
              "GTV": {
                "bit": 2,
                "description": "Guard Timer Violated Interrupt"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available"
              },
              "INITD": {
                "bit": 4,
                "description": "Initial Character Detected Interrupt"
              },
              "BWT": {
                "bit": 5,
                "description": "Block Wait Timer Interrupt"
              },
              "CWT": {
                "bit": 6,
                "description": "Character Wait Timer Interrupt"
              },
              "WT": {
                "bit": 7,
                "description": "Wait Timer Interrupt"
              }
            },
            "WP7816T1": {
              "BWI": {
                "bit": 0,
                "description": "Block Wait Time Integer(C7816[TTYPE] = 1)",
                "width": 4
              },
              "CWI": {
                "bit": 4,
                "description": "Character Wait Time Integer (C7816[TTYPE] = 1)",
                "width": 4
              }
            },
            "WP7816T0": {
              "WI": {
                "bit": 0,
                "description": "Wait Timer Interrupt (C7816[TTYPE] = 0)",
                "width": 8
              }
            },
            "WN7816": {
              "GTN": {
                "bit": 0,
                "description": "Guard Band N",
                "width": 8
              }
            },
            "WF7816": {
              "GTFD": {
                "bit": 0,
                "description": "FD Multiplier",
                "width": 8
              }
            },
            "ET7816": {
              "RXTHRESHOLD": {
                "bit": 0,
                "description": "Receive NACK Threshold",
                "width": 4
              },
              "TXTHRESHOLD": {
                "bit": 4,
                "description": "Transmit NACK Threshold",
                "width": 4
              }
            },
            "TL7816": {
              "TLEN": {
                "bit": 0,
                "description": "Transmit Length",
                "width": 8
              }
            },
            "C6": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "CP": {
                "bit": 4,
                "description": "Collision Signal Polarity"
              },
              "CE": {
                "bit": 5,
                "description": "Collision Enable"
              },
              "TX709": {
                "bit": 6,
                "description": "CEA709.1-B Transmit Enable"
              },
              "EN709": {
                "bit": 7,
                "description": "EN709"
              }
            },
            "PCTH": {
              "PCTH": {
                "bit": 0,
                "description": "Packet Cycle Time Counter High",
                "width": 8
              }
            },
            "PCTL": {
              "PCTL": {
                "bit": 0,
                "description": "Packet Cycle Time Counter Low",
                "width": 8
              }
            },
            "B1T": {
              "B1T": {
                "bit": 0,
                "description": "Beta1 Timer",
                "width": 8
              }
            },
            "SDTH": {
              "SDTH": {
                "bit": 0,
                "description": "Secondary Delay Timer High",
                "width": 8
              }
            },
            "SDTL": {
              "SDTL": {
                "bit": 0,
                "description": "Secondary Delay Timer Low",
                "width": 8
              }
            },
            "PRE": {
              "PREAMBLE": {
                "bit": 0,
                "description": "CEA709.1-B Preamble Register",
                "width": 8
              }
            },
            "TPL": {
              "TPL": {
                "bit": 0,
                "description": "Transmit Packet Length Register",
                "width": 8
              }
            },
            "IE": {
              "TXFIE": {
                "bit": 0,
                "description": "Transmission Fail Interrupt Enable"
              },
              "PSIE": {
                "bit": 1,
                "description": "Preamble Start Interrupt Enable"
              },
              "PCTEIE": {
                "bit": 2,
                "description": "Packet Cycle Timer Interrupt Enable"
              },
              "PTXIE": {
                "bit": 3,
                "description": "Packet Transmitted Interrupt Enable"
              },
              "PRXIE": {
                "bit": 4,
                "description": "Packet Received Interrupt Enable"
              },
              "ISDIE": {
                "bit": 5,
                "description": "Initial Sync Detection Interrupt Enable"
              },
              "WBEIE": {
                "bit": 6,
                "description": "WBASE Expired Interrupt Enable"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WB": {
              "WBASE": {
                "bit": 0,
                "description": "CEA709.1-B WBASE register",
                "width": 8
              }
            },
            "S3": {
              "TXFF": {
                "bit": 0,
                "description": "Transmission Fail Flag"
              },
              "PSF": {
                "bit": 1,
                "description": "Preamble Start Flag"
              },
              "PCTEF": {
                "bit": 2,
                "description": "Packet Cycle Timer Expired Flag"
              },
              "PTXF": {
                "bit": 3,
                "description": "Packet Transmitted Flag"
              },
              "PRXF": {
                "bit": 4,
                "description": "Packet Received Flag"
              },
              "ISD": {
                "bit": 5,
                "description": "Initial Sync Detect"
              },
              "WBEF": {
                "bit": 6,
                "description": "Wbase Expired Flag"
              },
              "PEF": {
                "bit": 7,
                "description": "Preamble Error Flag"
              }
            },
            "S4": {
              "FE": {
                "bit": 0,
                "description": "Framing Error"
              },
              "ILCV": {
                "bit": 1,
                "description": "Improper Line Code Violation"
              },
              "CDET": {
                "bit": 2,
                "description": "CDET",
                "width": 2
              },
              "INITF": {
                "bit": 4,
                "description": "Initial Synchronization Fail Flag"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 3
              }
            },
            "RPL": {
              "RPL": {
                "bit": 0,
                "description": "Received Packet Length",
                "width": 8
              }
            },
            "RPREL": {
              "RPREL": {
                "bit": 0,
                "description": "Received Preamble Length",
                "width": 8
              }
            },
            "CPW": {
              "CPW": {
                "bit": 0,
                "description": "CEA709.1-B CPW register",
                "width": 8
              }
            },
            "RIDT": {
              "RIDT": {
                "bit": 0,
                "description": "CEA709.1-B Receive IDT register",
                "width": 8
              }
            },
            "TIDT": {
              "TIDT": {
                "bit": 0,
                "description": "CEA709.1-B Transmit IDT Register",
                "width": 8
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 59
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40073008",
              "irq": 60
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "CMP2": {
          "instances": [
            {
              "name": "CMP2",
              "base": "0x40073010",
              "irq": 61
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "CMP3": {
          "instances": [
            {
              "name": "CMP3",
              "base": "0x40073018",
              "irq": 98
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            }
          },
          "bits": {
            "TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference has settled"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 21
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 Register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 Register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 Register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 Register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable Register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 Register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 Register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 Register"
            },
            "FILT1": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Pin Filter 1 Register"
            },
            "FILT2": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Filter 2 Register"
            },
            "RST": {
              "offset": "0x0A",
              "size": 8,
              "description": "LLWU Reset Enable Register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable for LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable for LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable for LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable for LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable for Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable for Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable for Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable for Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable for Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable for Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable for Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag for LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag for LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag for LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag for LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag for LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag for LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag for LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag for LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag for LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag for LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag for LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag for LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag for LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag for LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag for LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag for LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag for module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag for module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag for module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag for module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag for module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag for module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag for module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag for module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter pin select",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available"
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter on External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter pin select",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available"
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter on External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "RST": {
              "RSTFILT": {
                "bit": 0,
                "description": "Digital Filter on RESET Pin"
              },
              "LLRSTE": {
                "bit": 1,
                "description": "Low Leakage mode RESET enable"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 6
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 1 Register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 2 Register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status and Control Register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 3
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator in Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection Register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control Register"
            },
            "VLLSCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "VLLS Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status Register"
            }
          },
          "bits": {
            "PMPROT": {
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "AVLLS": {
                "bit": 1,
                "description": "Allow very low leakage stop mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow low leakage stop mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow very low power modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              },
              "LPWUI": {
                "bit": 7,
                "description": "Low Power Wake Up on Interrupt"
              }
            },
            "VLLSCTRL": {
              "VLLSM": {
                "bit": 0,
                "description": "VLLS Mode Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "no description available",
                "width": 7
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control Register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width Register"
            },
            "MR": {
              "offset": "0x07",
              "size": 8,
              "description": "Mode Register"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low leakage wakeup reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-voltage detect reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-clock reset"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 2
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External reset pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-on reset"
              }
            },
            "SRS1": {
              "JTAG": {
                "bit": 0,
                "description": "JTAG generated reset"
              },
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP system reset request"
              },
              "EZPT": {
                "bit": 4,
                "description": "EzPort Reset"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "TAMPER": {
                "bit": 7,
                "description": "Tamper detect"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset pin filter select in run and wait modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset pin filter select in stop mode"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset pin filter bus clock select",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 3
              }
            },
            "MR": {
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 6
              },
              "EZP_MS": {
                "bit": 1,
                "description": "EZP_MS_B pin state"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x400A0000",
              "irq": 23
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RNGA Control Register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "RNGA Status Register"
            },
            "ER": {
              "offset": "0x08",
              "size": 32,
              "description": "RNGA Entropy Register"
            },
            "OR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNGA Output Register"
            }
          },
          "bits": {
            "CR": {
              "GO": {
                "bit": 0,
                "description": "no description available"
              },
              "HA": {
                "bit": 1,
                "description": "High Assurance"
              },
              "INTM": {
                "bit": 2,
                "description": "Interrupt Mask"
              },
              "CLRI": {
                "bit": 3,
                "description": "Clear Interrupt"
              },
              "SLP": {
                "bit": 4,
                "description": "Sleep"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            },
            "SR": {
              "SECV": {
                "bit": 0,
                "description": "Security Violation"
              },
              "LRS": {
                "bit": 1,
                "description": "Last Read Status"
              },
              "ORU": {
                "bit": 2,
                "description": "Output Register Underflow"
              },
              "ERRI": {
                "bit": 3,
                "description": "Error Interrupt"
              },
              "SLP": {
                "bit": 4,
                "description": "Sleep"
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "OREG_LVL": {
                "bit": 8,
                "description": "Output Register Level",
                "width": 8
              },
              "OREG_SIZE": {
                "bit": 16,
                "description": "Output Register Size",
                "width": 8
              }
            },
            "ER": {
              "EXT_ENT": {
                "bit": 0,
                "description": "External Entropy",
                "width": 32
              }
            },
            "OR": {
              "RANDOUT": {
                "bit": 0,
                "description": "Random Output",
                "width": 32
              }
            }
          }
        },
        "NFC": {
          "instances": [
            {
              "name": "NFC",
              "base": "0x400A8000",
              "irq": 95
            }
          ],
          "registers": {
            "CMD1": {
              "offset": "0x3F00",
              "size": 32,
              "description": "Flash command 1"
            },
            "CMD2": {
              "offset": "0x3F04",
              "size": 32,
              "description": "Flash command 2"
            },
            "CAR": {
              "offset": "0x3F08",
              "size": 32,
              "description": "Column address"
            },
            "RAR": {
              "offset": "0x3F0C",
              "size": 32,
              "description": "Row address"
            },
            "RPT": {
              "offset": "0x3F10",
              "size": 32,
              "description": "Flash command repeat"
            },
            "RAI": {
              "offset": "0x3F14",
              "size": 32,
              "description": "Row address increment"
            },
            "SR1": {
              "offset": "0x3F18",
              "size": 32,
              "description": "Flash status 1"
            },
            "SR2": {
              "offset": "0x3F1C",
              "size": 32,
              "description": "Flash status 2"
            },
            "DMA1": {
              "offset": "0x3F20",
              "size": 32,
              "description": "DMA channel 1 address"
            },
            "DMACFG": {
              "offset": "0x3F24",
              "size": 32,
              "description": "DMA configuration"
            },
            "SWAP": {
              "offset": "0x3F28",
              "size": 32,
              "description": "Cach swap"
            },
            "SECSZ": {
              "offset": "0x3F2C",
              "size": 32,
              "description": "Sector size"
            },
            "CFG": {
              "offset": "0x3F30",
              "size": 32,
              "description": "Flash configuration"
            },
            "DMA2": {
              "offset": "0x3F34",
              "size": 32,
              "description": "DMA channel 2 address"
            },
            "ISR": {
              "offset": "0x3F38",
              "size": 32,
              "description": "Interrupt status"
            }
          },
          "bits": {
            "CMD1": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "BYTE3": {
                "bit": 16,
                "description": "Third command byte that may be sent to the flash device",
                "width": 8
              },
              "BYTE2": {
                "bit": 24,
                "description": "Second command byte that may be sent to the flash device",
                "width": 8
              }
            },
            "CMD2": {
              "BUSY_START": {
                "bit": 0,
                "description": "Busy indicator and start command"
              },
              "BUFNO": {
                "bit": 1,
                "description": "Internal buffer number used for this command",
                "width": 2
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              },
              "CODE": {
                "bit": 8,
                "description": "User-defined flash operation sequencer",
                "width": 16
              },
              "BYTE1": {
                "bit": 24,
                "description": "First command byte that may be sent to the flash device",
                "width": 8
              }
            },
            "CAR": {
              "BYTE1": {
                "bit": 0,
                "description": "First byte of column address",
                "width": 8
              },
              "BYTE2": {
                "bit": 8,
                "description": "Second byte of column address",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "RAR": {
              "BYTE1": {
                "bit": 0,
                "description": "First byte of row address",
                "width": 8
              },
              "BYTE2": {
                "bit": 8,
                "description": "Second byte of row address",
                "width": 8
              },
              "BYTE3": {
                "bit": 16,
                "description": "Third byte of row address",
                "width": 8
              },
              "RB0": {
                "bit": 24,
                "description": "Ready/busy 0 enable"
              },
              "RB1": {
                "bit": 25,
                "description": "Ready/busy 1 enable"
              },
              "RESERVED": {
                "bit": 30,
                "description": "no description available",
                "width": 2
              },
              "CS0": {
                "bit": 28,
                "description": "Chip select 0 enable"
              },
              "CS1": {
                "bit": 29,
                "description": "Chip select 1 enable"
              }
            },
            "RPT": {
              "COUNT": {
                "bit": 0,
                "description": "16-bit repeat count",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "RAI": {
              "INC1": {
                "bit": 0,
                "description": "Increment for the first byte of row address",
                "width": 8
              },
              "INC2": {
                "bit": 8,
                "description": "Increment for the second byte of row address",
                "width": 8
              },
              "INC3": {
                "bit": 16,
                "description": "Increment for the third byte of row address",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "SR1": {
              "ID4": {
                "bit": 0,
                "description": "Fourth byte returned by read ID command",
                "width": 8
              },
              "ID3": {
                "bit": 8,
                "description": "Third byte returned by read ID command",
                "width": 8
              },
              "ID2": {
                "bit": 16,
                "description": "Second byte returned by read ID command",
                "width": 8
              },
              "ID1": {
                "bit": 24,
                "description": "First byte returned by read ID command",
                "width": 8
              }
            },
            "SR2": {
              "STATUS1": {
                "bit": 0,
                "description": "Byte returned by read status command",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 16
              },
              "ID5": {
                "bit": 24,
                "description": "Fifth byte returned by read ID command",
                "width": 8
              }
            },
            "DMA1": {
              "ADDRESS": {
                "bit": 0,
                "description": "DMA channel 1 address. DMA channel 1 address, it is 8-byte aligned.",
                "width": 32
              }
            },
            "DMACFG": {
              "ACT2": {
                "bit": 0,
                "description": "DMA channel 2 status"
              },
              "ACT1": {
                "bit": 1,
                "description": "DMA channel 1 status"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 7
              },
              "OFFSET2": {
                "bit": 9,
                "description": "256-byte offset for DMA channel 2. DMA channel 2 transfer starts at this offset count x 256 bytes. For example, if OFFSET2 = 0x2, DMA channel 2 transfer starts at 0x200.",
                "width": 4
              },
              "COUNT2": {
                "bit": 13,
                "description": "Number of bytes to be transferred by DMA channel 2. It should be multiple of 8 bytes.",
                "width": 7
              },
              "COUNT1": {
                "bit": 20,
                "description": "Number of bytes to be transferred by DMA channel 1. It should be multiple of 8 bytes.",
                "width": 12
              }
            },
            "SWAP": {
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "ADDR2": {
                "bit": 1,
                "description": "Upper swap address",
                "width": 11
              },
              "ADDR1": {
                "bit": 17,
                "description": "Lower swap address",
                "width": 11
              }
            },
            "SECSZ": {
              "SIZE": {
                "bit": 0,
                "description": "Size in bytes of one elementary transfer unit",
                "width": 13
              },
              "RESERVED": {
                "bit": 13,
                "description": "no description available",
                "width": 19
              }
            },
            "CFG": {
              "PAGECNT": {
                "bit": 0,
                "description": "Number of virtual pages (in one physical flash page) to be programmed or read, etc.",
                "width": 4
              },
              "AIBN": {
                "bit": 4,
                "description": "no description available"
              },
              "AIAD": {
                "bit": 5,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "BITWIDTH": {
                "bit": 7,
                "description": "no description available"
              },
              "TIMEOUT": {
                "bit": 8,
                "description": "no description available",
                "width": 5
              },
              "IDCNT": {
                "bit": 13,
                "description": "Number of bytes that are read for the read id command.",
                "width": 3
              },
              "FAST": {
                "bit": 16,
                "description": "See the \"Fast Flash Configuration for EDO\" section for more details."
              },
              "ECCMODE": {
                "bit": 17,
                "description": "no description available",
                "width": 3
              },
              "DMAREQ": {
                "bit": 20,
                "description": "no description available"
              },
              "ECCSRAM": {
                "bit": 21,
                "description": "no description available"
              },
              "ECCAD": {
                "bit": 22,
                "description": "Byte address in SRAM where ECC status is written.",
                "width": 9
              },
              "STOPWERR": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "DMA2": {
              "ADDRESS": {
                "bit": 0,
                "description": "DMA channel 2 address. DMA channel 2 address, it is 8-byte aligned.",
                "width": 32
              }
            },
            "ISR": {
              "DMABN": {
                "bit": 0,
                "description": "DMA buffer number",
                "width": 2
              },
              "ECCBN": {
                "bit": 2,
                "description": "ECC buffer number",
                "width": 2
              },
              "RESBN": {
                "bit": 4,
                "description": "Residue buffer number",
                "width": 2
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available"
              },
              "IDLECLR": {
                "bit": 17,
                "description": "no description available"
              },
              "DONECLR": {
                "bit": 18,
                "description": "no description available"
              },
              "WERRCLR": {
                "bit": 19,
                "description": "no description available"
              },
              "IDLEEN": {
                "bit": 20,
                "description": "no description available"
              },
              "DONEEN": {
                "bit": 21,
                "description": "no description available"
              },
              "WERREN": {
                "bit": 22,
                "description": "no description available"
              },
              "DMABUSY": {
                "bit": 23,
                "description": "DMA engine busy"
              },
              "ECCBUSY": {
                "bit": 24,
                "description": "ECC engine busy"
              },
              "RESBUSY": {
                "bit": 25,
                "description": "Residue engine busy"
              },
              "CMDBUSY": {
                "bit": 26,
                "description": "Command busy"
              },
              "WERRNS": {
                "bit": 27,
                "description": "Write error status"
              },
              "IDLE": {
                "bit": 29,
                "description": "Command idle interrupt"
              },
              "DONE": {
                "bit": 30,
                "description": "Done interrupt"
              },
              "WERR": {
                "bit": 31,
                "description": "Write error interrupt"
              }
            }
          }
        },
        "DDR": {
          "instances": [
            {
              "name": "DDR",
              "base": "0x400AE000",
              "irq": 93
            }
          ],
          "registers": {
            "CR00": {
              "offset": "0x00",
              "size": 32,
              "description": "DDR Control Register 0"
            },
            "CR01": {
              "offset": "0x04",
              "size": 32,
              "description": "DDR Control Register 1"
            },
            "CR02": {
              "offset": "0x08",
              "size": 32,
              "description": "DDR Control Register 2"
            },
            "CR03": {
              "offset": "0x0C",
              "size": 32,
              "description": "DDR Control Register 3"
            },
            "CR04": {
              "offset": "0x10",
              "size": 32,
              "description": "DDR Control Register 4"
            },
            "CR05": {
              "offset": "0x14",
              "size": 32,
              "description": "DDR Control Register 5"
            },
            "CR06": {
              "offset": "0x18",
              "size": 32,
              "description": "DDR Control Register 6"
            },
            "CR07": {
              "offset": "0x1C",
              "size": 32,
              "description": "DDR Control Register 7"
            },
            "CR08": {
              "offset": "0x20",
              "size": 32,
              "description": "DDR Control Register 8"
            },
            "CR09": {
              "offset": "0x24",
              "size": 32,
              "description": "DDR Control Register 9"
            },
            "CR10": {
              "offset": "0x28",
              "size": 32,
              "description": "DDR Control Register 10"
            },
            "CR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "DDR Control Register 11"
            },
            "CR12": {
              "offset": "0x30",
              "size": 32,
              "description": "DDR Control Register 12"
            },
            "CR13": {
              "offset": "0x34",
              "size": 32,
              "description": "DDR Control Register 13"
            },
            "CR14": {
              "offset": "0x38",
              "size": 32,
              "description": "DDR Control Register 14"
            },
            "CR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "DDR Control Register 15"
            },
            "CR16": {
              "offset": "0x40",
              "size": 32,
              "description": "DDR Control Register 16"
            },
            "CR17": {
              "offset": "0x44",
              "size": 32,
              "description": "DDR Control Register 17"
            },
            "CR18": {
              "offset": "0x48",
              "size": 32,
              "description": "DDR Control Register 18"
            },
            "CR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "DDR Control Register 19"
            },
            "CR20": {
              "offset": "0x50",
              "size": 32,
              "description": "DDR Control Register 20"
            },
            "CR21": {
              "offset": "0x54",
              "size": 32,
              "description": "DDR Control Register 21"
            },
            "CR22": {
              "offset": "0x58",
              "size": 32,
              "description": "DDR Control Register 22"
            },
            "CR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "DDR Control Register 23"
            },
            "CR24": {
              "offset": "0x60",
              "size": 32,
              "description": "DDR Control Register 24"
            },
            "CR25": {
              "offset": "0x64",
              "size": 32,
              "description": "DDR Control Register 25"
            },
            "CR26": {
              "offset": "0x68",
              "size": 32,
              "description": "DDR Control Register 26"
            },
            "CR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "DDR Control Register 27"
            },
            "CR28": {
              "offset": "0x70",
              "size": 32,
              "description": "DDR Control Register 28"
            },
            "CR29": {
              "offset": "0x74",
              "size": 32,
              "description": "DDR Control Register 29"
            },
            "CR30": {
              "offset": "0x78",
              "size": 32,
              "description": "DDR Control Register 30"
            },
            "CR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "DDR Control Register 31"
            },
            "CR32": {
              "offset": "0x80",
              "size": 32,
              "description": "DDR Control Register 32"
            },
            "CR33": {
              "offset": "0x84",
              "size": 32,
              "description": "DDR Control Register 33"
            },
            "CR34": {
              "offset": "0x88",
              "size": 32,
              "description": "DDR Control Register 34"
            },
            "CR35": {
              "offset": "0x8C",
              "size": 32,
              "description": "DDR Control Register 35"
            },
            "CR36": {
              "offset": "0x90",
              "size": 32,
              "description": "DDR Control Register 36"
            },
            "CR37": {
              "offset": "0x94",
              "size": 32,
              "description": "DDR Control Register 37"
            },
            "CR38": {
              "offset": "0x98",
              "size": 32,
              "description": "DDR Control Register 38"
            },
            "CR39": {
              "offset": "0x9C",
              "size": 32,
              "description": "DDR Control Register 39"
            },
            "CR40": {
              "offset": "0xA0",
              "size": 32,
              "description": "DDR Control Register 40"
            },
            "CR41": {
              "offset": "0xA4",
              "size": 32,
              "description": "DDR Control Register 41"
            },
            "CR42": {
              "offset": "0xA8",
              "size": 32,
              "description": "DDR Control Register 42"
            },
            "CR43": {
              "offset": "0xAC",
              "size": 32,
              "description": "DDR Control Register 43"
            },
            "CR44": {
              "offset": "0xB0",
              "size": 32,
              "description": "DDR Control Register 44"
            },
            "CR45": {
              "offset": "0xB4",
              "size": 32,
              "description": "DDR Control Register 45"
            },
            "CR46": {
              "offset": "0xB8",
              "size": 32,
              "description": "DDR Control Register 46"
            },
            "CR47": {
              "offset": "0xBC",
              "size": 32,
              "description": "DDR Control Register 47"
            },
            "CR48": {
              "offset": "0xC0",
              "size": 32,
              "description": "DDR Control Register 48"
            },
            "CR49": {
              "offset": "0xC4",
              "size": 32,
              "description": "DDR Control Register 49"
            },
            "CR50": {
              "offset": "0xC8",
              "size": 32,
              "description": "DDR Control Register 50"
            },
            "CR51": {
              "offset": "0xCC",
              "size": 32,
              "description": "DDR Control Register 51"
            },
            "CR52": {
              "offset": "0xD0",
              "size": 32,
              "description": "DDR Control Register 52"
            },
            "CR53": {
              "offset": "0xD4",
              "size": 32,
              "description": "DDR Control Register 53"
            },
            "CR54": {
              "offset": "0xD8",
              "size": 32,
              "description": "DDR Control Register 54"
            },
            "CR55": {
              "offset": "0xDC",
              "size": 32,
              "description": "DDR Control Register 55"
            },
            "CR56": {
              "offset": "0xE0",
              "size": 32,
              "description": "DDR Control Register 56"
            },
            "CR57": {
              "offset": "0xE4",
              "size": 32,
              "description": "DDR Control Register 57"
            },
            "CR58": {
              "offset": "0xE8",
              "size": 32,
              "description": "DDR Control Register 58"
            },
            "CR59": {
              "offset": "0xEC",
              "size": 32,
              "description": "DDR Control Register 59"
            },
            "CR60": {
              "offset": "0xF0",
              "size": 32,
              "description": "DDR Control Register 60"
            },
            "CR61": {
              "offset": "0xF4",
              "size": 32,
              "description": "DDR Control Register 61"
            },
            "CR62": {
              "offset": "0xF8",
              "size": 32,
              "description": "DDR Control Register 62"
            },
            "CR63": {
              "offset": "0xFC",
              "size": 32,
              "description": "DDR Control Register 63"
            },
            "RCR": {
              "offset": "0x180",
              "size": 32,
              "description": "RCR Control Register"
            },
            "PAD_CTRL": {
              "offset": "0x1AC",
              "size": 32,
              "description": "I/O Pad Control Register"
            }
          },
          "bits": {
            "CR00": {
              "START": {
                "bit": 0,
                "description": "Start"
              },
              "RESERVED": {
                "bit": 12,
                "description": "Reserved",
                "width": 4
              },
              "DDRCLS": {
                "bit": 8,
                "description": "DRAM Class",
                "width": 4
              },
              "VERSION": {
                "bit": 16,
                "description": "Version",
                "width": 16
              }
            },
            "CR01": {
              "MAXROW": {
                "bit": 0,
                "description": "Maxmum Row",
                "width": 5
              },
              "RESERVED": {
                "bit": 18,
                "description": "Reserved",
                "width": 14
              },
              "MAXCOL": {
                "bit": 8,
                "description": "Maximum Column",
                "width": 4
              },
              "CSMAX": {
                "bit": 16,
                "description": "Chip Select Maximum",
                "width": 2
              }
            },
            "CR02": {
              "TINIT": {
                "bit": 0,
                "description": "Time Initialization",
                "width": 24
              },
              "INITAREF": {
                "bit": 24,
                "description": "Initialization Auto-Refresh",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              }
            },
            "CR03": {
              "LATLIN": {
                "bit": 0,
                "description": "Latency Linear",
                "width": 4
              },
              "RESERVED": {
                "bit": 29,
                "description": "Reserved",
                "width": 3
              },
              "LATGATE": {
                "bit": 8,
                "description": "Latency Gate",
                "width": 4
              },
              "WRLAT": {
                "bit": 16,
                "description": "Write Latency",
                "width": 4
              },
              "TCCD": {
                "bit": 24,
                "description": "Time CAS-to-CAS Delay",
                "width": 5
              }
            },
            "CR04": {
              "TBINT": {
                "bit": 0,
                "description": "Time Burst Interrupt Interval",
                "width": 3
              },
              "RESERVED": {
                "bit": 22,
                "description": "Reserved",
                "width": 2
              },
              "TRRD": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              },
              "TRC": {
                "bit": 16,
                "description": "no description available",
                "width": 6
              },
              "TRASMIN": {
                "bit": 24,
                "description": "Time RAS Minimum",
                "width": 8
              }
            },
            "CR05": {
              "TWTR": {
                "bit": 0,
                "description": "Time Write-To-Read",
                "width": 4
              },
              "RESERVED": {
                "bit": 29,
                "description": "Reserved",
                "width": 3
              },
              "TRP": {
                "bit": 8,
                "description": "no description available",
                "width": 4
              },
              "TRTP": {
                "bit": 16,
                "description": "Time Read-To-Precharge",
                "width": 3
              },
              "TMRD": {
                "bit": 24,
                "description": "no description available",
                "width": 5
              }
            },
            "CR06": {
              "TMOD": {
                "bit": 0,
                "description": "Time Mode",
                "width": 8
              },
              "TRASMAX": {
                "bit": 8,
                "description": "Time Row Access Maximum",
                "width": 16
              },
              "INTWBR": {
                "bit": 24,
                "description": "Interrupt Write Burst"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              }
            },
            "CR07": {
              "CLKPW": {
                "bit": 0,
                "description": "Clock Pulse Width",
                "width": 3
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "TCKESR": {
                "bit": 8,
                "description": "Time Clock low Self Refresh",
                "width": 5
              },
              "AP": {
                "bit": 16,
                "description": "Auto Precharge"
              },
              "CCAPEN": {
                "bit": 24,
                "description": "Concurrent Auto-Precharge Enable"
              }
            },
            "CR08": {
              "TRAS": {
                "bit": 0,
                "description": "Time RAS lockout"
              },
              "RESERVED": {
                "bit": 29,
                "description": "Reserved",
                "width": 3
              },
              "TRASDI": {
                "bit": 8,
                "description": "Time RAS-to-CAS Delay Interval",
                "width": 8
              },
              "TWR": {
                "bit": 16,
                "description": "Time Write Recovery",
                "width": 5
              },
              "TDAL": {
                "bit": 24,
                "description": "no description available",
                "width": 5
              }
            },
            "CR09": {
              "TDLL": {
                "bit": 0,
                "description": "Time DLL",
                "width": 16
              },
              "NOCMD": {
                "bit": 16,
                "description": "No Command"
              },
              "RESERVED": {
                "bit": 27,
                "description": "Reserved",
                "width": 5
              },
              "BSTLEN": {
                "bit": 24,
                "description": "Burst Length",
                "width": 3
              }
            },
            "CR10": {
              "TFAW": {
                "bit": 0,
                "description": "Time FAW",
                "width": 6
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "TCPD": {
                "bit": 8,
                "description": "Time Clock Enable to Precharge Delay",
                "width": 16
              },
              "TRPAB": {
                "bit": 24,
                "description": "TRP All Bank",
                "width": 4
              }
            },
            "CR11": {
              "REGDIMM": {
                "bit": 0,
                "description": "Registered DIMM"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "AREF": {
                "bit": 8,
                "description": "Auto Refresh"
              },
              "AREFMODE": {
                "bit": 16,
                "description": "Auto Refresh Mode"
              },
              "TREFEN": {
                "bit": 24,
                "description": "no description available"
              }
            },
            "CR12": {
              "TRFC": {
                "bit": 0,
                "description": "Time Refresh Command",
                "width": 10
              },
              "RESERVED": {
                "bit": 30,
                "description": "Reserved",
                "width": 2
              },
              "TREF": {
                "bit": 16,
                "description": "Time Refresh",
                "width": 14
              }
            },
            "CR13": {
              "TREFINT": {
                "bit": 0,
                "description": "Reserved",
                "width": 14
              },
              "RESERVED": {
                "bit": 17,
                "description": "Reserved",
                "width": 15
              },
              "PD": {
                "bit": 16,
                "description": "Power Down"
              }
            },
            "CR14": {
              "TPDEX": {
                "bit": 0,
                "description": "Time Power Down Exit",
                "width": 16
              },
              "TXSR": {
                "bit": 16,
                "description": "Time Exit Self Refresh",
                "width": 16
              }
            },
            "CR15": {
              "TXSNR": {
                "bit": 0,
                "description": "TXSNR parameter",
                "width": 16
              },
              "SREF": {
                "bit": 16,
                "description": "Self Refresh"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "PUREF": {
                "bit": 24,
                "description": "Power Up Refresh"
              }
            },
            "CR16": {
              "QKREF": {
                "bit": 0,
                "description": "Quick Refresh"
              },
              "RESERVED": {
                "bit": 21,
                "description": "Reserved",
                "width": 11
              },
              "CLKDLY": {
                "bit": 8,
                "description": "Clock Delay",
                "width": 3
              },
              "LPCTRL": {
                "bit": 16,
                "description": "Low Power Control",
                "width": 5
              }
            },
            "CR17": {
              "LPPDCNT": {
                "bit": 0,
                "description": "Low Power Power Down Count",
                "width": 16
              },
              "LPRFCNT": {
                "bit": 16,
                "description": "Low Power Refresh Count",
                "width": 16
              }
            },
            "CR18": {
              "LPEXTCNT": {
                "bit": 0,
                "description": "Low Power External Count",
                "width": 16
              },
              "LPAUTO": {
                "bit": 16,
                "description": "Low Power Auto",
                "width": 5
              },
              "RESERVED": {
                "bit": 21,
                "description": "Reserved",
                "width": 11
              }
            },
            "CR19": {
              "LPINTCNT": {
                "bit": 0,
                "description": "Low Power Interval Count",
                "width": 16
              },
              "LPRFHOLD": {
                "bit": 16,
                "description": "Low Power Refresh Hold",
                "width": 16
              }
            },
            "CR20": {
              "LPRE": {
                "bit": 0,
                "description": "Low Power Refresh enable",
                "width": 2
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "CKSRE": {
                "bit": 8,
                "description": "no description available",
                "width": 4
              },
              "CKSRX": {
                "bit": 16,
                "description": "Clock Self Refresh Exit",
                "width": 4
              },
              "WRMD": {
                "bit": 24,
                "description": "Write Mode Register"
              }
            },
            "CR21": {
              "MR0DAT0": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "MR1DAT0": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CR22": {
              "MR2DATA0": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "MR3DAT0": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CR23": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR24": {
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CR25": {
              "BNK8": {
                "bit": 0,
                "description": "Eight Bank Mode"
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "ADDPINS": {
                "bit": 8,
                "description": "Address Pins",
                "width": 3
              },
              "COLSIZ": {
                "bit": 16,
                "description": "Column Size",
                "width": 3
              },
              "APREBIT": {
                "bit": 24,
                "description": "Auto Precharge Bit",
                "width": 4
              }
            },
            "CR26": {
              "AGECNT": {
                "bit": 0,
                "description": "Age Count",
                "width": 8
              },
              "CMDAGE": {
                "bit": 8,
                "description": "Command Age count",
                "width": 8
              },
              "ADDCOL": {
                "bit": 16,
                "description": "Address Collision enable"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "BNKSPT": {
                "bit": 24,
                "description": "Bank Split enable"
              }
            },
            "CR27": {
              "PLEN": {
                "bit": 0,
                "description": "Placement Enable"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "PRIEN": {
                "bit": 8,
                "description": "Priority Enable"
              },
              "RWEN": {
                "bit": 16,
                "description": "Read Write same Enable"
              },
              "SWPEN": {
                "bit": 24,
                "description": "Swap Enable"
              }
            },
            "CR28": {
              "CSMAP": {
                "bit": 0,
                "description": "Chip Select Map"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "REDUC": {
                "bit": 8,
                "description": "no description available"
              },
              "BIGEND": {
                "bit": 16,
                "description": "Big Endian Enable"
              },
              "CMDLATR": {
                "bit": 24,
                "description": "Command Latency Reduction Enable"
              }
            },
            "CR29": {
              "WRLATR": {
                "bit": 0,
                "description": "Write Latency Reduction enable"
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "FSTWR": {
                "bit": 8,
                "description": "Fast Write"
              },
              "QFULL": {
                "bit": 16,
                "description": "Queue Fullness",
                "width": 2
              },
              "RESYNC": {
                "bit": 24,
                "description": "Resyncronize"
              }
            },
            "CR30": {
              "RSYNCRF": {
                "bit": 0,
                "description": "Resynchroize after Refresh"
              },
              "RESERVED": {
                "bit": 17,
                "description": "Reserved",
                "width": 7
              },
              "INTSTAT": {
                "bit": 8,
                "description": "Interrupt Status",
                "width": 9
              },
              "INTACK": {
                "bit": 24,
                "description": "Interupt Acknowlege",
                "width": 8
              }
            },
            "CR31": {
              "INTMASK": {
                "bit": 0,
                "description": "Interrupt Mask",
                "width": 9
              },
              "RESERVED": {
                "bit": 9,
                "description": "Reserved",
                "width": 23
              }
            },
            "CR32": {
              "OORAD": {
                "bit": 0,
                "description": "Out Of Range Address",
                "width": 32
              }
            },
            "CR33": {
              "OORLEN": {
                "bit": 0,
                "description": "Out Of Range Length",
                "width": 10
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "OORTYP": {
                "bit": 16,
                "description": "Out Of Range Type",
                "width": 6
              },
              "OORID": {
                "bit": 24,
                "description": "Out Of Range source ID",
                "width": 2
              }
            },
            "CR34": {
              "ODTRDC": {
                "bit": 0,
                "description": "ODT Read map CS"
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "ODTWRCS": {
                "bit": 8,
                "description": "ODT Write map CS"
              }
            },
            "CR35": {
              "R2WSMCS": {
                "bit": 0,
                "description": "Read To Write Same Chip Select",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "Reserved",
                "width": 20
              },
              "W2RSMCS": {
                "bit": 8,
                "description": "Write To Read Same Chip Select",
                "width": 4
              }
            },
            "CR36": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR37": {
              "R2RSAME": {
                "bit": 0,
                "description": "R2R Same chip select delay",
                "width": 3
              },
              "RESERVED": {
                "bit": 27,
                "description": "Reserved",
                "width": 5
              },
              "R2WSAME": {
                "bit": 8,
                "description": "R2W Same chip select delay",
                "width": 3
              },
              "W2RSAME": {
                "bit": 16,
                "description": "W2R Same chip select delay",
                "width": 3
              },
              "W2WSAME": {
                "bit": 24,
                "description": "W2W Same chip select delay",
                "width": 3
              }
            },
            "CR38": {
              "PDNCS": {
                "bit": 0,
                "description": "OCD Pull Down adjustment Chip Select",
                "width": 5
              },
              "RESERVED": {
                "bit": 27,
                "description": "Reserved",
                "width": 5
              },
              "PUPCS": {
                "bit": 8,
                "description": "OCD Pull Up adjustment Chip Select",
                "width": 5
              },
              "PWRCNT": {
                "bit": 16,
                "description": "Port 0 Write Count",
                "width": 11
              }
            },
            "CR39": {
              "P0RDCNT": {
                "bit": 0,
                "description": "Port 0 Read command Count",
                "width": 11
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "RP0": {
                "bit": 16,
                "description": "Port 0 Read command Priority",
                "width": 2
              },
              "WP0": {
                "bit": 24,
                "description": "Port 0 Write command Priority",
                "width": 2
              }
            },
            "CR40": {
              "P0TYP": {
                "bit": 0,
                "description": "Port 0 Type",
                "width": 2
              },
              "RESERVED": {
                "bit": 19,
                "description": "Reserved",
                "width": 13
              },
              "P1WRCNT": {
                "bit": 8,
                "description": "Port 1 Write command Count",
                "width": 11
              }
            },
            "CR41": {
              "P1RDCNT": {
                "bit": 0,
                "description": "Port 1 Read command Count",
                "width": 11
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "RP1": {
                "bit": 16,
                "description": "Read command priority Port 1",
                "width": 2
              },
              "WP1": {
                "bit": 24,
                "description": "Write command priority Port 1",
                "width": 2
              }
            },
            "CR42": {
              "P1TYP": {
                "bit": 0,
                "description": "Port 1 Type",
                "width": 2
              },
              "RESERVED": {
                "bit": 19,
                "description": "Reserved",
                "width": 13
              },
              "P2WRCNT": {
                "bit": 8,
                "description": "Port 2 Write command Count",
                "width": 11
              }
            },
            "CR43": {
              "P2RDCNT": {
                "bit": 0,
                "description": "Port 2 Read command Count",
                "width": 11
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "RP2": {
                "bit": 16,
                "description": "Read command priority Port 2",
                "width": 2
              },
              "WP2": {
                "bit": 24,
                "description": "Write command priority Port 2",
                "width": 2
              }
            },
            "CR44": {
              "P2TYP": {
                "bit": 0,
                "description": "Port 2 Type",
                "width": 2
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "WRRLAT": {
                "bit": 8,
                "description": "WRR Latency"
              },
              "WRRSHARE": {
                "bit": 16,
                "description": "WRR Shared arbitration"
              },
              "WRRERR": {
                "bit": 24,
                "description": "WRR parameters Error",
                "width": 4
              }
            },
            "CR45": {
              "P0PRI0": {
                "bit": 0,
                "description": "Port 0 Priority 0 commands",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "P0PRI1": {
                "bit": 8,
                "description": "Port 0 Priority 1 commands",
                "width": 4
              },
              "P0PRI2": {
                "bit": 16,
                "description": "Port 0 Priority 2 commands",
                "width": 4
              },
              "P0PRI3": {
                "bit": 24,
                "description": "Port 0 Priority 3 commands",
                "width": 4
              }
            },
            "CR46": {
              "P0ORD": {
                "bit": 0,
                "description": "Port 0 Order",
                "width": 2
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "P0PRIRLX": {
                "bit": 8,
                "description": "Port 0 Priority Relax",
                "width": 10
              },
              "P1PRI0": {
                "bit": 24,
                "description": "Port 1 Priority 0 commands",
                "width": 4
              }
            },
            "CR47": {
              "P1PRI1": {
                "bit": 0,
                "description": "Port 1 Priority 1 commands",
                "width": 4
              },
              "RESERVED": {
                "bit": 26,
                "description": "Reserved",
                "width": 6
              },
              "P1PRI2": {
                "bit": 8,
                "description": "Port 1 Priority 2 commands",
                "width": 4
              },
              "P1PRI3": {
                "bit": 16,
                "description": "Port 1 Priority 3 commands",
                "width": 4
              },
              "P1ORD": {
                "bit": 24,
                "description": "Port 1 Order",
                "width": 2
              }
            },
            "CR48": {
              "P1PRIRLX": {
                "bit": 0,
                "description": "Port 1 Priority Relax",
                "width": 10
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "P2PRI0": {
                "bit": 16,
                "description": "Port 2 Priority 0 commands",
                "width": 4
              },
              "P2PRI1": {
                "bit": 24,
                "description": "Port 2 Priority 1 commands",
                "width": 4
              }
            },
            "CR49": {
              "P2PRI2": {
                "bit": 0,
                "description": "Port 2 Priority 2 commands",
                "width": 4
              },
              "RESERVED": {
                "bit": 18,
                "description": "Reserved",
                "width": 14
              },
              "P2PRI3": {
                "bit": 8,
                "description": "Port 2 Priority 3 commands",
                "width": 4
              },
              "P2ORD": {
                "bit": 16,
                "description": "Port 2 Order",
                "width": 2
              }
            },
            "CR50": {
              "P2PRIRLX": {
                "bit": 0,
                "description": "Port 2 Priority Relax",
                "width": 10
              },
              "RESERVED": {
                "bit": 17,
                "description": "Reserved",
                "width": 15
              },
              "CLKSTATUS": {
                "bit": 16,
                "description": "Clock Status"
              }
            },
            "CR51": {
              "DLLRSTDLY": {
                "bit": 0,
                "description": "DLL Reset Delay",
                "width": 16
              },
              "DLLRADLY": {
                "bit": 16,
                "description": "DLL Reset Adjust Delay",
                "width": 8
              },
              "PHYWRLAT": {
                "bit": 24,
                "description": "PHY Write Latency",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              }
            },
            "CR52": {
              "PYWRLTBS": {
                "bit": 0,
                "description": "PHY Write Latency Base",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "PHYRDLAT": {
                "bit": 8,
                "description": "PHY Read Latency",
                "width": 4
              },
              "RDDATAEN": {
                "bit": 16,
                "description": "Read Data Enable",
                "width": 4
              },
              "RDDTENBAS": {
                "bit": 24,
                "description": "Read Data Enable Base",
                "width": 4
              }
            },
            "CR53": {
              "CLKDISCS": {
                "bit": 0,
                "description": "DRAM Clock Disable for chip select"
              },
              "RESERVED": {
                "bit": 30,
                "description": "Reserved",
                "width": 2
              },
              "CRTLUPDMN": {
                "bit": 8,
                "description": "DFI CRTLUPD Minimum",
                "width": 4
              },
              "CTRLUPDMX": {
                "bit": 16,
                "description": "DFI CRTLUPD Minimum",
                "width": 14
              }
            },
            "CR54": {
              "PHYUPDTY0": {
                "bit": 0,
                "description": "DFI PHYUPD Type 0",
                "width": 14
              },
              "RESERVED": {
                "bit": 30,
                "description": "Reserved",
                "width": 2
              },
              "PHYUPDTY1": {
                "bit": 16,
                "description": "DFI PHYUPD Type 1",
                "width": 14
              }
            },
            "CR55": {
              "PHYUPDTY2": {
                "bit": 0,
                "description": "DFI PHYUPD TYPE2",
                "width": 14
              },
              "RESERVED": {
                "bit": 30,
                "description": "Reserved",
                "width": 2
              },
              "PHYUPDTY3": {
                "bit": 16,
                "description": "DFI PHYUPD TYPE3",
                "width": 14
              }
            },
            "CR56": {
              "PHYUPDRESP": {
                "bit": 0,
                "description": "TDFI PHYUPDRESP parameter",
                "width": 14
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "RDLATADJ": {
                "bit": 16,
                "description": "Read Latency Adjust",
                "width": 4
              },
              "WRLATADJ": {
                "bit": 24,
                "description": "Write Latency Adjust",
                "width": 4
              }
            },
            "CR57": {
              "CMDDLY": {
                "bit": 0,
                "description": "Command Delay",
                "width": 4
              },
              "RESERVED": {
                "bit": 25,
                "description": "Reserved",
                "width": 7
              },
              "CLKDISDLY": {
                "bit": 8,
                "description": "DFI Clock Disable Delay",
                "width": 3
              },
              "CLKENDLY": {
                "bit": 16,
                "description": "DFI Clock Enable Delay",
                "width": 4
              },
              "ODTALTEN": {
                "bit": 24,
                "description": "ODT Alternate Enable"
              }
            },
            "CR58": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR59": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR60": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR61": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR62": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "CR63": {
              "Not_Used": {
                "bit": 0,
                "description": "Reserved",
                "width": 16
              },
              "NOT_USED": {
                "bit": 16,
                "description": "Reserved",
                "width": 16
              }
            },
            "RCR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "RST": {
                "bit": 30,
                "description": "Reset"
              }
            },
            "PAD_CTRL": {
              "SPARE_DLY_CTRL": {
                "bit": 0,
                "description": "These SPARE_DLY_CTRL[3:0]bits set the delay chains in the spare logic.",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "Reserved",
                "width": 4
              },
              "PAD_ODT_CS0": {
                "bit": 24,
                "description": "Required to enable ODT and configure ODT resistor value in the pad.",
                "width": 2
              }
            }
          }
        },
        "SDHC": {
          "instances": [
            {
              "name": "SDHC",
              "base": "0x400B1000",
              "irq": 80
            }
          ],
          "registers": {
            "DSADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA System Address Register"
            },
            "BLKATTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Block Attributes Register"
            },
            "CMDARG": {
              "offset": "0x08",
              "size": 32,
              "description": "Command Argument Register"
            },
            "XFERTYP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transfer Type Register"
            },
            "CMDRSP0": {
              "offset": "0x10",
              "size": 32,
              "description": "Command Response 0"
            },
            "CMDRSP1": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Response 1"
            },
            "CMDRSP2": {
              "offset": "0x18",
              "size": 32,
              "description": "Command Response 2"
            },
            "CMDRSP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Command Response 3"
            },
            "DATPORT": {
              "offset": "0x20",
              "size": 32,
              "description": "Buffer Data Port Register"
            },
            "PRSSTAT": {
              "offset": "0x24",
              "size": 32,
              "description": "Present State Register"
            },
            "PROCTL": {
              "offset": "0x28",
              "size": 32,
              "description": "Protocol Control Register"
            },
            "SYSCTL": {
              "offset": "0x2C",
              "size": 32,
              "description": "System Control Register"
            },
            "IRQSTAT": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IRQSTATEN": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Status Enable Register"
            },
            "IRQSIGEN": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Signal Enable Register"
            },
            "AC12ERR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auto CMD12 Error Status Register"
            },
            "HTCAPBLT": {
              "offset": "0x40",
              "size": 32,
              "description": "Host Controller Capabilities"
            },
            "WML": {
              "offset": "0x44",
              "size": 32,
              "description": "Watermark Level Register"
            },
            "FEVT": {
              "offset": "0x50",
              "size": 32,
              "description": "Force Event Register"
            },
            "ADMAES": {
              "offset": "0x54",
              "size": 32,
              "description": "ADMA Error Status Register"
            },
            "ADSADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "ADMA System Address Register"
            },
            "VENDOR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Vendor Specific Register"
            },
            "MMCBOOT": {
              "offset": "0xC4",
              "size": 32,
              "description": "MMC Boot Register"
            },
            "HOSTVER": {
              "offset": "0xFC",
              "size": 32,
              "description": "Host Controller Version"
            }
          },
          "bits": {
            "DSADDR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "DSADDR": {
                "bit": 2,
                "description": "DMA System Address",
                "width": 30
              }
            },
            "BLKATTR": {
              "BLKSIZE": {
                "bit": 0,
                "description": "Transfer Block Size",
                "width": 13
              },
              "RESERVED": {
                "bit": 13,
                "description": "no description available",
                "width": 3
              },
              "BLKCNT": {
                "bit": 16,
                "description": "Blocks Count For Current Transfer",
                "width": 16
              }
            },
            "CMDARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "XFERTYP": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "BCEN": {
                "bit": 1,
                "description": "Block Count Enable"
              },
              "AC12EN": {
                "bit": 2,
                "description": "Auto CMD12 Enable"
              },
              "RESERVED": {
                "bit": 30,
                "description": "no description available",
                "width": 2
              },
              "DTDSEL": {
                "bit": 4,
                "description": "Data Transfer Direction Select"
              },
              "MSBSEL": {
                "bit": 5,
                "description": "Multi/Single Block Select"
              },
              "RSPTYP": {
                "bit": 16,
                "description": "Response Type Select",
                "width": 2
              },
              "CCCEN": {
                "bit": 19,
                "description": "Command CRC Check Enable"
              },
              "CICEN": {
                "bit": 20,
                "description": "Command Index Check Enable"
              },
              "DPSEL": {
                "bit": 21,
                "description": "Data Present Select"
              },
              "CMDTYP": {
                "bit": 22,
                "description": "Command Type",
                "width": 2
              },
              "CMDINX": {
                "bit": 24,
                "description": "Command Index",
                "width": 6
              }
            },
            "CMDRSP0": {
              "CMDRSP0": {
                "bit": 0,
                "description": "Command Response 0",
                "width": 32
              }
            },
            "CMDRSP1": {
              "CMDRSP1": {
                "bit": 0,
                "description": "Command Response 1",
                "width": 32
              }
            },
            "CMDRSP2": {
              "CMDRSP2": {
                "bit": 0,
                "description": "Command Response 2",
                "width": 32
              }
            },
            "CMDRSP3": {
              "CMDRSP3": {
                "bit": 0,
                "description": "Command Response 3",
                "width": 32
              }
            },
            "DATPORT": {
              "DATCONT": {
                "bit": 0,
                "description": "Data Content",
                "width": 32
              }
            },
            "PRSSTAT": {
              "CIHB": {
                "bit": 0,
                "description": "Command Inhibit (CMD)"
              },
              "CDIHB": {
                "bit": 1,
                "description": "Command Inhibit (DAT)"
              },
              "DLA": {
                "bit": 2,
                "description": "Data Line Active"
              },
              "SDSTB": {
                "bit": 3,
                "description": "SD Clock Stable"
              },
              "IPGOFF": {
                "bit": 4,
                "description": "Bus Clock Gated Off Internally"
              },
              "HCKOFF": {
                "bit": 5,
                "description": "System Clock Gated Off Internally"
              },
              "PEROFF": {
                "bit": 6,
                "description": "SDHC clock Gated Off Internally"
              },
              "SDOFF": {
                "bit": 7,
                "description": "SD Clock Gated Off Internally"
              },
              "WTA": {
                "bit": 8,
                "description": "Write Transfer Active"
              },
              "RTA": {
                "bit": 9,
                "description": "Read Transfer Active"
              },
              "BWEN": {
                "bit": 10,
                "description": "Buffer Write Enable"
              },
              "BREN": {
                "bit": 11,
                "description": "Buffer Read Enable"
              },
              "RESERVED": {
                "bit": 17,
                "description": "no description available",
                "width": 6
              },
              "CINS": {
                "bit": 16,
                "description": "Card Inserted"
              },
              "CLSL": {
                "bit": 23,
                "description": "CMD Line Signal Level"
              },
              "DLSL": {
                "bit": 24,
                "description": "DAT Line Signal Level",
                "width": 8
              }
            },
            "PROCTL": {
              "LCTL": {
                "bit": 0,
                "description": "LED Control"
              },
              "DTW": {
                "bit": 1,
                "description": "Data Transfer Width",
                "width": 2
              },
              "D3CD": {
                "bit": 3,
                "description": "DAT3 as Card Detection Pin"
              },
              "EMODE": {
                "bit": 4,
                "description": "Endian Mode",
                "width": 2
              },
              "CDTL": {
                "bit": 6,
                "description": "Card Detect Test Level"
              },
              "CDSS": {
                "bit": 7,
                "description": "Card Detect Signal Selection"
              },
              "DMAS": {
                "bit": 8,
                "description": "DMA Select",
                "width": 2
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available",
                "width": 5
              },
              "SABGREQ": {
                "bit": 16,
                "description": "Stop At Block Gap Request"
              },
              "CREQ": {
                "bit": 17,
                "description": "Continue Request"
              },
              "RWCTL": {
                "bit": 18,
                "description": "Read Wait Control"
              },
              "IABG": {
                "bit": 19,
                "description": "Interrupt At Block Gap"
              },
              "WECINT": {
                "bit": 24,
                "description": "Wakeup Event Enable On Card Interrupt"
              },
              "WECINS": {
                "bit": 25,
                "description": "Wakeup Event Enable On SD Card Insertion"
              },
              "WECRM": {
                "bit": 26,
                "description": "Wakeup Event Enable On SD Card Removal"
              }
            },
            "SYSCTL": {
              "IPGEN": {
                "bit": 0,
                "description": "IPG Clock Enable"
              },
              "HCKEN": {
                "bit": 1,
                "description": "System Clock Enable"
              },
              "PEREN": {
                "bit": 2,
                "description": "Peripheral Clock Enable"
              },
              "SDCLKEN": {
                "bit": 3,
                "description": "SD Clock Enable"
              },
              "DVS": {
                "bit": 4,
                "description": "Divisor",
                "width": 4
              },
              "SDCLKFS": {
                "bit": 8,
                "description": "SDCLK Frequency Select",
                "width": 8
              },
              "DTOCV": {
                "bit": 16,
                "description": "Data Timeout Counter Value",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "RSTA": {
                "bit": 24,
                "description": "Software Reset For ALL"
              },
              "RSTC": {
                "bit": 25,
                "description": "Software Reset For CMD Line"
              },
              "RSTD": {
                "bit": 26,
                "description": "Software Reset For DAT Line"
              },
              "INITA": {
                "bit": 27,
                "description": "Initialization Active"
              }
            },
            "IRQSTAT": {
              "CC": {
                "bit": 0,
                "description": "Command Complete"
              },
              "TC": {
                "bit": 1,
                "description": "Transfer Complete"
              },
              "BGE": {
                "bit": 2,
                "description": "Block Gap Event"
              },
              "DINT": {
                "bit": 3,
                "description": "DMA Interrupt"
              },
              "BWR": {
                "bit": 4,
                "description": "Buffer Write Ready"
              },
              "BRR": {
                "bit": 5,
                "description": "Buffer Read Ready"
              },
              "CINS": {
                "bit": 6,
                "description": "Card Insertion"
              },
              "CRM": {
                "bit": 7,
                "description": "Card Removal"
              },
              "CINT": {
                "bit": 8,
                "description": "Card Interrupt"
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "CTOE": {
                "bit": 16,
                "description": "Command Timeout Error"
              },
              "CCE": {
                "bit": 17,
                "description": "Command CRC Error"
              },
              "CEBE": {
                "bit": 18,
                "description": "Command End Bit Error"
              },
              "CIE": {
                "bit": 19,
                "description": "Command Index Error"
              },
              "DTOE": {
                "bit": 20,
                "description": "Data Timeout Error"
              },
              "DCE": {
                "bit": 21,
                "description": "Data CRC Error"
              },
              "DEBE": {
                "bit": 22,
                "description": "Data End Bit Error"
              },
              "AC12E": {
                "bit": 24,
                "description": "Auto CMD12 Error"
              },
              "DMAE": {
                "bit": 28,
                "description": "DMA Error"
              }
            },
            "IRQSTATEN": {
              "CCSEN": {
                "bit": 0,
                "description": "Command Complete Status Enable"
              },
              "TCSEN": {
                "bit": 1,
                "description": "Transfer Complete Status Enable"
              },
              "BGESEN": {
                "bit": 2,
                "description": "Block Gap Event Status Enable"
              },
              "DINTSEN": {
                "bit": 3,
                "description": "DMA Interrupt Status Enable"
              },
              "BWRSEN": {
                "bit": 4,
                "description": "Buffer Write Ready Status Enable"
              },
              "BRRSEN": {
                "bit": 5,
                "description": "Buffer Read Ready Status Enable"
              },
              "CINSEN": {
                "bit": 6,
                "description": "Card Insertion Status Enable"
              },
              "CRMSEN": {
                "bit": 7,
                "description": "Card Removal Status Enable"
              },
              "CINTSEN": {
                "bit": 8,
                "description": "Card Interrupt Status Enable"
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "CTOESEN": {
                "bit": 16,
                "description": "Command Timeout Error Status Enable"
              },
              "CCESEN": {
                "bit": 17,
                "description": "Command CRC Error Status Enable"
              },
              "CEBESEN": {
                "bit": 18,
                "description": "Command End Bit Error Status Enable"
              },
              "CIESEN": {
                "bit": 19,
                "description": "Command Index Error Status Enable"
              },
              "DTOESEN": {
                "bit": 20,
                "description": "Data Timeout Error Status Enable"
              },
              "DCESEN": {
                "bit": 21,
                "description": "Data CRC Error Status Enable"
              },
              "DEBESEN": {
                "bit": 22,
                "description": "Data End Bit Error Status Enable"
              },
              "AC12ESEN": {
                "bit": 24,
                "description": "Auto CMD12 Error Status Enable"
              },
              "DMAESEN": {
                "bit": 28,
                "description": "DMA Error Status Enable"
              }
            },
            "IRQSIGEN": {
              "CCIEN": {
                "bit": 0,
                "description": "Command Complete Interrupt Enable"
              },
              "TCIEN": {
                "bit": 1,
                "description": "Transfer Complete Interrupt Enable"
              },
              "BGEIEN": {
                "bit": 2,
                "description": "Block Gap Event Interrupt Enable"
              },
              "DINTIEN": {
                "bit": 3,
                "description": "DMA Interrupt Enable"
              },
              "BWRIEN": {
                "bit": 4,
                "description": "Buffer Write Ready Interrupt Enable"
              },
              "BRRIEN": {
                "bit": 5,
                "description": "Buffer Read Ready Interrupt Enable"
              },
              "CINSIEN": {
                "bit": 6,
                "description": "Card Insertion Interrupt Enable"
              },
              "CRMIEN": {
                "bit": 7,
                "description": "Card Removal Interrupt Enable"
              },
              "CINTIEN": {
                "bit": 8,
                "description": "Card Interrupt Enable"
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "CTOEIEN": {
                "bit": 16,
                "description": "Command Timeout Error Interrupt Enable"
              },
              "CCEIEN": {
                "bit": 17,
                "description": "Command CRC Error Interrupt Enable"
              },
              "CEBEIEN": {
                "bit": 18,
                "description": "Command End Bit Error Interrupt Enable"
              },
              "CIEIEN": {
                "bit": 19,
                "description": "Command Index Error Interrupt Enable"
              },
              "DTOEIEN": {
                "bit": 20,
                "description": "Data Timeout Error Interrupt Enable"
              },
              "DCEIEN": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DEBEIEN": {
                "bit": 22,
                "description": "Data End Bit Error Interrupt Enable"
              },
              "AC12EIEN": {
                "bit": 24,
                "description": "Auto CMD12 Error Interrupt Enable"
              },
              "DMAEIEN": {
                "bit": 28,
                "description": "DMA Error Interrupt Enable"
              }
            },
            "AC12ERR": {
              "AC12NE": {
                "bit": 0,
                "description": "Auto CMD12 Not Executed"
              },
              "AC12TOE": {
                "bit": 1,
                "description": "Auto CMD12 Timeout Error"
              },
              "AC12EBE": {
                "bit": 2,
                "description": "Auto CMD12 End Bit Error"
              },
              "AC12CE": {
                "bit": 3,
                "description": "Auto CMD12 CRC Error"
              },
              "AC12IE": {
                "bit": 4,
                "description": "Auto CMD12 Index Error"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "CNIBAC12E": {
                "bit": 7,
                "description": "Command Not Issued By Auto CMD12 Error"
              }
            },
            "HTCAPBLT": {
              "RESERVED": {
                "bit": 27,
                "description": "no description available",
                "width": 5
              },
              "MBL": {
                "bit": 16,
                "description": "Max Block Length",
                "width": 3
              },
              "ADMAS": {
                "bit": 20,
                "description": "ADMA Support"
              },
              "HSS": {
                "bit": 21,
                "description": "High Speed Support"
              },
              "DMAS": {
                "bit": 22,
                "description": "DMA Support"
              },
              "SRS": {
                "bit": 23,
                "description": "Suspend/Resume Support"
              },
              "VS33": {
                "bit": 24,
                "description": "Voltage Support 3.3 V"
              },
              "VS30": {
                "bit": 25,
                "description": "Voltage Support 3.0 V"
              },
              "VS18": {
                "bit": 26,
                "description": "Voltage Support 1.8 V"
              }
            },
            "WML": {
              "RDWML": {
                "bit": 0,
                "description": "Read Watermark Level",
                "width": 8
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "WRWML": {
                "bit": 16,
                "description": "Write Watermark Level",
                "width": 8
              },
              "WRBRSTLEN": {
                "bit": 24,
                "description": "no description available",
                "width": 5
              }
            },
            "FEVT": {
              "AC12NE": {
                "bit": 0,
                "description": "Force Event Auto Command 12 Not Executed"
              },
              "AC12TOE": {
                "bit": 1,
                "description": "Force Event Auto Command 12 Time Out Error"
              },
              "AC12CE": {
                "bit": 2,
                "description": "Force Event Auto Command 12 CRC Error"
              },
              "AC12EBE": {
                "bit": 3,
                "description": "Force Event Auto Command 12 End Bit Error"
              },
              "AC12IE": {
                "bit": 4,
                "description": "Force Event Auto Command 12 Index Error"
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 2
              },
              "CNIBAC12E": {
                "bit": 7,
                "description": "Force Event Command Not Executed By Auto Command 12 Error"
              },
              "CTOE": {
                "bit": 16,
                "description": "Force Event Command Time Out Error"
              },
              "CCE": {
                "bit": 17,
                "description": "Force Event Command CRC Error"
              },
              "CEBE": {
                "bit": 18,
                "description": "Force Event Command End Bit Error"
              },
              "CIE": {
                "bit": 19,
                "description": "Force Event Command Index Error"
              },
              "DTOE": {
                "bit": 20,
                "description": "Force Event Data Time Out Error"
              },
              "DCE": {
                "bit": 21,
                "description": "Force Event Data CRC Error"
              },
              "DEBE": {
                "bit": 22,
                "description": "Force Event Data End Bit Error"
              },
              "AC12E": {
                "bit": 24,
                "description": "Force Event Auto Command 12 Error"
              },
              "DMAE": {
                "bit": 28,
                "description": "Force Event DMA Error"
              },
              "CINT": {
                "bit": 31,
                "description": "Force Event Card Interrupt"
              }
            },
            "ADMAES": {
              "ADMAES": {
                "bit": 0,
                "description": "ADMA Error State (when ADMA Error is occurred.)",
                "width": 2
              },
              "ADMALME": {
                "bit": 2,
                "description": "ADMA Length Mismatch Error"
              },
              "ADMADCE": {
                "bit": 3,
                "description": "ADMA Descritor Error"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "ADSADDR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "ADSADDR": {
                "bit": 2,
                "description": "ADMA System Address",
                "width": 30
              }
            },
            "VENDOR": {
              "EXTDMAEN": {
                "bit": 0,
                "description": "External DMA Request Enable"
              },
              "EXBLKNU": {
                "bit": 1,
                "description": "Exact block number block read enable for SDIO CMD53"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "INTSTVAL": {
                "bit": 16,
                "description": "Internal State Value",
                "width": 8
              }
            },
            "MMCBOOT": {
              "DTOCVACK": {
                "bit": 0,
                "description": "Boot ACK time out counter value.",
                "width": 4
              },
              "BOOTACK": {
                "bit": 4,
                "description": "Boot ack mode select"
              },
              "BOOTMODE": {
                "bit": 5,
                "description": "Boot mode select"
              },
              "BOOTEN": {
                "bit": 6,
                "description": "Boot mode enable"
              },
              "AUTOSABGEN": {
                "bit": 7,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "BOOTBLKCNT": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "HOSTVER": {
              "SVN": {
                "bit": 0,
                "description": "Specification Version Number",
                "width": 8
              },
              "VVN": {
                "bit": 8,
                "description": "Vendor Version Number",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            }
          }
        },
        "LCDC": {
          "instances": [
            {
              "name": "LCDC",
              "base": "0x400B6000",
              "irq": 97
            }
          ],
          "registers": {
            "LSSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "LCDC screen start address register"
            },
            "LSR": {
              "offset": "0x04",
              "size": 32,
              "description": "LCDC size register"
            },
            "LVPWR": {
              "offset": "0x08",
              "size": 32,
              "description": "LCDC virtual page width register"
            },
            "LCPR": {
              "offset": "0x0C",
              "size": 32,
              "description": "LCDC cursor position register"
            },
            "LCWHB": {
              "offset": "0x10",
              "size": 32,
              "description": "LCDC cursor width, height, and blink register"
            },
            "LCCMR": {
              "offset": "0x14",
              "size": 32,
              "description": "LCDC color cursor mapping register"
            },
            "LPCR": {
              "offset": "0x18",
              "size": 32,
              "description": "LCDC panel configuration register"
            },
            "LHCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "LCDC horizontal configuration register"
            },
            "LVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "LCDC vertical configuration register"
            },
            "LPOR": {
              "offset": "0x24",
              "size": 32,
              "description": "LCDC panning offset register"
            },
            "LPCCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "LCDC PWM contrast control register"
            },
            "LDCR": {
              "offset": "0x30",
              "size": 32,
              "description": "LCDC DMA control register"
            },
            "LRMCR": {
              "offset": "0x34",
              "size": 32,
              "description": "LCDC refresh mode control register"
            },
            "LICR": {
              "offset": "0x38",
              "size": 32,
              "description": "LCDC interrupt configuration register"
            },
            "LIER": {
              "offset": "0x3C",
              "size": 32,
              "description": "LCDC interrupt enable register"
            },
            "LISR": {
              "offset": "0x40",
              "size": 32,
              "description": "LCDC interrupt status register"
            },
            "LGWSAR": {
              "offset": "0x50",
              "size": 32,
              "description": "LCDC graphic window start address register"
            },
            "LGWSR": {
              "offset": "0x54",
              "size": 32,
              "description": "LCDC graphic window size register"
            },
            "LGWVPWR": {
              "offset": "0x58",
              "size": 32,
              "description": "LCDC graphic window virtual page width register"
            },
            "LGWPOR": {
              "offset": "0x5C",
              "size": 32,
              "description": "LCDC graphic window panning offset register"
            },
            "LGWPR": {
              "offset": "0x60",
              "size": 32,
              "description": "LCDC graphic window position register"
            },
            "LGWCR": {
              "offset": "0x64",
              "size": 32,
              "description": "LCDC graphic window control register"
            },
            "LGWDCR": {
              "offset": "0x68",
              "size": 32,
              "description": "LCDC graphic window DMA control register"
            },
            "LAUSCR": {
              "offset": "0x80",
              "size": 32,
              "description": "LCDC AUS mode control register"
            },
            "LAUSCCR": {
              "offset": "0x84",
              "size": 32,
              "description": "LCDC AUS mode cursor control register"
            }
          },
          "bits": {
            "LSSAR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "SSA": {
                "bit": 2,
                "description": "Screen start address of LCD panel",
                "width": 30
              }
            },
            "LSR": {
              "YMAX": {
                "bit": 0,
                "description": "Screen height",
                "width": 10
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 3
              },
              "XMAX": {
                "bit": 20,
                "description": "Screen width divided by 16",
                "width": 7
              }
            },
            "LVPWR": {
              "VPW": {
                "bit": 0,
                "description": "Virtual page width",
                "width": 11
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              }
            },
            "LCPR": {
              "CYP": {
                "bit": 0,
                "description": "Cursor Y position",
                "width": 10
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available"
              },
              "CXP": {
                "bit": 16,
                "description": "Cursor X position",
                "width": 10
              },
              "OP": {
                "bit": 28,
                "description": "Arithmetic operation control"
              },
              "CC": {
                "bit": 30,
                "description": "Cursor control",
                "width": 2
              }
            },
            "LCWHB": {
              "BD": {
                "bit": 0,
                "description": "Blink divisor",
                "width": 8
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 2
              },
              "CH": {
                "bit": 16,
                "description": "Cursor height",
                "width": 5
              },
              "CW": {
                "bit": 24,
                "description": "Cursor width",
                "width": 5
              },
              "BK_EN": {
                "bit": 31,
                "description": "Blink enable"
              }
            },
            "LCCMR": {
              "CUR_COL_B": {
                "bit": 0,
                "description": "Cursor blue field",
                "width": 6
              },
              "CUR_COL_G": {
                "bit": 6,
                "description": "Cursor green field",
                "width": 6
              },
              "CUR_COL_R": {
                "bit": 12,
                "description": "Cursor red field",
                "width": 6
              },
              "RESERVED": {
                "bit": 18,
                "description": "no description available",
                "width": 14
              }
            },
            "LPCR": {
              "PCD": {
                "bit": 0,
                "description": "Pixel clock divider",
                "width": 6
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "SCLKSEL": {
                "bit": 7,
                "description": "LSCLK select"
              },
              "ACD": {
                "bit": 8,
                "description": "Alternate crystal direction",
                "width": 7
              },
              "ACDSEL": {
                "bit": 15,
                "description": "ACD clock source select"
              },
              "REV_VS": {
                "bit": 16,
                "description": "Reverse vertical scan"
              },
              "SWAP_SEL": {
                "bit": 17,
                "description": "Swap select"
              },
              "END_SEL": {
                "bit": 18,
                "description": "Endian select"
              },
              "SCLKIDLE": {
                "bit": 19,
                "description": "LSCLK idle enable"
              },
              "OEPOL": {
                "bit": 20,
                "description": "Output enable polarity"
              },
              "CLKPOL": {
                "bit": 21,
                "description": "LCD shift clock polarity"
              },
              "LPPOL": {
                "bit": 22,
                "description": "Line pulse polarity"
              },
              "FLMPOL": {
                "bit": 23,
                "description": "First line marker polarity"
              },
              "PIXPOL": {
                "bit": 24,
                "description": "Pixel polarity"
              },
              "BPIX": {
                "bit": 25,
                "description": "Bits per pixel",
                "width": 3
              },
              "PBSIZ": {
                "bit": 28,
                "description": "Panel bus width",
                "width": 2
              },
              "COLOR": {
                "bit": 30,
                "description": "Interfaces to color display"
              },
              "TFT": {
                "bit": 31,
                "description": "Interfaces to TFT display"
              }
            },
            "LHCR": {
              "H_WAIT_2": {
                "bit": 0,
                "description": "Wait between HSYNC and start of next line",
                "width": 8
              },
              "H_WAIT_1": {
                "bit": 8,
                "description": "Wait between OE and HSYNC",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 10
              },
              "H_WIDTH": {
                "bit": 26,
                "description": "Horizontal sync pulse width",
                "width": 6
              }
            },
            "LVCR": {
              "V_WAIT_2": {
                "bit": 0,
                "description": "Wait between frames 2",
                "width": 8
              },
              "V_WAIT_1": {
                "bit": 8,
                "description": "Wait between frames 1",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 10
              },
              "V_WIDTH": {
                "bit": 26,
                "description": "Vertical sync pulse width",
                "width": 6
              }
            },
            "LPOR": {
              "POS": {
                "bit": 0,
                "description": "Panning offset",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            },
            "LPCCR": {
              "PW": {
                "bit": 0,
                "description": "Pulse-width",
                "width": 8
              },
              "CC_EN": {
                "bit": 8,
                "description": "Contrast control enable"
              },
              "SCR": {
                "bit": 9,
                "description": "Source select",
                "width": 2
              },
              "RESERVED": {
                "bit": 25,
                "description": "no description available",
                "width": 7
              },
              "LDMSK": {
                "bit": 15,
                "description": "LD mask"
              }
            },
            "LDCR": {
              "TM": {
                "bit": 0,
                "description": "DMA trigger mark",
                "width": 7
              },
              "RESERVED": {
                "bit": 23,
                "description": "no description available",
                "width": 8
              },
              "HM": {
                "bit": 16,
                "description": "DMA high mark",
                "width": 7
              },
              "BURST": {
                "bit": 31,
                "description": "Burst length"
              }
            },
            "LRMCR": {
              "SELF_REF": {
                "bit": 0,
                "description": "Self-refresh"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 31
              }
            },
            "LICR": {
              "INTCON": {
                "bit": 0,
                "description": "Interrupt condition"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              },
              "INTSYN": {
                "bit": 2,
                "description": "Interrupt source"
              },
              "GW_INT_CON": {
                "bit": 4,
                "description": "Graphic window interrupt condition"
              }
            },
            "LIER": {
              "BOF_EN": {
                "bit": 0,
                "description": "Beginning of frame interrupt enable"
              },
              "EOF_EN": {
                "bit": 1,
                "description": "End of frame interrupt enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "UDR_ERR_EN": {
                "bit": 3,
                "description": "Under run error interrupt enable"
              },
              "GW_BOF_EN": {
                "bit": 4,
                "description": "Graphic window beginning of frame interrupt enable"
              },
              "GW_EOF_EN": {
                "bit": 5,
                "description": "Graphic window end of frame interrupt enable"
              },
              "GW_UDR_ERR_EN": {
                "bit": 7,
                "description": "Graphic window under run error interrupt enable"
              }
            },
            "LISR": {
              "BOF": {
                "bit": 0,
                "description": "Beginning of frame"
              },
              "EOF": {
                "bit": 1,
                "description": "End of frame"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "UDR_ERR": {
                "bit": 3,
                "description": "Under run error"
              },
              "GW_BOF": {
                "bit": 4,
                "description": "Graphic window beginning of frame"
              },
              "GW_EOF": {
                "bit": 5,
                "description": "Graphic window end of frame"
              },
              "GW_UDR_ERR": {
                "bit": 7,
                "description": "Graphic window under run error"
              }
            },
            "LGWSAR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "GWSA": {
                "bit": 2,
                "description": "Graphic window start address on LCD screen",
                "width": 30
              }
            },
            "LGWSR": {
              "GWH": {
                "bit": 0,
                "description": "Graphic window height",
                "width": 10
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available",
                "width": 5
              },
              "GWW": {
                "bit": 20,
                "description": "Graphic window width divided by 16",
                "width": 7
              }
            },
            "LGWVPWR": {
              "GWVPW": {
                "bit": 0,
                "description": "Graphic window virtual page width",
                "width": 11
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              }
            },
            "LGWPOR": {
              "GWPO": {
                "bit": 0,
                "description": "Graphic window panning offset",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            },
            "LGWPR": {
              "GWYP": {
                "bit": 0,
                "description": "Graphic window Y position",
                "width": 10
              },
              "RESERVED": {
                "bit": 26,
                "description": "no description available",
                "width": 6
              },
              "GWXP": {
                "bit": 16,
                "description": "Graphic window X position",
                "width": 10
              }
            },
            "LGWCR": {
              "GWCKB": {
                "bit": 0,
                "description": "Graphic window color keying blue component",
                "width": 6
              },
              "GWCKG": {
                "bit": 6,
                "description": "Graphic window color keying green component",
                "width": 6
              },
              "GWCKR": {
                "bit": 12,
                "description": "Graphic window color keying red component",
                "width": 6
              },
              "RESERVED": {
                "bit": 18,
                "description": "no description available",
                "width": 3
              },
              "GW_RVS": {
                "bit": 21,
                "description": "Graphic window reverse vertical scan"
              },
              "GWE": {
                "bit": 22,
                "description": "Graphic window enable"
              },
              "GWCKE": {
                "bit": 23,
                "description": "Graphic window color keying enable"
              },
              "GWAV": {
                "bit": 24,
                "description": "Graphic window alpha value",
                "width": 8
              }
            },
            "LGWDCR": {
              "GWTM": {
                "bit": 0,
                "description": "Graphic window DMA low mark",
                "width": 7
              },
              "RESERVED": {
                "bit": 23,
                "description": "no description available",
                "width": 8
              },
              "GWHM": {
                "bit": 16,
                "description": "Graphic window DMA high mark",
                "width": 7
              },
              "GWBT": {
                "bit": 31,
                "description": "Graphic window DMA burst type"
              }
            },
            "LAUSCR": {
              "AGWCKB": {
                "bit": 0,
                "description": "AUS graphic window color keying blue component",
                "width": 8
              },
              "AGWCKG": {
                "bit": 8,
                "description": "AUS graphic window color keying green component",
                "width": 8
              },
              "AGWCKR": {
                "bit": 16,
                "description": "AUS graphic window color keying red component",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 7
              },
              "AUS_Mode": {
                "bit": 31,
                "description": "AUS mode control"
              }
            },
            "LAUSCCR": {
              "ACUR_COL_B": {
                "bit": 0,
                "description": "AUS cursor red field",
                "width": 8
              },
              "ACUR_COL_G": {
                "bit": 8,
                "description": "AUS cursor green field",
                "width": 8
              },
              "ACUR_COL_R": {
                "bit": 16,
                "description": "AUS cursor red field",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "ENET": {
          "instances": [
            {
              "name": "ENET",
              "base": "0x400C0000",
              "irq": 75
            }
          ],
          "registers": {
            "EIR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Event Register"
            },
            "EIMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RDAR": {
              "offset": "0x10",
              "size": 32,
              "description": "Receive Descriptor Active Register"
            },
            "TDAR": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmit Descriptor Active Register"
            },
            "ECR": {
              "offset": "0x24",
              "size": 32,
              "description": "Ethernet Control Register"
            },
            "MMFR": {
              "offset": "0x40",
              "size": 32,
              "description": "MII Management Frame Register"
            },
            "MSCR": {
              "offset": "0x44",
              "size": 32,
              "description": "MII Speed Control Register"
            },
            "MIBC": {
              "offset": "0x64",
              "size": 32,
              "description": "MIB Control Register"
            },
            "RCR": {
              "offset": "0x84",
              "size": 32,
              "description": "Receive Control Register"
            },
            "TCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Transmit Control Register"
            },
            "PALR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Physical Address Lower Register"
            },
            "PAUR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Physical Address Upper Register"
            },
            "OPD": {
              "offset": "0xEC",
              "size": 32,
              "description": "Opcode/Pause Duration Register"
            },
            "IAUR": {
              "offset": "0x118",
              "size": 32,
              "description": "Descriptor Individual Upper Address Register"
            },
            "IALR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Descriptor Individual Lower Address Register"
            },
            "GAUR": {
              "offset": "0x120",
              "size": 32,
              "description": "Descriptor Group Upper Address Register"
            },
            "GALR": {
              "offset": "0x124",
              "size": 32,
              "description": "Descriptor Group Lower Address Register"
            },
            "TFWR": {
              "offset": "0x144",
              "size": 32,
              "description": "Transmit FIFO Watermark Register"
            },
            "RDSR": {
              "offset": "0x180",
              "size": 32,
              "description": "Receive Descriptor Ring Start Register"
            },
            "TDSR": {
              "offset": "0x184",
              "size": 32,
              "description": "Transmit Buffer Descriptor Ring Start Register"
            },
            "MRBR": {
              "offset": "0x188",
              "size": 32,
              "description": "Maximum Receive Buffer Size Register"
            },
            "RSFL": {
              "offset": "0x190",
              "size": 32,
              "description": "Receive FIFO Section Full Threshold"
            },
            "RSEM": {
              "offset": "0x194",
              "size": 32,
              "description": "Receive FIFO Section Empty Threshold"
            },
            "RAEM": {
              "offset": "0x198",
              "size": 32,
              "description": "Receive FIFO Almost Empty Threshold"
            },
            "RAFL": {
              "offset": "0x19C",
              "size": 32,
              "description": "Receive FIFO Almost Full Threshold"
            },
            "TSEM": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Transmit FIFO Section Empty Threshold"
            },
            "TAEM": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Transmit FIFO Almost Empty Threshold"
            },
            "TAFL": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Transmit FIFO Almost Full Threshold"
            },
            "TIPG": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Transmit Inter-Packet Gap"
            },
            "FTRL": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Frame Truncation Length"
            },
            "TACC": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Transmit Accelerator Function Configuration"
            },
            "RACC": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Receive Accelerator Function Configuration"
            },
            "RMON_T_DROP": {
              "offset": "0x200",
              "size": 32,
              "description": "Count of frames not counted correctly (RMON_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable."
            },
            "RMON_T_PACKETS": {
              "offset": "0x204",
              "size": 32,
              "description": "RMON Tx packet count (RMON_T_PACKETS)"
            },
            "RMON_T_BC_PKT": {
              "offset": "0x208",
              "size": 32,
              "description": "RMON Tx Broadcast Packets (RMON_T_BC_PKT)"
            },
            "RMON_T_MC_PKT": {
              "offset": "0x20C",
              "size": 32,
              "description": "RMON Tx Multicast Packets (RMON_T_MC_PKT)"
            },
            "RMON_T_CRC_ALIGN": {
              "offset": "0x210",
              "size": 32,
              "description": "RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN)"
            },
            "RMON_T_UNDERSIZE": {
              "offset": "0x214",
              "size": 32,
              "description": "RMON Tx Packets < 64 bytes, good CRC (RMON_T_UNDERSIZE)"
            },
            "RMON_T_OVERSIZE": {
              "offset": "0x218",
              "size": 32,
              "description": "RMON Tx Packets > MAX_FL bytes, good CRC (RMON_T_OVERSIZE)"
            },
            "RMON_T_FRAG": {
              "offset": "0x21C",
              "size": 32,
              "description": "RMON Tx Packets < 64 bytes, bad CRC (RMON_T_FRAG)"
            },
            "RMON_T_JAB": {
              "offset": "0x220",
              "size": 32,
              "description": "RMON Tx Packets > MAX_FL bytes, bad CRC (RMON_T_JAB)"
            },
            "RMON_T_COL": {
              "offset": "0x224",
              "size": 32,
              "description": "RMON Tx collision count (RMON_T_COL)"
            },
            "RMON_T_P64": {
              "offset": "0x228",
              "size": 32,
              "description": "RMON Tx 64 byte packets (RMON_T_P64)"
            },
            "RMON_T_P65TO127": {
              "offset": "0x22C",
              "size": 32,
              "description": "RMON Tx 65 to 127 byte packets (RMON_T_P65TO127)"
            },
            "RMON_T_P128TO255": {
              "offset": "0x230",
              "size": 32,
              "description": "RMON Tx 128 to 255 byte packets (RMON_T_P128TO255)"
            },
            "RMON_T_P256TO511": {
              "offset": "0x234",
              "size": 32,
              "description": "RMON Tx 256 to 511 byte packets (RMON_T_P256TO511)"
            },
            "RMON_T_P512TO1023": {
              "offset": "0x238",
              "size": 32,
              "description": "RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023)"
            },
            "RMON_T_P1024TO2047": {
              "offset": "0x23C",
              "size": 32,
              "description": "RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047)"
            },
            "RMON_T_P_GTE2048": {
              "offset": "0x240",
              "size": 32,
              "description": "RMON Tx packets w > 2048 bytes (RMON_T_P_GTE2048)"
            },
            "RMON_T_OCTETS": {
              "offset": "0x244",
              "size": 32,
              "description": "RMON Tx Octets (RMON_T_OCTETS)"
            },
            "IEEE_T_DROP": {
              "offset": "0x248",
              "size": 32,
              "description": "Count of frames not counted correctly (IEEE_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable."
            },
            "IEEE_T_FRAME_OK": {
              "offset": "0x24C",
              "size": 32,
              "description": "Frames Transmitted OK (IEEE_T_FRAME_OK)"
            },
            "IEEE_T_1COL": {
              "offset": "0x250",
              "size": 32,
              "description": "Frames Transmitted with Single Collision (IEEE_T_1COL)"
            },
            "IEEE_T_MCOL": {
              "offset": "0x254",
              "size": 32,
              "description": "Frames Transmitted with Multiple Collisions (IEEE_T_MCOL)"
            },
            "IEEE_T_DEF": {
              "offset": "0x258",
              "size": 32,
              "description": "Frames Transmitted after Deferral Delay (IEEE_T_DEF)"
            },
            "IEEE_T_LCOL": {
              "offset": "0x25C",
              "size": 32,
              "description": "Frames Transmitted with Late Collision (IEEE_T_LCOL)"
            },
            "IEEE_T_EXCOL": {
              "offset": "0x260",
              "size": 32,
              "description": "Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL)"
            },
            "IEEE_T_MACERR": {
              "offset": "0x264",
              "size": 32,
              "description": "Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR)"
            },
            "IEEE_T_CSERR": {
              "offset": "0x268",
              "size": 32,
              "description": "Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR)"
            },
            "IEEE_T_SQE": {
              "offset": "0x26C",
              "size": 32,
              "description": "Frames Transmitted with SQE Error (IEEE_T_SQE). NOTE: Counter not implemented (read 0 always) as no SQE information is available."
            },
            "IEEE_T_FDXFC": {
              "offset": "0x270",
              "size": 32,
              "description": "Flow Control Pause frames transmitted (IEEE_T_FDXFC)"
            },
            "IEEE_T_OCTETS_OK": {
              "offset": "0x274",
              "size": 32,
              "description": "Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). NOTE: Counts total octets (includes header and FCS fields)."
            },
            "RMON_R_PACKETS": {
              "offset": "0x284",
              "size": 32,
              "description": "RMON Rx packet count (RMON_R_PACKETS)"
            },
            "RMON_R_BC_PKT": {
              "offset": "0x288",
              "size": 32,
              "description": "RMON Rx Broadcast Packets (RMON_R_BC_PKT)"
            },
            "RMON_R_MC_PKT": {
              "offset": "0x28C",
              "size": 32,
              "description": "RMON Rx Multicast Packets (RMON_R_MC_PKT)"
            },
            "RMON_R_CRC_ALIGN": {
              "offset": "0x290",
              "size": 32,
              "description": "RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN)"
            },
            "RMON_R_UNDERSIZE": {
              "offset": "0x294",
              "size": 32,
              "description": "RMON Rx Packets < 64 bytes, good CRC (RMON_R_UNDERSIZE)"
            },
            "RMON_R_OVERSIZE": {
              "offset": "0x298",
              "size": 32,
              "description": "RMON Rx Packets > MAX_FL bytes, good CRC (RMON_R_OVERSIZE)"
            },
            "RMON_R_FRAG": {
              "offset": "0x29C",
              "size": 32,
              "description": "RMON Rx Packets < 64 bytes, bad CRC (RMON_R_FRAG)"
            },
            "RMON_R_JAB": {
              "offset": "0x2A0",
              "size": 32,
              "description": "RMON Rx Packets > MAX_FL bytes, bad CRC (RMON_R_JAB)"
            },
            "RMON_R_RESVD_0": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Reserved (RMON_R_RESVD_0)"
            },
            "RMON_R_P64": {
              "offset": "0x2A8",
              "size": 32,
              "description": "RMON Rx 64 byte packets (RMON_R_P64)"
            },
            "RMON_R_P65TO127": {
              "offset": "0x2AC",
              "size": 32,
              "description": "RMON Rx 65 to 127 byte packets (RMON_R_P65TO127)"
            },
            "RMON_R_P128TO255": {
              "offset": "0x2B0",
              "size": 32,
              "description": "RMON Rx 128 to 255 byte packets (RMON_R_P128TO255)"
            },
            "RMON_R_P256TO511": {
              "offset": "0x2B4",
              "size": 32,
              "description": "RMON Rx 256 to 511 byte packets (RMON_R_P256TO511)"
            },
            "RMON_R_P512TO1023": {
              "offset": "0x2B8",
              "size": 32,
              "description": "RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023)"
            },
            "RMON_R_P1024TO2047": {
              "offset": "0x2BC",
              "size": 32,
              "description": "RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047)"
            },
            "RMON_R_P_GTE2048": {
              "offset": "0x2C0",
              "size": 32,
              "description": "RMON Rx packets w > 2048 bytes (RMON_R_P_GTE2048)"
            },
            "RMON_R_OCTETS": {
              "offset": "0x2C4",
              "size": 32,
              "description": "RMON Rx Octets (RMON_R_OCTETS)"
            },
            "IEEE_R_DROP": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Count of frames not counted correctly (IEEE_R_DROP). NOTE: Counter increments if a frame with valid/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments."
            },
            "IEEE_R_FRAME_OK": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Frames Received OK (IEEE_R_FRAME_OK)"
            },
            "IEEE_R_CRC": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Frames Received with CRC Error (IEEE_R_CRC)"
            },
            "IEEE_R_ALIGN": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Frames Received with Alignment Error (IEEE_R_ALIGN)"
            },
            "IEEE_R_MACERR": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Receive Fifo Overflow count (IEEE_R_MACERR)"
            },
            "IEEE_R_FDXFC": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Flow Control Pause frames received (IEEE_R_FDXFC)"
            },
            "IEEE_R_OCTETS_OK": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)."
            },
            "ATCR": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control Register"
            },
            "ATVR": {
              "offset": "0x404",
              "size": 32,
              "description": "Timer Value Register"
            },
            "ATOFF": {
              "offset": "0x408",
              "size": 32,
              "description": "Timer Offset Register"
            },
            "ATPER": {
              "offset": "0x40C",
              "size": 32,
              "description": "Timer Period Register"
            },
            "ATCOR": {
              "offset": "0x410",
              "size": 32,
              "description": "Timer Correction Register"
            },
            "ATINC": {
              "offset": "0x414",
              "size": 32,
              "description": "Time-Stamping Clock Period Register"
            },
            "ATSTMP": {
              "offset": "0x418",
              "size": 32,
              "description": "Timestamp of Last Transmitted Frame"
            },
            "TGSR": {
              "offset": "0x604",
              "size": 32,
              "description": "Timer Global Status Register"
            },
            "TCSR%s": {
              "offset": "0x608",
              "size": 32,
              "description": "Timer Control Status Register"
            },
            "TCCR%s": {
              "offset": "0x60C",
              "size": 32,
              "description": "Timer Compare Capture Register"
            }
          },
          "bits": {
            "EIR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TS_TIMER": {
                "bit": 15,
                "description": "Timestamp timer"
              },
              "TS_AVAIL": {
                "bit": 16,
                "description": "Transmit timestamp available"
              },
              "WAKEUP": {
                "bit": 17,
                "description": "Node wake-up request indication"
              },
              "PLR": {
                "bit": 18,
                "description": "Payload receive error"
              },
              "UN": {
                "bit": 19,
                "description": "Transmit FIFO underrun"
              },
              "RL": {
                "bit": 20,
                "description": "Collision Retry Limit."
              },
              "LC": {
                "bit": 21,
                "description": "Late Collision"
              },
              "EBERR": {
                "bit": 22,
                "description": "Ethernet Bus Error"
              },
              "MII": {
                "bit": 23,
                "description": "MII Interrupt."
              },
              "RXB": {
                "bit": 24,
                "description": "Receive Buffer Interrupt."
              },
              "RXF": {
                "bit": 25,
                "description": "Receive Frame Interrupt"
              },
              "TXB": {
                "bit": 26,
                "description": "Transmit Buffer Interrupt"
              },
              "TXF": {
                "bit": 27,
                "description": "Transmit Frame Interrupt"
              },
              "GRA": {
                "bit": 28,
                "description": "Graceful Stop Complete"
              },
              "BABT": {
                "bit": 29,
                "description": "Babbling Transmit Error"
              },
              "BABR": {
                "bit": 30,
                "description": "Babbling Receive Error"
              }
            },
            "EIMR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TS_TIMER": {
                "bit": 15,
                "description": "TS_TIMER interrupt mask"
              },
              "TS_AVAIL": {
                "bit": 16,
                "description": "TS_AVAIL interrupt mask"
              },
              "WAKEUP": {
                "bit": 17,
                "description": "WAKEUP interrupt mask"
              },
              "PLR": {
                "bit": 18,
                "description": "PLR interrupt mask"
              },
              "UN": {
                "bit": 19,
                "description": "UN interrupt mask"
              },
              "RL": {
                "bit": 20,
                "description": "RL interrupt mask"
              },
              "LC": {
                "bit": 21,
                "description": "LC interrupt mask"
              },
              "EBERR": {
                "bit": 22,
                "description": "EBERR interrupt mask"
              },
              "MII": {
                "bit": 23,
                "description": "MII interrupt mask"
              },
              "RXB": {
                "bit": 24,
                "description": "RXB interrupt mask"
              },
              "RXF": {
                "bit": 25,
                "description": "RXF interrupt mask"
              },
              "TXB": {
                "bit": 26,
                "description": "TXB interrupt mask"
              },
              "TXF": {
                "bit": 27,
                "description": "TXF interrupt mask"
              },
              "GRA": {
                "bit": 28,
                "description": "GRA interrupt mask"
              },
              "BABT": {
                "bit": 29,
                "description": "BABT interrupt mask"
              },
              "BABR": {
                "bit": 30,
                "description": "BABR interrupt mask"
              }
            },
            "RDAR": {
              "RESERVED": {
                "bit": 25,
                "description": "no description available",
                "width": 7
              },
              "RDAR": {
                "bit": 24,
                "description": "Receive descriptor active"
              }
            },
            "TDAR": {
              "RESERVED": {
                "bit": 25,
                "description": "no description available",
                "width": 7
              },
              "TDAR": {
                "bit": 24,
                "description": "Transmit descriptor active"
              }
            },
            "ECR": {
              "RESET": {
                "bit": 0,
                "description": "Ethernet MAC reset"
              },
              "ETHEREN": {
                "bit": 1,
                "description": "Ethernet enable"
              },
              "MAGICEN": {
                "bit": 2,
                "description": "Magic packet detection enable"
              },
              "SLEEP": {
                "bit": 3,
                "description": "Sleep mode enable"
              },
              "EN1588": {
                "bit": 4,
                "description": "EN1588 enable"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "DBGEN": {
                "bit": 6,
                "description": "Debug enable"
              },
              "STOPEN": {
                "bit": 7,
                "description": "STOPEN Signal Control"
              },
              "DBSWP": {
                "bit": 8,
                "description": "Descriptor Byte Swapping Enable"
              }
            },
            "MMFR": {
              "DATA": {
                "bit": 0,
                "description": "Management frame data",
                "width": 16
              },
              "TA": {
                "bit": 16,
                "description": "Turn around",
                "width": 2
              },
              "RA": {
                "bit": 18,
                "description": "Register address",
                "width": 5
              },
              "PA": {
                "bit": 23,
                "description": "PHY address",
                "width": 5
              },
              "OP": {
                "bit": 28,
                "description": "Operation code",
                "width": 2
              },
              "ST": {
                "bit": 30,
                "description": "Start of frame delimiter",
                "width": 2
              }
            },
            "MSCR": {
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "MII_SPEED": {
                "bit": 1,
                "description": "MII speed",
                "width": 6
              },
              "DIS_PRE": {
                "bit": 7,
                "description": "Disable preamble"
              },
              "HOLDTIME": {
                "bit": 8,
                "description": "Holdtime on MDIO output",
                "width": 3
              }
            },
            "MIBC": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 29
              },
              "MIB_CLEAR": {
                "bit": 29,
                "description": "MIB clear"
              },
              "MIB_IDLE": {
                "bit": 30,
                "description": "MIB idle"
              },
              "MIB_DIS": {
                "bit": 31,
                "description": "Disable MIB logic"
              }
            },
            "RCR": {
              "LOOP": {
                "bit": 0,
                "description": "Internal loopback"
              },
              "DRT": {
                "bit": 1,
                "description": "Disable receive on transmit"
              },
              "MII_MODE": {
                "bit": 2,
                "description": "Media independent interface mode"
              },
              "PROM": {
                "bit": 3,
                "description": "Promiscuous mode. All frames are accepted regardless of address matching."
              },
              "BC_REJ": {
                "bit": 4,
                "description": "Broadcast frame reject"
              },
              "FCE": {
                "bit": 5,
                "description": "Flow control enable"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 2
              },
              "RMII_MODE": {
                "bit": 8,
                "description": "RMII mode enable"
              },
              "RMII_10T": {
                "bit": 9,
                "description": "no description available"
              },
              "PADEN": {
                "bit": 12,
                "description": "Enable frame padding remove on receive"
              },
              "PAUFWD": {
                "bit": 13,
                "description": "Terminate/forward pause frames."
              },
              "CRCFWD": {
                "bit": 14,
                "description": "Terminate/forward received CRC"
              },
              "CFEN": {
                "bit": 15,
                "description": "MAC control frame enable"
              },
              "MAX_FL": {
                "bit": 16,
                "description": "Maximum frame length",
                "width": 14
              },
              "NLC": {
                "bit": 30,
                "description": "Payload length check disable"
              },
              "GRS": {
                "bit": 31,
                "description": "Graceful receive stopped"
              }
            },
            "TCR": {
              "GTS": {
                "bit": 0,
                "description": "Graceful transmit stop"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "FDEN": {
                "bit": 2,
                "description": "Full duplex enable"
              },
              "TFC_PAUSE": {
                "bit": 3,
                "description": "Transmit frame control pause"
              },
              "RFC_PAUSE": {
                "bit": 4,
                "description": "Receive frame control pause"
              },
              "ADDSEL": {
                "bit": 5,
                "description": "Source MAC address select on transmit",
                "width": 3
              },
              "ADDINS": {
                "bit": 8,
                "description": "Set MAC address on transmit"
              },
              "CRCFWD": {
                "bit": 9,
                "description": "Forward frame from application with CRC"
              }
            },
            "PALR": {
              "PADDR1": {
                "bit": 0,
                "description": "Pause address",
                "width": 32
              }
            },
            "PAUR": {
              "TYPE": {
                "bit": 0,
                "description": "Type field in PAUSE frames.",
                "width": 16
              },
              "PADDR2": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "OPD": {
              "PAUSE_DUR": {
                "bit": 0,
                "description": "Pause duration",
                "width": 16
              },
              "OPCODE": {
                "bit": 16,
                "description": "Opcode field in PAUSE frames",
                "width": 16
              }
            },
            "IAUR": {
              "IADDR1": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "IALR": {
              "IADDR2": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "GAUR": {
              "GADDR1": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "GALR": {
              "GADDR2": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TFWR": {
              "TFWR": {
                "bit": 0,
                "description": "Transmit FIFO write",
                "width": 6
              },
              "RESERVED": {
                "bit": 9,
                "description": "no description available",
                "width": 23
              },
              "STRFWD": {
                "bit": 8,
                "description": "Store and forward enable"
              }
            },
            "RDSR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "R_DES_START": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "TDSR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "X_DES_START": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "MRBR": {
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              },
              "R_BUF_SIZE": {
                "bit": 4,
                "description": "no description available",
                "width": 10
              }
            },
            "RSFL": {
              "RX_SECTION_FULL": {
                "bit": 0,
                "description": "Value of receive FIFO section full threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "RSEM": {
              "RX_SECTION_EMPTY": {
                "bit": 0,
                "description": "Value of the receive FIFO section empty threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "RAEM": {
              "RX_ALMOST_EMPTY": {
                "bit": 0,
                "description": "Value of the receive FIFO almost empty threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "RAFL": {
              "RX_ALMOST_FULL": {
                "bit": 0,
                "description": "Value of the receive FIFO almost full threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "TSEM": {
              "TX_SECTION_EMPTY": {
                "bit": 0,
                "description": "Value of the transmit FIFO section empty threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "TAEM": {
              "TX_ALMOST_EMPTY": {
                "bit": 0,
                "description": "Value of transmit FIFO almost empty threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "TAFL": {
              "TX_ALMOST_FULL": {
                "bit": 0,
                "description": "Value of the transmit FIFO almost full threshold",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "TIPG": {
              "IPG": {
                "bit": 0,
                "description": "Transmit inter-packet gap",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            },
            "FTRL": {
              "TRUNC_FL": {
                "bit": 0,
                "description": "Frame truncation length",
                "width": 14
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              }
            },
            "TACC": {
              "SHIFT16": {
                "bit": 0,
                "description": "TX FIFO shift-16"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              },
              "IPCHK": {
                "bit": 3,
                "description": "no description available"
              },
              "PROCHK": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "RACC": {
              "PADREM": {
                "bit": 0,
                "description": "Enable padding removal for short IP frames."
              },
              "IPDIS": {
                "bit": 1,
                "description": "Enable discard of frames with wrong IPv4 header checksum."
              },
              "PRODIS": {
                "bit": 2,
                "description": "Enable discard of frames with wrong protocol checksum"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "LINEDIS": {
                "bit": 6,
                "description": "Enable discard of frames with MAC layer errors"
              },
              "SHIFT16": {
                "bit": 7,
                "description": "RX FIFO shift-16"
              }
            },
            "RMON_T_DROP": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_PACKETS": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_BC_PKT": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_MC_PKT": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_CRC_ALIGN": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_UNDERSIZE": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_OVERSIZE": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_FRAG": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_JAB": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_COL": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P64": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P65TO127": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P128TO255": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P256TO511": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P512TO1023": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P1024TO2047": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_P_GTE2048": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_T_OCTETS": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_DROP": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_FRAME_OK": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_1COL": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_MCOL": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_DEF": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_LCOL": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_EXCOL": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_MACERR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_CSERR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_SQE": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_FDXFC": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_T_OCTETS_OK": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_PACKETS": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_BC_PKT": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_MC_PKT": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_CRC_ALIGN": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_UNDERSIZE": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_OVERSIZE": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_FRAG": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_JAB": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_RESVD_0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P64": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P65TO127": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P128TO255": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P256TO511": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P512TO1023": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P1024TO2047": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_P_GTE2048": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "RMON_R_OCTETS": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_DROP": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_FRAME_OK": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_CRC": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_ALIGN": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_MACERR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_FDXFC": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "IEEE_R_OCTETS_OK": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "ATCR": {
              "EN": {
                "bit": 0,
                "description": "Enable timer"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              },
              "OFFEN": {
                "bit": 2,
                "description": "Enable one-shot offset event"
              },
              "OFFRST": {
                "bit": 3,
                "description": "Reset timer on offset event"
              },
              "PEREN": {
                "bit": 4,
                "description": "Enable periodical event"
              },
              "PINPER": {
                "bit": 7,
                "description": "no description available"
              },
              "RESTART": {
                "bit": 9,
                "description": "Reset timer"
              },
              "CAPTURE": {
                "bit": 11,
                "description": "Capture timer value"
              },
              "SLAVE": {
                "bit": 13,
                "description": "Enable timer slave mode"
              }
            },
            "ATVR": {
              "ATIME": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "ATOFF": {
              "OFFSET": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "ATPER": {
              "PERIOD": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "ATCOR": {
              "COR": {
                "bit": 0,
                "description": "Correction counter wrap-around value",
                "width": 31
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "ATINC": {
              "INC": {
                "bit": 0,
                "description": "Clock period of the timestamping clock (ts_clk) in nanoseconds",
                "width": 7
              },
              "RESERVED": {
                "bit": 15,
                "description": "no description available",
                "width": 17
              },
              "INC_CORR": {
                "bit": 8,
                "description": "Correction increment value",
                "width": 7
              }
            },
            "ATSTMP": {
              "TIMESTAMP": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TGSR": {
              "TF0": {
                "bit": 0,
                "description": "Copy of Timer Flag for channel 0"
              },
              "TF1": {
                "bit": 1,
                "description": "Copy of Timer Flag for channel 1"
              },
              "TF2": {
                "bit": 2,
                "description": "Copy of Timer Flag for channel 2"
              },
              "TF3": {
                "bit": 3,
                "description": "Copy of Timer Flag for channel 3"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "TCSR%s": {
              "TDRE": {
                "bit": 0,
                "description": "Timer DMA Request Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "TMODE": {
                "bit": 2,
                "description": "Timer Mode",
                "width": 4
              },
              "TIE": {
                "bit": 6,
                "description": "Timer interrupt enable"
              },
              "TF": {
                "bit": 7,
                "description": "Timer Flag"
              }
            },
            "TCCR%s": {
              "TCC": {
                "bit": 0,
                "description": "Timer Capture Compare",
                "width": 32
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x400CC000",
              "irq": 81
            },
            {
              "name": "DAC1",
              "base": "0x400CD000",
              "irq": 82
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC buffer read pointer bottom position flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC buffer read pointer top position flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC buffer watermark flag"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC buffer read pointer bottom flag interrupt enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC buffer read pointer top flag interrupt enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC buffer watermark interrupt enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC low power control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC software trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC trigger select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC buffer enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC buffer work mode select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC buffer watermark select",
                "width": 2
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA enable select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC buffer upper limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC buffer read pointer",
                "width": 4
              }
            }
          }
        },
        "PTA": {
          "instances": [
            {
              "name": "PTA",
              "base": "0x400FF000",
              "irq": 87
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTB": {
          "instances": [
            {
              "name": "PTB",
              "base": "0x400FF040",
              "irq": 88
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTC": {
          "instances": [
            {
              "name": "PTC",
              "base": "0x400FF080",
              "irq": 89
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTD": {
          "instances": [
            {
              "name": "PTD",
              "base": "0x400FF0C0",
              "irq": 90
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTE": {
          "instances": [
            {
              "name": "PTE",
              "base": "0x400FF100",
              "irq": 91
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "PTF": {
          "instances": [
            {
              "name": "PTF",
              "base": "0x400FF140",
              "irq": 92
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port data direction",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control Register"
            },
            "ISCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status and control Register"
            },
            "ETBCC": {
              "offset": "0x14",
              "size": 32,
              "description": "ETB Counter Control register"
            },
            "ETBRL": {
              "offset": "0x18",
              "size": 32,
              "description": "ETB Reload register"
            },
            "ETBCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "ETB Counter Value register"
            },
            "FADR": {
              "offset": "0x20",
              "size": 32,
              "description": "Fault address register"
            },
            "FATR": {
              "offset": "0x24",
              "size": 32,
              "description": "Fault attributes register"
            },
            "FDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Fault data register"
            },
            "PID": {
              "offset": "0x30",
              "size": 32,
              "description": "Process ID register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              }
            },
            "CR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "DDRSIZE": {
                "bit": 20,
                "description": "DDR address size translation",
                "width": 2
              },
              "SRAMUAP": {
                "bit": 24,
                "description": "SRAM_U arbitration priority",
                "width": 2
              },
              "SRAMUWP": {
                "bit": 26,
                "description": "SRAM_U write protect"
              },
              "SRAMLAP": {
                "bit": 28,
                "description": "SRAM_L arbitration priority",
                "width": 2
              },
              "SRAMLWP": {
                "bit": 30,
                "description": "SRAM_L Write Protect"
              }
            },
            "ISCR": {
              "RESERVED": {
                "bit": 29,
                "description": "no description available",
                "width": 2
              },
              "IRQ": {
                "bit": 1,
                "description": "Normal Interrupt Pending"
              },
              "NMI": {
                "bit": 2,
                "description": "Nonmaskable Interrupt Pending"
              },
              "DHREQ": {
                "bit": 3,
                "description": "Debug Halt Request Indicator"
              },
              "CWBER": {
                "bit": 4,
                "description": "Cache write buffer error status"
              },
              "FIOC": {
                "bit": 8,
                "description": "FPU invalid operation interrupt status"
              },
              "FDZC": {
                "bit": 9,
                "description": "FPU divide-by-zero interrupt status"
              },
              "FOFC": {
                "bit": 10,
                "description": "FPU overflow interrupt status"
              },
              "FUFC": {
                "bit": 11,
                "description": "FPU underflow interrupt status"
              },
              "FIXC": {
                "bit": 12,
                "description": "FPU inexact interrupt status"
              },
              "FIDC": {
                "bit": 15,
                "description": "FPU input denormal interrupt status"
              },
              "CWBEE": {
                "bit": 20,
                "description": "Cache write buffer error enable"
              },
              "FIOCE": {
                "bit": 24,
                "description": "FPU invalid operation interrupt enable"
              },
              "FDZCE": {
                "bit": 25,
                "description": "FPU divide-by-zero interrupt enable"
              },
              "FOFCE": {
                "bit": 26,
                "description": "FPU overflow interrupt enable"
              },
              "FUFCE": {
                "bit": 27,
                "description": "FPU underflow interrupt enable"
              },
              "FIXCE": {
                "bit": 28,
                "description": "FPU inexact interrupt enable"
              },
              "FIDCE": {
                "bit": 31,
                "description": "FPU input denormal interrupt enable"
              }
            },
            "ETBCC": {
              "CNTEN": {
                "bit": 0,
                "description": "Counter Enable"
              },
              "RSPT": {
                "bit": 1,
                "description": "Response Type",
                "width": 2
              },
              "RLRQ": {
                "bit": 3,
                "description": "Reload Request"
              },
              "ETDIS": {
                "bit": 4,
                "description": "ETM-To-TPIU Disable"
              },
              "ITDIS": {
                "bit": 5,
                "description": "ITM-To-TPIU Disable"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 26
              }
            },
            "ETBRL": {
              "RELOAD": {
                "bit": 0,
                "description": "Byte Count Reload Value",
                "width": 11
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              }
            },
            "ETBCNT": {
              "COUNTER": {
                "bit": 0,
                "description": "Byte Count Counter Value",
                "width": 11
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              }
            },
            "FADR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Fault address",
                "width": 32
              }
            },
            "FATR": {
              "BEDA": {
                "bit": 0,
                "description": "Bus error access type"
              },
              "BEMD": {
                "bit": 1,
                "description": "Bus error privilege level"
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 19
              },
              "BESZ": {
                "bit": 4,
                "description": "Bus error size",
                "width": 2
              },
              "BEWT": {
                "bit": 7,
                "description": "Bus error write"
              },
              "BEMN": {
                "bit": 8,
                "description": "Bus error master number",
                "width": 4
              },
              "BEOVR": {
                "bit": 31,
                "description": "Bus error overrun"
              }
            },
            "FDR": {
              "DATA": {
                "bit": 0,
                "description": "Fault data",
                "width": 32
              }
            },
            "PID": {
              "PID": {
                "bit": 0,
                "description": "M0_PID and M1_PID for MPU",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            }
          }
        },
        "CAU": {
          "instances": [
            {
              "name": "CAU",
              "base": "0xE0081000"
            }
          ],
          "registers": {
            "CAU_DIRECT0": {
              "offset": "0x00",
              "size": 32,
              "description": "Direct access register 0"
            },
            "CAU_DIRECT1": {
              "offset": "0x04",
              "size": 32,
              "description": "Direct access register 1"
            },
            "CAU_DIRECT2": {
              "offset": "0x08",
              "size": 32,
              "description": "Direct access register 2"
            },
            "CAU_DIRECT3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Direct access register 3"
            },
            "CAU_DIRECT4": {
              "offset": "0x10",
              "size": 32,
              "description": "Direct access register 4"
            },
            "CAU_DIRECT5": {
              "offset": "0x14",
              "size": 32,
              "description": "Direct access register 5"
            },
            "CAU_DIRECT6": {
              "offset": "0x18",
              "size": 32,
              "description": "Direct access register 6"
            },
            "CAU_DIRECT7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Direct access register 7"
            },
            "CAU_DIRECT8": {
              "offset": "0x20",
              "size": 32,
              "description": "Direct access register 8"
            },
            "CAU_DIRECT9": {
              "offset": "0x24",
              "size": 32,
              "description": "Direct access register 9"
            },
            "CAU_DIRECT10": {
              "offset": "0x28",
              "size": 32,
              "description": "Direct access register 10"
            },
            "CAU_DIRECT11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Direct access register 11"
            },
            "CAU_DIRECT12": {
              "offset": "0x30",
              "size": 32,
              "description": "Direct access register 12"
            },
            "CAU_DIRECT13": {
              "offset": "0x34",
              "size": 32,
              "description": "Direct access register 13"
            },
            "CAU_DIRECT14": {
              "offset": "0x38",
              "size": 32,
              "description": "Direct access register 14"
            },
            "CAU_DIRECT15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Direct access register 15"
            },
            "CAU_LDR_CASR": {
              "offset": "0x840",
              "size": 32,
              "description": "Status register  - Load Register command"
            },
            "CAU_LDR_CAA": {
              "offset": "0x844",
              "size": 32,
              "description": "Accumulator register - Load Register command"
            },
            "CAU_LDR_CA0": {
              "offset": "0x848",
              "size": 32,
              "description": "General Purpose Register 0 - Load Register command"
            },
            "CAU_LDR_CA1": {
              "offset": "0x84C",
              "size": 32,
              "description": "General Purpose Register 1 - Load Register command"
            },
            "CAU_LDR_CA2": {
              "offset": "0x850",
              "size": 32,
              "description": "General Purpose Register 2 - Load Register command"
            },
            "CAU_LDR_CA3": {
              "offset": "0x854",
              "size": 32,
              "description": "General Purpose Register 3 - Load Register command"
            },
            "CAU_LDR_CA4": {
              "offset": "0x858",
              "size": 32,
              "description": "General Purpose Register 4 - Load Register command"
            },
            "CAU_LDR_CA5": {
              "offset": "0x85C",
              "size": 32,
              "description": "General Purpose Register 5 - Load Register command"
            },
            "CAU_LDR_CA6": {
              "offset": "0x860",
              "size": 32,
              "description": "General Purpose Register 6 - Load Register command"
            },
            "CAU_LDR_CA7": {
              "offset": "0x864",
              "size": 32,
              "description": "General Purpose Register 7 - Load Register command"
            },
            "CAU_LDR_CA8": {
              "offset": "0x868",
              "size": 32,
              "description": "General Purpose Register 8 - Load Register command"
            },
            "CAU_STR_CASR": {
              "offset": "0x880",
              "size": 32,
              "description": "Status register  - Store Register command"
            },
            "CAU_STR_CAA": {
              "offset": "0x884",
              "size": 32,
              "description": "Accumulator register - Store Register command"
            },
            "CAU_STR_CA0": {
              "offset": "0x888",
              "size": 32,
              "description": "General Purpose Register 0 - Store Register command"
            },
            "CAU_STR_CA1": {
              "offset": "0x88C",
              "size": 32,
              "description": "General Purpose Register 1 - Store Register command"
            },
            "CAU_STR_CA2": {
              "offset": "0x890",
              "size": 32,
              "description": "General Purpose Register 2 - Store Register command"
            },
            "CAU_STR_CA3": {
              "offset": "0x894",
              "size": 32,
              "description": "General Purpose Register 3 - Store Register command"
            },
            "CAU_STR_CA4": {
              "offset": "0x898",
              "size": 32,
              "description": "General Purpose Register 4 - Store Register command"
            },
            "CAU_STR_CA5": {
              "offset": "0x89C",
              "size": 32,
              "description": "General Purpose Register 5 - Store Register command"
            },
            "CAU_STR_CA6": {
              "offset": "0x8A0",
              "size": 32,
              "description": "General Purpose Register 6 - Store Register command"
            },
            "CAU_STR_CA7": {
              "offset": "0x8A4",
              "size": 32,
              "description": "General Purpose Register 7 - Store Register command"
            },
            "CAU_STR_CA8": {
              "offset": "0x8A8",
              "size": 32,
              "description": "General Purpose Register 8 - Store Register command"
            },
            "CAU_ADR_CASR": {
              "offset": "0x8C0",
              "size": 32,
              "description": "Status register  - Add Register command"
            },
            "CAU_ADR_CAA": {
              "offset": "0x8C4",
              "size": 32,
              "description": "Accumulator register - Add to register command"
            },
            "CAU_ADR_CA0": {
              "offset": "0x8C8",
              "size": 32,
              "description": "General Purpose Register 0 - Add to register command"
            },
            "CAU_ADR_CA1": {
              "offset": "0x8CC",
              "size": 32,
              "description": "General Purpose Register 1 - Add to register command"
            },
            "CAU_ADR_CA2": {
              "offset": "0x8D0",
              "size": 32,
              "description": "General Purpose Register 2 - Add to register command"
            },
            "CAU_ADR_CA3": {
              "offset": "0x8D4",
              "size": 32,
              "description": "General Purpose Register 3 - Add to register command"
            },
            "CAU_ADR_CA4": {
              "offset": "0x8D8",
              "size": 32,
              "description": "General Purpose Register 4 - Add to register command"
            },
            "CAU_ADR_CA5": {
              "offset": "0x8DC",
              "size": 32,
              "description": "General Purpose Register 5 - Add to register command"
            },
            "CAU_ADR_CA6": {
              "offset": "0x8E0",
              "size": 32,
              "description": "General Purpose Register 6 - Add to register command"
            },
            "CAU_ADR_CA7": {
              "offset": "0x8E4",
              "size": 32,
              "description": "General Purpose Register 7 - Add to register command"
            },
            "CAU_ADR_CA8": {
              "offset": "0x8E8",
              "size": 32,
              "description": "General Purpose Register 8 - Add to register command"
            },
            "CAU_RADR_CASR": {
              "offset": "0x900",
              "size": 32,
              "description": "Status register  - Reverse and Add to Register command"
            },
            "CAU_RADR_CAA": {
              "offset": "0x904",
              "size": 32,
              "description": "Accumulator register - Reverse and Add to Register command"
            },
            "CAU_RADR_CA0": {
              "offset": "0x908",
              "size": 32,
              "description": "General Purpose Register 0 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA1": {
              "offset": "0x90C",
              "size": 32,
              "description": "General Purpose Register 1 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA2": {
              "offset": "0x910",
              "size": 32,
              "description": "General Purpose Register 2 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA3": {
              "offset": "0x914",
              "size": 32,
              "description": "General Purpose Register 3 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA4": {
              "offset": "0x918",
              "size": 32,
              "description": "General Purpose Register 4 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA5": {
              "offset": "0x91C",
              "size": 32,
              "description": "General Purpose Register 5 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA6": {
              "offset": "0x920",
              "size": 32,
              "description": "General Purpose Register 6 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA7": {
              "offset": "0x924",
              "size": 32,
              "description": "General Purpose Register 7 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA8": {
              "offset": "0x928",
              "size": 32,
              "description": "General Purpose Register 8 - Reverse and Add to Register command"
            },
            "CAU_XOR_CASR": {
              "offset": "0x980",
              "size": 32,
              "description": "Status register  - Exclusive Or command"
            },
            "CAU_XOR_CAA": {
              "offset": "0x984",
              "size": 32,
              "description": "Accumulator register - Exclusive Or command"
            },
            "CAU_XOR_CA0": {
              "offset": "0x988",
              "size": 32,
              "description": "General Purpose Register 0 - Exclusive Or command"
            },
            "CAU_XOR_CA1": {
              "offset": "0x98C",
              "size": 32,
              "description": "General Purpose Register 1 - Exclusive Or command"
            },
            "CAU_XOR_CA2": {
              "offset": "0x990",
              "size": 32,
              "description": "General Purpose Register 2 - Exclusive Or command"
            },
            "CAU_XOR_CA3": {
              "offset": "0x994",
              "size": 32,
              "description": "General Purpose Register 3 - Exclusive Or command"
            },
            "CAU_XOR_CA4": {
              "offset": "0x998",
              "size": 32,
              "description": "General Purpose Register 4 - Exclusive Or command"
            },
            "CAU_XOR_CA5": {
              "offset": "0x99C",
              "size": 32,
              "description": "General Purpose Register 5 - Exclusive Or command"
            },
            "CAU_XOR_CA6": {
              "offset": "0x9A0",
              "size": 32,
              "description": "General Purpose Register 6 - Exclusive Or command"
            },
            "CAU_XOR_CA7": {
              "offset": "0x9A4",
              "size": 32,
              "description": "General Purpose Register 7 - Exclusive Or command"
            },
            "CAU_XOR_CA8": {
              "offset": "0x9A8",
              "size": 32,
              "description": "General Purpose Register 8 - Exclusive Or command"
            },
            "CAU_ROTL_CASR": {
              "offset": "0x9C0",
              "size": 32,
              "description": "Status register  - Rotate Left command"
            },
            "CAU_ROTL_CAA": {
              "offset": "0x9C4",
              "size": 32,
              "description": "Accumulator register - Rotate Left command"
            },
            "CAU_ROTL_CA0": {
              "offset": "0x9C8",
              "size": 32,
              "description": "General Purpose Register 0 - Rotate Left command"
            },
            "CAU_ROTL_CA1": {
              "offset": "0x9CC",
              "size": 32,
              "description": "General Purpose Register 1 - Rotate Left command"
            },
            "CAU_ROTL_CA2": {
              "offset": "0x9D0",
              "size": 32,
              "description": "General Purpose Register 2 - Rotate Left command"
            },
            "CAU_ROTL_CA3": {
              "offset": "0x9D4",
              "size": 32,
              "description": "General Purpose Register 3 - Rotate Left command"
            },
            "CAU_ROTL_CA4": {
              "offset": "0x9D8",
              "size": 32,
              "description": "General Purpose Register 4 - Rotate Left command"
            },
            "CAU_ROTL_CA5": {
              "offset": "0x9DC",
              "size": 32,
              "description": "General Purpose Register 5 - Rotate Left command"
            },
            "CAU_ROTL_CA6": {
              "offset": "0x9E0",
              "size": 32,
              "description": "General Purpose Register 6 - Rotate Left command"
            },
            "CAU_ROTL_CA7": {
              "offset": "0x9E4",
              "size": 32,
              "description": "General Purpose Register 7 - Rotate Left command"
            },
            "CAU_ROTL_CA8": {
              "offset": "0x9E8",
              "size": 32,
              "description": "General Purpose Register 8 - Rotate Left command"
            },
            "CAU_AESC_CASR": {
              "offset": "0xB00",
              "size": 32,
              "description": "Status register  - AES Column Operation command"
            },
            "CAU_AESC_CAA": {
              "offset": "0xB04",
              "size": 32,
              "description": "Accumulator register - AES Column Operation command"
            },
            "CAU_AESC_CA0": {
              "offset": "0xB08",
              "size": 32,
              "description": "General Purpose Register 0 - AES Column Operation command"
            },
            "CAU_AESC_CA1": {
              "offset": "0xB0C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Column Operation command"
            },
            "CAU_AESC_CA2": {
              "offset": "0xB10",
              "size": 32,
              "description": "General Purpose Register 2 - AES Column Operation command"
            },
            "CAU_AESC_CA3": {
              "offset": "0xB14",
              "size": 32,
              "description": "General Purpose Register 3 - AES Column Operation command"
            },
            "CAU_AESC_CA4": {
              "offset": "0xB18",
              "size": 32,
              "description": "General Purpose Register 4 - AES Column Operation command"
            },
            "CAU_AESC_CA5": {
              "offset": "0xB1C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Column Operation command"
            },
            "CAU_AESC_CA6": {
              "offset": "0xB20",
              "size": 32,
              "description": "General Purpose Register 6 - AES Column Operation command"
            },
            "CAU_AESC_CA7": {
              "offset": "0xB24",
              "size": 32,
              "description": "General Purpose Register 7 - AES Column Operation command"
            },
            "CAU_AESC_CA8": {
              "offset": "0xB28",
              "size": 32,
              "description": "General Purpose Register 8 - AES Column Operation command"
            },
            "CAU_AESIC_CASR": {
              "offset": "0xB40",
              "size": 32,
              "description": "Status register  - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CAA": {
              "offset": "0xB44",
              "size": 32,
              "description": "Accumulator register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA0": {
              "offset": "0xB48",
              "size": 32,
              "description": "General Purpose Register 0 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA1": {
              "offset": "0xB4C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA2": {
              "offset": "0xB50",
              "size": 32,
              "description": "General Purpose Register 2 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA3": {
              "offset": "0xB54",
              "size": 32,
              "description": "General Purpose Register 3 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA4": {
              "offset": "0xB58",
              "size": 32,
              "description": "General Purpose Register 4 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA5": {
              "offset": "0xB5C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA6": {
              "offset": "0xB60",
              "size": 32,
              "description": "General Purpose Register 6 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA7": {
              "offset": "0xB64",
              "size": 32,
              "description": "General Purpose Register 7 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA8": {
              "offset": "0xB68",
              "size": 32,
              "description": "General Purpose Register 8 - AES Inverse Column Operation command"
            }
          },
          "bits": {
            "CAU_DIRECT0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT9": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT10": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT11": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT12": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT13": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT14": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_DIRECT15": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_LDR_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_LDR_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_STR_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_STR_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ADR_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ADR_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_RADR_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_RADR_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_XOR_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_XOR_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ROTL_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_ROTL_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESC_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESC_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESIC_CAA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA0": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA1": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA2": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA3": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA4": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA5": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA7": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CAU_AESIC_CA8": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            }
          }
        },
        "LMEM": {
          "instances": [
            {
              "name": "LMEM",
              "base": "0xE0082000"
            }
          ],
          "registers": {
            "PCCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache control register"
            },
            "PCCLCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache line control register"
            },
            "PCCSAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Cache search address register"
            },
            "PCCCVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Cache read/write value register"
            },
            "PCCRMR": {
              "offset": "0x20",
              "size": 32,
              "description": "Cache regions mode register"
            },
            "PSCCR": {
              "offset": "0x800",
              "size": 32,
              "description": "Cache control register"
            },
            "PSCLCR": {
              "offset": "0x804",
              "size": 32,
              "description": "Cache line control register"
            },
            "PSCSAR": {
              "offset": "0x808",
              "size": 32,
              "description": "Cache search address register"
            },
            "PSCCVR": {
              "offset": "0x80C",
              "size": 32,
              "description": "Cache read/write value register"
            },
            "PSCRMR": {
              "offset": "0x820",
              "size": 32,
              "description": "Cache regions mode register"
            }
          },
          "bits": {
            "PCCCR": {
              "ENCACHE": {
                "bit": 0,
                "description": "Cache enable"
              },
              "ENWRBUF": {
                "bit": 1,
                "description": "Enable Write Buffer"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 3
              },
              "INVW0": {
                "bit": 24,
                "description": "Invalidate Way 0"
              },
              "PUSHW0": {
                "bit": 25,
                "description": "Push Way 0"
              },
              "INVW1": {
                "bit": 26,
                "description": "Invalidate Way 1"
              },
              "PUSHW1": {
                "bit": 27,
                "description": "Push Way 1"
              },
              "GO": {
                "bit": 31,
                "description": "Initiate Cache Command"
              }
            },
            "PCCLCR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "CACHEADDR": {
                "bit": 2,
                "description": "Cache address",
                "width": 10
              },
              "WSEL": {
                "bit": 14,
                "description": "Way select"
              },
              "TDSEL": {
                "bit": 16,
                "description": "Tag/Data Select"
              },
              "LCIVB": {
                "bit": 20,
                "description": "Line Command Initial Valid Bit"
              },
              "LCIMB": {
                "bit": 21,
                "description": "Line Command Initial Modified Bit"
              },
              "LCWAY": {
                "bit": 22,
                "description": "Line Command Way"
              },
              "LCMD": {
                "bit": 24,
                "description": "Line Command",
                "width": 2
              },
              "LADSEL": {
                "bit": 26,
                "description": "Line Address Select"
              },
              "LACC": {
                "bit": 27,
                "description": "Line access type"
              }
            },
            "PCCSAR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available"
              },
              "PHYADDR": {
                "bit": 2,
                "description": "Physical Address",
                "width": 30
              }
            },
            "PCCCVR": {
              "DATA": {
                "bit": 0,
                "description": "Cache read/write Data",
                "width": 32
              }
            },
            "PCCRMR": {
              "R15": {
                "bit": 0,
                "description": "Region 15 mode",
                "width": 2
              },
              "R14": {
                "bit": 2,
                "description": "Region 14 mode",
                "width": 2
              },
              "R13": {
                "bit": 4,
                "description": "Region 13 mode",
                "width": 2
              },
              "R12": {
                "bit": 6,
                "description": "Region 12 mode",
                "width": 2
              },
              "R11": {
                "bit": 8,
                "description": "Region 11 mode",
                "width": 2
              },
              "R10": {
                "bit": 10,
                "description": "Region 10 mode",
                "width": 2
              },
              "R9": {
                "bit": 12,
                "description": "Region 9 mode",
                "width": 2
              },
              "R8": {
                "bit": 14,
                "description": "Region 8 mode",
                "width": 2
              },
              "R7": {
                "bit": 16,
                "description": "Region 7 mode",
                "width": 2
              },
              "R6": {
                "bit": 18,
                "description": "Region 6 mode",
                "width": 2
              },
              "R5": {
                "bit": 20,
                "description": "Region 5 mode",
                "width": 2
              },
              "R4": {
                "bit": 22,
                "description": "Region 4 mode",
                "width": 2
              },
              "R3": {
                "bit": 24,
                "description": "Region 3 mode",
                "width": 2
              },
              "R2": {
                "bit": 26,
                "description": "Region 2 mode",
                "width": 2
              },
              "R1": {
                "bit": 28,
                "description": "Region 1 mode",
                "width": 2
              },
              "R0": {
                "bit": 30,
                "description": "Region 0 mode",
                "width": 2
              }
            },
            "PSCCR": {
              "ENCACHE": {
                "bit": 0,
                "description": "Cache enable"
              },
              "ENWRBUF": {
                "bit": 1,
                "description": "Enable Write Buffer"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 3
              },
              "INVW0": {
                "bit": 24,
                "description": "Invalidate Way 0"
              },
              "PUSHW0": {
                "bit": 25,
                "description": "Push Way 0"
              },
              "INVW1": {
                "bit": 26,
                "description": "Invalidate Way 1"
              },
              "PUSHW1": {
                "bit": 27,
                "description": "Push Way 1"
              },
              "GO": {
                "bit": 31,
                "description": "Initiate Cache Command"
              }
            },
            "PSCLCR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "CACHEADDR": {
                "bit": 2,
                "description": "Cache address",
                "width": 10
              },
              "WSEL": {
                "bit": 14,
                "description": "Way select"
              },
              "TDSEL": {
                "bit": 16,
                "description": "Tag/Data Select"
              },
              "LCIVB": {
                "bit": 20,
                "description": "Line Command Initial Valid Bit"
              },
              "LCIMB": {
                "bit": 21,
                "description": "Line Command Initial Modified Bit"
              },
              "LCWAY": {
                "bit": 22,
                "description": "Line Command Way"
              },
              "LCMD": {
                "bit": 24,
                "description": "Line Command",
                "width": 2
              },
              "LADSEL": {
                "bit": 26,
                "description": "Line Address Select"
              },
              "LACC": {
                "bit": 27,
                "description": "Line access type"
              }
            },
            "PSCSAR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available"
              },
              "PHYADDR": {
                "bit": 2,
                "description": "Physical Address",
                "width": 30
              }
            },
            "PSCCVR": {
              "DATA": {
                "bit": 0,
                "description": "Cache read/write Data",
                "width": 32
              }
            },
            "PSCRMR": {
              "R15": {
                "bit": 0,
                "description": "Region 15 mode",
                "width": 2
              },
              "R14": {
                "bit": 2,
                "description": "Region 14 mode",
                "width": 2
              },
              "R13": {
                "bit": 4,
                "description": "Region 13 mode",
                "width": 2
              },
              "R12": {
                "bit": 6,
                "description": "Region 12 mode",
                "width": 2
              },
              "R11": {
                "bit": 8,
                "description": "Region 11 mode",
                "width": 2
              },
              "R10": {
                "bit": 10,
                "description": "Region 10 mode",
                "width": 2
              },
              "R9": {
                "bit": 12,
                "description": "Region 9 mode",
                "width": 2
              },
              "R8": {
                "bit": 14,
                "description": "Region 8 mode",
                "width": 2
              },
              "R7": {
                "bit": 16,
                "description": "Region 7 mode",
                "width": 2
              },
              "R6": {
                "bit": 18,
                "description": "Region 6 mode",
                "width": 2
              },
              "R5": {
                "bit": 20,
                "description": "Region 5 mode",
                "width": 2
              },
              "R4": {
                "bit": 22,
                "description": "Region 4 mode",
                "width": 2
              },
              "R3": {
                "bit": 24,
                "description": "Region 3 mode",
                "width": 2
              },
              "R2": {
                "bit": 26,
                "description": "Region 2 mode",
                "width": 2
              },
              "R1": {
                "bit": 28,
                "description": "Region 1 mode",
                "width": 2
              },
              "R0": {
                "bit": 30,
                "description": "Region 0 mode",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 122,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "INT_DMA0_DMA16_IRQHandler"
          },
          {
            "number": 17,
            "name": "INT_DMA1_DMA17_IRQHandler"
          },
          {
            "number": 18,
            "name": "INT_DMA2_DMA18_IRQHandler"
          },
          {
            "number": 19,
            "name": "INT_DMA3_DMA19_IRQHandler"
          },
          {
            "number": 20,
            "name": "INT_DMA4_DMA20_IRQHandler"
          },
          {
            "number": 21,
            "name": "INT_DMA5_DMA21_IRQHandler"
          },
          {
            "number": 22,
            "name": "INT_DMA6_DMA22_IRQHandler"
          },
          {
            "number": 23,
            "name": "INT_DMA7_DMA23_IRQHandler"
          },
          {
            "number": 24,
            "name": "INT_DMA8_DMA24_IRQHandler"
          },
          {
            "number": 25,
            "name": "INT_DMA9_DMA25_IRQHandler"
          },
          {
            "number": 26,
            "name": "INT_DMA10_DMA26_IRQHandler"
          },
          {
            "number": 27,
            "name": "INT_DMA11_DMA27_IRQHandler"
          },
          {
            "number": 28,
            "name": "INT_DMA12_DMA28_IRQHandler"
          },
          {
            "number": 29,
            "name": "INT_DMA13_DMA29_IRQHandler"
          },
          {
            "number": 30,
            "name": "INT_DMA14_DMA30_IRQHandler"
          },
          {
            "number": 31,
            "name": "INT_DMA15_DMA31_IRQHandler"
          },
          {
            "number": 32,
            "name": "INT_DMA_Error_IRQHandler"
          },
          {
            "number": 34,
            "name": "INT_FTFE_IRQHandler"
          },
          {
            "number": 35,
            "name": "INT_Read_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "INT_LVD_LVW_IRQHandler"
          },
          {
            "number": 37,
            "name": "INT_LLW_IRQHandler"
          },
          {
            "number": 38,
            "name": "INT_Watchdog_IRQHandler"
          },
          {
            "number": 39,
            "name": "INT_RNG_IRQHandler"
          },
          {
            "number": 40,
            "name": "INT_I2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "INT_I2C1_IRQHandler"
          },
          {
            "number": 42,
            "name": "INT_SPI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "INT_SPI1_IRQHandler"
          },
          {
            "number": 44,
            "name": "INT_SPI2_IRQHandler"
          },
          {
            "number": 45,
            "name": "INT_CAN0_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 46,
            "name": "INT_CAN0_Bus_Off_IRQHandler"
          },
          {
            "number": 47,
            "name": "INT_CAN0_Error_IRQHandler"
          },
          {
            "number": 48,
            "name": "INT_CAN0_Tx_Warning_IRQHandler"
          },
          {
            "number": 49,
            "name": "INT_CAN0_Rx_Warning_IRQHandler"
          },
          {
            "number": 50,
            "name": "INT_CAN0_Wake_Up_IRQHandler"
          },
          {
            "number": 51,
            "name": "INT_I2S0_Tx_IRQHandler"
          },
          {
            "number": 52,
            "name": "INT_I2S0_Rx_IRQHandler"
          },
          {
            "number": 53,
            "name": "INT_CAN1_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 54,
            "name": "INT_CAN1_Bus_Off_IRQHandler"
          },
          {
            "number": 55,
            "name": "INT_CAN1_Error_IRQHandler"
          },
          {
            "number": 56,
            "name": "INT_CAN1_Tx_Warning_IRQHandler"
          },
          {
            "number": 57,
            "name": "INT_CAN1_Rx_Warning_IRQHandler"
          },
          {
            "number": 58,
            "name": "INT_CAN1_Wake_Up_IRQHandler"
          },
          {
            "number": 60,
            "name": "INT_UART0_LON_IRQHandler"
          },
          {
            "number": 61,
            "name": "INT_UART0_RX_TX_IRQHandler"
          },
          {
            "number": 62,
            "name": "INT_UART0_ERR_IRQHandler"
          },
          {
            "number": 63,
            "name": "INT_UART1_RX_TX_IRQHandler"
          },
          {
            "number": 64,
            "name": "INT_UART1_ERR_IRQHandler"
          },
          {
            "number": 65,
            "name": "INT_UART2_RX_TX_IRQHandler"
          },
          {
            "number": 66,
            "name": "INT_UART2_ERR_IRQHandler"
          },
          {
            "number": 67,
            "name": "INT_UART3_RX_TX_IRQHandler"
          },
          {
            "number": 68,
            "name": "INT_UART3_ERR_IRQHandler"
          },
          {
            "number": 69,
            "name": "INT_UART4_RX_TX_IRQHandler"
          },
          {
            "number": 70,
            "name": "INT_UART4_ERR_IRQHandler"
          },
          {
            "number": 71,
            "name": "INT_UART5_RX_TX_IRQHandler"
          },
          {
            "number": 72,
            "name": "INT_UART5_ERR_IRQHandler"
          },
          {
            "number": 73,
            "name": "INT_ADC0_IRQHandler"
          },
          {
            "number": 74,
            "name": "INT_ADC1_IRQHandler"
          },
          {
            "number": 75,
            "name": "INT_CMP0_IRQHandler"
          },
          {
            "number": 76,
            "name": "INT_CMP1_IRQHandler"
          },
          {
            "number": 77,
            "name": "INT_CMP2_IRQHandler"
          },
          {
            "number": 78,
            "name": "INT_FTM0_IRQHandler"
          },
          {
            "number": 79,
            "name": "INT_FTM1_IRQHandler"
          },
          {
            "number": 80,
            "name": "INT_FTM2_IRQHandler"
          },
          {
            "number": 81,
            "name": "INT_CMT_IRQHandler"
          },
          {
            "number": 82,
            "name": "INT_RTC_IRQHandler"
          },
          {
            "number": 83,
            "name": "INT_RTC_Seconds_IRQHandler"
          },
          {
            "number": 84,
            "name": "INT_PIT0_IRQHandler"
          },
          {
            "number": 85,
            "name": "INT_PIT1_IRQHandler"
          },
          {
            "number": 86,
            "name": "INT_PIT2_IRQHandler"
          },
          {
            "number": 87,
            "name": "INT_PIT3_IRQHandler"
          },
          {
            "number": 88,
            "name": "INT_PDB0_IRQHandler"
          },
          {
            "number": 89,
            "name": "INT_USB0_IRQHandler"
          },
          {
            "number": 90,
            "name": "INT_USBDCD_IRQHandler"
          },
          {
            "number": 91,
            "name": "INT_ENET_1588_Timer_IRQHandler"
          },
          {
            "number": 92,
            "name": "INT_ENET_Transmit_IRQHandler"
          },
          {
            "number": 93,
            "name": "INT_ENET_Receive_IRQHandler"
          },
          {
            "number": 94,
            "name": "INT_ENET_Error_IRQHandler"
          },
          {
            "number": 96,
            "name": "INT_SDHC_IRQHandler"
          },
          {
            "number": 97,
            "name": "INT_DAC0_IRQHandler"
          },
          {
            "number": 98,
            "name": "INT_DAC1_IRQHandler"
          },
          {
            "number": 99,
            "name": "INT_TSI0_IRQHandler"
          },
          {
            "number": 101,
            "name": "INT_LPTimer_IRQHandler"
          },
          {
            "number": 103,
            "name": "INT_PORTA_IRQHandler"
          },
          {
            "number": 104,
            "name": "INT_PORTB_IRQHandler"
          },
          {
            "number": 105,
            "name": "INT_PORTC_IRQHandler"
          },
          {
            "number": 106,
            "name": "INT_PORTD_IRQHandler"
          },
          {
            "number": 107,
            "name": "INT_PORTE_IRQHandler"
          },
          {
            "number": 108,
            "name": "INT_PORTF_IRQHandler"
          },
          {
            "number": 109,
            "name": "INT_DDR_IRQHandler"
          },
          {
            "number": 111,
            "name": "INT_NFC_IRQHandler"
          },
          {
            "number": 112,
            "name": "INT_USBHS_IRQHandler"
          },
          {
            "number": 113,
            "name": "INT_LCD_IRQHandler"
          },
          {
            "number": 114,
            "name": "INT_CMP3_IRQHandler"
          },
          {
            "number": 115,
            "name": "INT_Tamper_IRQHandler"
          },
          {
            "number": 117,
            "name": "INT_FTM3_IRQHandler"
          },
          {
            "number": 118,
            "name": "INT_ADC2_IRQHandler"
          },
          {
            "number": 119,
            "name": "INT_ADC3_IRQHandler"
          },
          {
            "number": 120,
            "name": "INT_I2S1_Tx_IRQHandler"
          },
          {
            "number": 121,
            "name": "INT_I2S1_Rx_IRQHandler"
          }
        ]
      }
    }
  }
}