# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000256 1024 6.4 1160 91904 3.61267 4.40941 111.187 131.034 250.325 250.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000256 1024 6.4 1160 91728 3.6192 4.41338 127.246 131.11 266.472 266.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000256 1024 6.4 1160 91680 3.61222 4.4032 130.036 130.914 269.043 269.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000256 1024 6.4 1160 91776 3.60224 4.40032 121.284 131.088 260.453 260.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000256 1024 6.4 1160 91600 3.62701 4.4105 124.732 131.003 263.855 263.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000256 1024 6.4 1160 91616 3.60368 4.4032 126.537 130.995 265.62 265.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000256 1024 6.4 1160 91680 3.62496 4.41136 126.237 130.984 265.337 265.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000256 1024 6.4 1160 91648 3.60653 4.39648 123.384 130.803 262.274 262.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000256 1024 6.4 1160 91392 3.60368 4.38704 122.975 130.704 261.747 261.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000256 1024 6.4 1160 91200 3.61984 4.39814 134.468 130.87 273.435 273.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000256 1024 6.4 1160 91648 3.60224 4.40109 154.113 131.077 293.275 293.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000256 1024 6.4 1170 91904 3.6119 4.3991 107.343 131.205 246.643 246.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000256 1024 6.4 1170 91920 3.62701 4.408 108.704 131.114 247.936 248.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000256 1024 6.4 1170 91872 3.61786 4.40365 108.272 130.991 247.368 247.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000256 1024 6.4 1170 91840 3.62768 4.41754 112.507 131.161 251.797 251.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000256 1024 6.4 1170 91776 3.60992 4.41018 112.309 131.152 251.561 251.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000256 1024 6.4 1170 91728 3.61949 4.40915 128.308 130.989 267.407 267.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000256 1024 6.4 1170 91680 3.60387 4.40378 127.067 130.922 266.077 266.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000256 1024 6.4 1170 91776 3.60026 4.39888 133.646 131.208 272.933 273.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000256 1024 6.4 1170 91600 3.62355 4.4128 133.008 131.031 272.159 272.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000256 1024 6.4 1170 91616 3.61366 4.40246 134.204 130.972 273.277 273.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000256 1024 6.4 1170 91680 3.6137 4.41139 131.978 131.112 271.193 271.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000256 1024 6.4 1170 91392 3.60653 4.39763 126.288 130.906 265.281 265.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000256 1024 6.4 1170 91392 3.6056 4.38797 145.437 130.794 284.305 284.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000256 1024 6.4 1170 91200 3.61242 4.40288 147.131 130.883 286.111 286.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000256 1024 6.4 1170 91136 3.6048 4.4008 134.038 130.961 273.087 273.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000256 1024 6.4 1160 91968 3.61014 4.40525 101.369 131.055 240.521 240.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000256 1024 6.4 1160 91920 3.62496 4.41293 112.529 131.189 251.839 251.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000256 1024 6.4 1160 91872 3.61446 4.40618 106.233 131.118 245.452 245.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000256 1024 6.4 1160 91840 3.62086 4.41603 108.336 131.07 247.525 247.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000256 1024 6.4 1160 91904 3.60717 4.4032 108.183 131.063 247.338 247.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000256 1024 6.4 1160 91728 3.62493 4.41507 134.553 131.008 273.68 273.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000256 1024 6.4 1160 91584 3.60749 4.39706 96.3973 130.991 235.477 235.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000256 1024 6.4 1160 91680 3.61014 4.40128 130.97 130.957 270.021 270.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000256 1024 6.4 1160 91520 3.59843 4.40272 92.745 130.924 231.753 231.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000256 1024 6.4 1160 91776 3.60294 4.40182 121.865 131.103 261.053 261.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000256 1024 6.4 1160 91392 3.6048 4.39434 88.5969 130.793 227.474 227.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000256 1024 6.4 1160 91600 3.62496 4.40918 126.318 130.899 265.335 265.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000256 1024 6.4 1160 91200 3.61776 4.40326 91.8564 130.884 230.844 230.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000256 1024 6.4 1160 91616 3.60781 4.40189 159.545 130.959 298.593 298.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000256 1024 6.4 1160 91392 3.60243 4.3935 106.43 130.95 245.459 245.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000256 1024 6.4 1160 91680 3.62192 4.40934 154.4 131.097 293.604 293.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000256 1024 6.4 1160 91200 3.60406 4.38477 106.112 130.615 244.798 244.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000256 1024 6.4 1160 91648 3.60438 4.39302 148.658 130.893 287.631 287.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000256 1024 6.4 1160 91648 3.60138 4.4073 102.564 130.961 241.614 241.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000256 1024 6.4 1160 91392 3.60128 4.39024 131.405 130.825 270.304 270.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000256 1024 6.4 1160 90624 3.59261 4.3792 94.0398 130.444 232.536 232.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000256 1024 6.4 1160 91200 3.61843 4.40323 136.814 130.888 275.802 275.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000256 1024 6.4 1160 90400 3.59418 4.38221 99.3062 130.626 237.988 238.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000256 1024 6.4 1176 91776 3.60496 4.40154 104.002 131.102 243.19 243.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000256 1024 6.4 1176 91760 3.62234 4.41213 103.054 131.095 242.262 242.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000256 1024 6.4 1176 91680 3.61062 4.4056 108.559 130.995 247.652 247.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000256 1024 6.4 1176 91584 3.59872 4.40115 71.2971 131.102 210.478 210.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000256 1024 6.4 1176 91728 3.62435 4.41789 121.586 131.178 260.885 260.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000256 1024 6.4 1176 91616 3.60653 4.40266 80.7691 131.071 219.933 220.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000256 1024 6.4 1176 91648 3.60858 4.40845 118.383 131.014 257.499 257.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000256 1024 6.4 1176 91392 3.60714 4.39302 81.1148 130.878 220.072 220.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000256 1024 6.4 1176 91584 3.61725 4.41296 130.108 131.11 269.329 269.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000256 1024 6.4 1176 91296 3.60464 4.40074 93.7793 130.894 232.759 232.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000256 1024 6.4 1176 91520 3.61206 4.40051 124.298 130.953 263.347 263.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000256 1024 6.4 1176 91200 3.60038 4.39453 91.5264 130.834 230.434 230.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000256 1024 6.4 1176 91584 3.60912 4.4032 157.03 131.192 296.315 296.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000256 1024 6.4 1176 91008 3.60646 4.39296 102.954 130.687 241.721 241.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000256 1024 6.4 1176 91600 3.61747 4.4112 155.923 131.034 295.067 295.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000256 1024 6.4 1176 91200 3.62118 4.40515 106.663 130.894 245.665 245.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000256 1024 6.4 1176 91616 3.6105 4.40659 151.87 130.992 290.963 291.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000256 1024 6.4 1176 91392 3.60589 4.39501 103.482 130.954 242.521 242.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000256 1024 6.4 1176 91440 3.62317 4.40765 147.069 130.992 286.168 286.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000256 1024 6.4 1176 90720 3.59805 4.38298 98.4533 130.629 237.14 237.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000256 1024 6.4 1176 91392 3.60243 4.39296 140.895 130.806 279.782 279.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000256 1024 6.4 1176 91136 3.60109 4.3983 95.8913 131.054 235.028 235.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000256 1024 6.4 1175 91968 3.60528 4.40528 115.517 131.055 254.664 254.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000256 1024 6.4 1175 91920 3.62086 4.40954 103.882 131.218 243.212 243.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000256 1024 6.4 1175 91680 3.61062 4.40224 70.8884 131.042 210.025 210.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000256 1024 6.4 1175 91872 3.60986 4.40688 111.268 131.145 250.51 250.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000256 1024 6.4 1175 91776 3.60243 4.4072 74.2326 131.179 213.503 213.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000256 1024 6.4 1175 91840 3.61635 4.41549 117.385 131.173 256.67 256.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000256 1024 6.4 1175 91616 3.59856 4.40525 76.6348 130.95 215.671 215.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000256 1024 6.4 1175 91904 3.60832 4.40928 121.516 131.15 260.765 260.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000256 1024 6.4 1175 91648 3.60512 4.39523 82.5951 130.805 221.484 221.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000256 1024 6.4 1175 91872 3.62038 4.40803 130.072 131.008 269.19 269.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000256 1024 6.4 1175 91584 3.60653 4.39907 95.5535 131.02 234.663 234.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000256 1024 6.4 1175 91680 3.60406 4.40333 126.105 130.906 265.102 265.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000256 1024 6.4 1175 91520 3.60813 4.39642 90.9324 130.841 229.869 229.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000256 1024 6.4 1175 91776 3.60077 4.40128 152.607 131.211 291.905 291.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000256 1024 6.4 1175 91392 3.60038 4.3881 103.133 130.676 241.879 241.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000256 1024 6.4 1175 91600 3.62291 4.41136 152.591 130.908 291.612 291.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000256 1024 6.4 1175 91200 3.61123 4.40115 103.336 130.773 242.206 242.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000256 1024 6.4 1175 91616 3.61178 4.4032 147.841 131.087 287.021 287.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000256 1024 6.4 1175 91392 3.59629 4.39501 99.7544 130.937 238.761 238.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000256 1024 6.4 1175 91680 3.61443 4.40886 143.073 130.987 282.166 282.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000256 1024 6.4 1175 91200 3.59158 4.38195 98.1423 130.504 236.703 236.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000256 1024 6.4 1175 91648 3.60304 4.39296 138.36 130.894 277.33 277.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000256 1024 6.4 1175 91648 3.60995 4.3991 98.7389 130.974 237.802 237.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000256 1024 6.4 1184 91776 3.60221 4.40115 101.501 131.209 240.795 240.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000256 1024 6.4 1184 91648 3.60947 4.4073 68.5692 131.126 207.791 207.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000256 1024 6.4 1184 91760 3.61882 4.4128 106.179 131.218 245.514 245.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000256 1024 6.4 1184 91520 3.61434 4.40518 69.9187 131.046 209.067 209.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000256 1024 6.4 1184 91680 3.61034 4.40349 115.286 130.989 254.37 254.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000256 1024 6.4 1184 91584 3.60448 4.40205 76.0201 131.101 215.213 215.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000256 1024 6.4 1184 91728 3.62074 4.41549 110.63 131.164 249.907 249.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000256 1024 6.4 1184 91616 3.60784 4.4073 73.6686 131.069 212.837 212.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000256 1024 6.4 1184 91392 3.62496 4.41453 61.3457 131.051 200.514 200.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000256 1024 6.4 1184 91648 3.60323 4.40736 111.79 131.164 251.046 251.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000256 1024 6.4 1184 91392 3.60243 4.39078 77.9156 130.894 216.884 216.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000256 1024 6.4 1184 91008 3.60976 4.38717 64.9133 130.722 203.712 203.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000256 1024 6.4 1184 91584 3.61856 4.41338 158.585 131.006 297.702 297.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000256 1024 6.4 1184 91296 3.6064 4.40125 103.132 130.998 242.22 242.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000256 1024 6.4 1184 91152 3.61914 4.40605 86.1509 130.908 225.163 225.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000256 1024 6.4 1184 91520 3.60982 4.4032 148.266 131.047 287.404 287.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000256 1024 6.4 1184 91200 3.60317 4.39363 103.142 130.828 242.046 242.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000256 1024 6.4 1184 90720 3.59258 4.38544 85.2961 130.612 223.969 224.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000256 1024 6.4 1184 91584 3.60294 4.40112 140.493 131.069 279.646 279.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000256 1024 6.4 1184 91008 3.60336 4.39501 93.4211 130.679 232.18 232.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000256 1024 6.4 1184 91008 3.6041 4.40115 83.9696 131.184 223.24 223.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000256 1024 6.4 1184 91400 3.61904 4.41139 139.956 130.92 278.989 279.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000256 1024 6.4 1184 91200 3.61677 4.40291 98.7664 130.885 237.755 237.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000256 1024 6.4 1184 91200 3.62291 4.41312 83.6949 131.017 222.83 222.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000256 1024 6.4 1184 91616 3.60416 4.40141 134.269 130.998 273.355 273.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000256 1024 6.4 1184 91392 3.59389 4.38886 96.8593 130.849 235.772 235.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000256 1024 6.4 1184 90720 3.58784 4.37891 80.5664 130.396 219.012 219.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000256 1024 6.4 1184 91440 3.61776 4.40934 133.477 130.988 272.574 272.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000256 1024 6.4 1184 90720 3.59232 4.3831 96.5127 130.601 235.17 235.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000256 1024 6.4 1184 90720 3.6288 4.41014 81.8333 130.987 220.939 221.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000256 1024 6.4 1184 91392 3.60038 4.39488 133.745 130.787 272.61 272.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000256 1024 6.4 1184 91136 3.60448 4.40934 93.5287 130.964 232.586 232.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000256 1024 6.4 1184 90624 3.59629 4.37997 83.7491 130.442 222.251 222.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000256 1024 6.4 1160 91712 3.60653 4.40035 105.216 131.181 244.487 244.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000256 1024 6.4 1160 91648 3.61283 4.41386 69.0241 131.042 208.176 208.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000256 1024 6.4 1160 91760 3.61437 4.41242 114.412 131.109 253.627 253.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000256 1024 6.4 1160 91520 3.61267 4.40323 76.9147 130.935 215.952 216.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000256 1024 6.4 1160 91440 3.61882 4.4113 65.1561 130.968 204.236 204.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000256 1024 6.4 1160 91680 3.60973 4.40579 106.616 131.02 245.734 245.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000256 1024 6.4 1160 91584 3.60656 4.3991 72.6307 131.085 211.803 211.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000256 1024 6.4 1160 91296 3.60554 4.39821 60.6978 131.022 199.801 199.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000256 1024 6.4 1160 91616 3.62067 4.41549 151.936 131.158 291.212 291.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000256 1024 6.4 1160 91392 3.61267 4.40522 96.6744 131.089 235.863 235.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000256 1024 6.4 1160 91392 3.62512 4.41763 81.4087 131.161 220.694 220.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000256 1024 6.4 1160 91648 3.6049 4.40496 142.054 131.056 281.203 281.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000256 1024 6.4 1160 91392 3.60666 4.39651 91.8942 130.88 230.86 230.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000256 1024 6.4 1160 91008 3.60653 4.38557 75.7043 130.825 214.604 214.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000256 1024 6.4 1160 91584 3.61782 4.41146 142.572 130.956 281.64 281.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000256 1024 6.4 1160 91296 3.60448 4.40525 97.8454 130.895 236.827 236.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000256 1024 6.4 1160 91152 3.61648 4.4032 87.0796 130.894 226.078 226.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000256 1024 6.4 1160 91008 3.60525 4.4 77.7841 131.192 217.061 217.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000256 1024 6.4 1160 91520 3.60858 4.40509 137.179 131.059 276.332 276.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000256 1024 6.4 1160 91200 3.60448 4.39446 95.2654 130.809 234.154 234.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000256 1024 6.4 1160 90720 3.59834 4.38451 81.4154 130.486 219.963 220.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000256 1024 6.4 1160 90880 3.61104 4.4095 78.156 131.06 217.322 217.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000256 1024 6.4 1160 91584 3.60448 4.39994 129.533 131.186 268.802 268.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000256 1024 6.4 1160 91008 3.60346 4.3903 93.8747 130.684 232.636 232.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000256 1024 6.4 1160 91008 3.61066 4.39718 79.31 131.103 218.505 218.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000256 1024 6.4 1160 90624 3.59571 4.38323 74.7468 130.465 213.269 213.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000256 1024 6.4 1160 91400 3.62653 4.41069 134.057 131.031 273.208 273.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000256 1024 6.4 1160 91200 3.61309 4.40579 94.2964 130.759 233.154 233.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000256 1024 6.4 1160 91200 3.62464 4.41139 81.7316 130.928 220.778 220.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000256 1024 6.4 1160 90400 3.6017 4.38272 75.5568 130.613 214.233 214.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000256 1024 6.4 1200 91712 3.60054 4.4032 113.869 131.207 253.158 253.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000256 1024 6.4 1200 91648 3.60963 4.40387 74.4269 131.043 213.564 213.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000256 1024 6.4 1200 91584 3.6032 4.40115 63.4836 131.083 202.652 202.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000256 1024 6.4 1200 91680 3.62083 4.41258 109.82 131.221 249.158 249.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000256 1024 6.4 1200 91520 3.60406 4.40259 74.5597 130.935 213.584 213.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000256 1024 6.4 1200 91440 3.6176 4.41139 63.0471 130.992 202.146 202.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000256 1024 6.4 1200 91584 3.60874 4.40781 153.045 131.021 292.164 292.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000256 1024 6.4 1200 91584 3.60653 4.40621 97.5015 131.083 236.676 236.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000256 1024 6.4 1200 91296 3.61056 4.39651 81.1456 130.891 220.126 220.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000256 1024 6.4 1200 91008 3.60653 4.39043 69.6746 130.701 208.453 208.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000256 1024 6.4 1200 91616 3.61882 4.41549 142.475 131.175 281.763 281.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000256 1024 6.4 1200 91392 3.61046 4.40115 92.121 130.975 231.189 231.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000256 1024 6.4 1200 91392 3.62483 4.41344 75.9253 131.162 215.206 215.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000256 1024 6.4 1200 90944 3.59891 4.39235 69.8517 130.935 208.859 208.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000256 1024 6.4 1200 91648 3.60515 4.40451 135.673 131.065 274.83 274.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000256 1024 6.4 1200 91392 3.60592 4.39715 91.2668 130.806 230.161 230.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000256 1024 6.4 1200 91008 3.60496 4.38886 76.3187 130.793 215.19 215.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000256 1024 6.4 1200 91136 3.60778 4.40186 68.8409 130.973 207.906 207.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000256 1024 6.4 1200 91584 3.61891 4.4119 132.727 131.011 271.851 271.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000256 1024 6.4 1200 91296 3.6049 4.40099 94.9713 131.019 234.079 234.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000256 1024 6.4 1200 91152 3.62016 4.40186 81.5926 130.889 220.583 220.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000256 1024 6.4 1200 91008 3.60538 4.40115 82.0113 131.2 221.3 221.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000256 1024 6.4 1200 91520 3.61722 4.40275 132.028 130.935 271.067 271.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000256 1024 6.4 1200 91200 3.60141 4.39517 97.1622 130.94 236.18 236.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000256 1024 6.4 1200 90720 3.59629 4.38518 82.1128 130.52 220.697 220.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000256 1024 6.4 1200 90880 3.60874 4.4073 77.412 131.166 216.671 216.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000256 1024 6.4 1200 91584 3.60003 4.39997 118.074 131.208 257.365 257.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000256 1024 6.4 1200 91520 3.61075 4.40534 78.3482 131.136 217.582 217.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000256 1024 6.4 1200 91392 3.60858 4.40368 66.3461 131.191 205.632 205.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000256 1024 6.4 1200 91600 3.62496 4.41344 111.484 131.095 250.698 250.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000256 1024 6.4 1200 91360 3.6096 4.4001 74.566 130.935 213.593 213.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000256 1024 6.4 1200 91440 3.62003 4.4073 63.6749 130.992 202.775 202.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000256 1024 6.4 1200 91200 3.60038 4.39312 56.4326 130.938 195.444 195.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000256 1024 6.4 1200 91488 3.60614 4.40899 150.901 131.023 290.019 290.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000256 1024 6.4 1200 91392 3.60294 4.40317 94.6621 131.069 233.819 233.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000256 1024 6.4 1200 91296 3.61229 4.40074 79.8861 130.868 218.847 218.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000256 1024 6.4 1200 91008 3.60227 4.3912 68.2634 130.811 207.151 207.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000256 1024 6.4 1200 91504 3.61066 4.4143 138.515 131.179 277.801 277.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000256 1024 6.4 1200 91392 3.61242 4.40115 90.7655 131.073 229.933 230.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000256 1024 6.4 1200 91392 3.62278 4.41674 75.1302 131.182 214.433 214.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000256 1024 6.4 1200 90944 3.59834 4.39277 67.858 130.926 206.858 206.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000256 1024 6.4 1200 91520 3.60842 4.4097 136.693 131.139 275.93 276.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000256 1024 6.4 1200 91136 3.60611 4.39501 90.811 130.873 229.766 229.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000256 1024 6.4 1200 91008 3.60611 4.38624 77.575 130.697 216.343 216.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000256 1024 6.4 1200 91136 3.6064 4.4032 70.0183 130.954 209.063 209.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000256 1024 6.4 1200 91440 3.61706 4.41574 140.436 131.005 279.556 279.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000256 1024 6.4 1200 91296 3.61002 4.39939 101.107 130.869 240.067 240.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000256 1024 6.4 1200 91152 3.61286 4.4032 85.7241 130.795 224.618 224.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000256 1024 6.4 1200 91008 3.60563 4.40138 81.7562 131.196 221.039 221.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000256 1024 6.4 1200 90720 3.62086 4.41344 75.7663 131.007 214.892 214.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000256 1024 6.4 1200 91360 3.61472 4.4055 136.247 131.014 275.365 275.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000256 1024 6.4 1200 91200 3.60653 4.39318 96.5798 130.943 235.602 235.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000256 1024 6.4 1200 90720 3.5961 4.38682 83.1934 130.497 221.751 221.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000256 1024 6.4 1200 90880 3.6055 4.408 76.692 131.148 215.935 216.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000256 1024 6.4 1200 90400 3.59299 4.38266 74.8802 130.613 213.553 213.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000256 1024 6.4 1200 91840 3.5999 4.39962 108.918 131.208 248.205 248.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000256 1024 6.4 1200 91776 3.612 4.40534 74.5228 131.045 213.663 213.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000256 1024 6.4 1200 91776 3.60621 4.39562 61.7195 131.087 200.893 200.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000256 1024 6.4 1200 91392 3.60262 4.39504 54.8987 130.892 193.87 193.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000256 1024 6.4 1200 91840 3.62291 4.41274 149.992 131.092 289.202 289.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000256 1024 6.4 1200 91680 3.60554 4.40371 94.6521 131.029 233.768 233.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000256 1024 6.4 1200 91680 3.62467 4.41498 79.5826 131.092 218.794 218.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000256 1024 6.4 1200 91520 3.60218 4.39091 68.4382 130.83 207.341 207.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000256 1024 6.4 1200 91776 3.61062 4.40554 139.271 131.024 278.394 278.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000256 1024 6.4 1200 91776 3.60477 4.39875 90.3788 131.081 229.546 229.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000256 1024 6.4 1200 91584 3.60858 4.3959 75.1615 131.002 214.249 214.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000256 1024 6.4 1200 91392 3.60288 4.38659 68.683 130.695 207.447 207.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000256 1024 6.4 1200 91200 3.60448 4.38272 60.9741 130.599 199.642 199.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000256 1024 6.4 1200 91728 3.61882 4.4127 131.969 131.159 271.242 271.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000256 1024 6.4 1200 91616 3.60243 4.40512 86.011 130.946 225.046 225.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000256 1024 6.4 1200 91392 3.62752 4.41424 73.8316 131.161 213.116 213.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000256 1024 6.4 1200 91392 3.60192 4.39197 64.908 130.95 203.934 204.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000256 1024 6.4 1200 90720 3.60819 4.38685 59.233 130.561 197.872 197.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000256 1024 6.4 1200 91776 3.60694 4.40554 124.682 131.017 263.79 263.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000256 1024 6.4 1200 91392 3.6017 4.39382 85.7574 130.881 224.712 224.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000256 1024 6.4 1200 91392 3.60109 4.38669 72.9154 130.721 211.704 211.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000256 1024 6.4 1200 91136 3.60464 4.40115 67.7294 131.07 206.888 206.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000256 1024 6.4 1200 91520 3.60858 4.4073 62.6069 131.023 201.726 201.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000256 1024 6.4 1216 91648 3.60819 4.40358 109.989 131.068 249.148 249.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000256 1024 6.4 1216 91520 3.6064 4.41014 73.2384 131.167 212.5 212.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000256 1024 6.4 1216 91584 3.60528 4.40115 62.4684 131.193 201.747 201.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000256 1024 6.4 1216 91136 3.60138 4.39296 54.7325 130.782 193.587 193.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000256 1024 6.4 1216 91600 3.61901 4.41139 146.781 131.22 286.113 286.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000256 1024 6.4 1216 91360 3.61162 4.4057 92.5777 131.061 231.734 231.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000256 1024 6.4 1216 91440 3.61974 4.41309 76.7016 131.088 215.907 215.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000256 1024 6.4 1216 91200 3.60208 4.39322 66.5048 130.952 205.536 205.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000256 1024 6.4 1216 91200 3.62291 4.4073 61.3799 130.868 200.358 200.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000256 1024 6.4 1216 91584 3.61322 4.40858 136.392 131.131 275.627 275.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000256 1024 6.4 1216 91584 3.60448 4.40141 88.5746 131.082 227.75 227.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000256 1024 6.4 1216 91296 3.6119 4.3991 72.7248 131.002 211.818 211.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000256 1024 6.4 1216 91008 3.60416 4.39114 65.7252 130.824 204.627 204.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000256 1024 6.4 1216 90720 3.59997 4.38826 58.88 130.613 197.562 197.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000256 1024 6.4 1216 91616 3.6209 4.41578 127.341 131.073 266.536 266.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000256 1024 6.4 1216 91392 3.6056 4.40486 82.8384 131.1 222.028 222.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000256 1024 6.4 1216 91392 3.62256 4.41539 69.7569 131.178 209.055 209.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000256 1024 6.4 1216 90944 3.59728 4.39114 63.1476 130.845 202.06 202.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000256 1024 6.4 1216 90720 3.60243 4.38858 55.8022 130.559 194.436 194.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000256 1024 6.4 1216 91520 3.61018 4.40611 126.03 131.147 265.274 265.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000256 1024 6.4 1216 91136 3.61472 4.39533 85.9517 130.792 224.834 224.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000256 1024 6.4 1216 91008 3.61062 4.39638 72.1474 130.825 211.061 211.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000256 1024 6.4 1216 91136 3.6017 4.40333 66.9202 130.946 205.952 206.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000256 1024 6.4 1216 90880 3.61133 4.41104 63.2316 131.16 202.495 202.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000256 1024 6.4 1216 90624 3.59389 4.38477 60.0364 130.547 198.645 198.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 0.000256 1024 6.4 1280 90816 3.61741 4.40432 120.405 131.113 259.621 259.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000256 1024 6.4 1280 90752 3.60653 4.4023 130.6 131.175 269.863 269.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000256 1024 6.4 1280 90624 3.6071 4.41328 87.6937 131.017 226.814 226.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000256 1024 6.4 1280 90624 3.60656 4.40339 72.4779 131.192 211.761 211.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000256 1024 6.4 1280 90368 3.60714 4.39296 64.9462 130.807 203.836 203.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000256 1024 6.4 1280 90240 3.60374 4.39725 58.9446 130.948 197.975 198.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000256 1024 6.4 1280 90240 3.60653 4.39018 56.7156 130.699 195.488 195.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.000256 1024 6.4 1280 90048 3.59814 4.39296 54.2986 130.831 193.2 193.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.000256 1024 6.4 1280 90112 3.61046 4.40115 51.6996 131.056 190.847 190.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 0.000256 1024 6.4 1200 91392 3.60038 4.38886 56.1589 130.83 195.058 195.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1650 0.000256 1024 6.4 1216 90944 3.6073 4.3937 55.3525 130.936 194.372 194.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1650 0.000256 1024 6.4 1200 90720 3.60678 4.38989 57.2733 130.454 195.807 195.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 0.000256 1024 6.4 1200 90720 3.61069 4.39088 55.6332 130.422 194.139 194.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 0.000256 1024 6.4 1184 91392 3.60448 4.39296 60.8882 130.784 199.747 199.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1650 0.000256 1024 6.4 1184 90240 3.60586 4.39219 86.2659 130.952 225.297 225.37
