{"vcs1":{"timestamp_begin":1730990699.030359853, "rt":2.13, "ut":0.82, "st":0.24}}
{"vcselab":{"timestamp_begin":1730990701.241126639, "rt":1.07, "ut":0.25, "st":0.15}}
{"link":{"timestamp_begin":1730990702.377374072, "rt":0.33, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730990698.415225901}
{"VCS_COMP_START_TIME": 1730990698.415225901}
{"VCS_COMP_END_TIME": 1730990704.181918625}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332224}}
{"stitch_vcselab": {"peak_mem": 231492}}
