;redcode
;assert 1
	SPL 0, <953
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN 12, <14
	SLT #270, <0
	SLT #270, <0
	MOV -1, <-26
	MOV -1, <-26
	SUB -207, <-136
	SUB -207, <-136
	ADD <-30, 9
	ADD <-30, 9
	SUB @-137, 100
	SUB 12, @70
	SLT #270, <1
	SLT #270, <1
	JMP @20, #12
	JMN @-207, @-140
	SLT 20, @12
	SPL 0, <332
	ADD 3, 320
	DAT #0, <13
	SUB 0, @13
	MOV <-127, 100
	DJN @270, 0
	SPL <-3
	ADD #270, <1
	JMN -207, @-134
	ADD <-30, 9
	CMP 0, @13
	SUB 12, @14
	SLT #270, <1
	SUB -7, <-130
	ADD 3, 320
	SUB -207, <-120
	SUB @-127, 100
	CMP @-137, 100
	CMP 0, @13
	CMP 0, @13
	CMP -207, -120
	CMP -207, <-134
	CMP -207, <-134
	CMP -207, -120
	DJN @270, 0
	CMP -207, <-120
	MOV -1, <-26
	SPL 0, <953
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
