---
title: Computer Organization & Design 4-(1)
date: 2022-03-03 23:03:96
category: computer organization
thumbnail: { thumbnailSrc }
draft: false
---

> _Datapath_

_âŒœComputer Organization and DesignâŒŸì˜ 4ì¥ **Processor**ì— ëŒ€í•´ ì •ë¦¬í•œ ê¸€ì…ë‹ˆë‹¤._

<!-- thumbnail -->

<details>
   <summary>ğŸ’¡RoadMap</summary>

1. Computer Abstraction and Technology
2. Instruction Set Architecture
3. Arithmetic for Computer
4. `Proccessor`

   </details>

<br>

---

# Proccessor

ì´ë²ˆ ì¥ì—ì„œëŠ” `í”„ë¡œì„¸ì„œ(CPU)`ì— ëŒ€í•´ ì„¤ëª…í•œë‹¤.

**1ì¥**ì—ì„œ ì»´í“¨í„°ì˜ ì„±ëŠ¥ì´

- **Instruction Count (í”„ë¡œê·¸ë¨ë‹¹ ëª…ë ¹ì–´ ìˆ˜)**
- **Cycle Per Instruction (ëª…ë ¹ì–´ë‹¹ ì‹¸ì´í´ ìˆ˜)**
- **Clock Cycle Time (ì‹¸ì´í´ì— ê±¸ë¦¬ëŠ” ì‹œê°„)**

3ê°€ì§€ ìš”ì†Œì— ì˜í•´ ê²°ì •ë¨ì„ ì„¤ëª…í–ˆë‹¤.

$$
\begin{aligned}
\text{CPU Time} &=
\frac{\text{time}}{\text{program}} =
\underbrace{\frac{\text{Instructions}}{\text{Program}}}_{\text{í”„ë¡œê·¸ë¨ë‹¹ ëª…ë ¹ì–´ ìˆ˜}}  \times
\underbrace{\frac{\text{Clock Cycles}}{\text{Instruction}} }_{\text{ëª…ë ¹ì–´ë‹¹ CPU Cycle ìˆ˜}} \times
\underbrace{\frac{\text{time}}{\text{Clock Cycle}}}_{\text{CPU Cycleë‹¹ ê±¸ë¦¬ëŠ” ì‹œê°„}} \\
\end{aligned}
$$

**2ì¥**ì—ì„œëŠ” **ì»´íŒŒì¼ëŸ¬**ì™€ **ISA**ê°€ ê·¸ ì¤‘ **intstrcution count**ë¥¼ ê²°ì •í•¨ì„ ë³´ì•˜ë‹¤.

ì´ë²ˆ 4ì¥ì—ì„œëŠ” `í”„ë¡œì„¸ì„œ`ì˜ êµ¬í˜„ì´ **CPI**ì™€ **clock cycle time**ì— ì˜í–¥ì„ ë¯¸ì¹˜ëŠ” ê²ƒì„ ë³´ì¼ê²ƒì´ë‹¤.

<br>

ì´ë²ˆ ì¥ì—ì„œëŠ” MIPSë¥¼ ë°”íƒ•ìœ¼ë¡œ êµ¬í˜„í•œ í”„ë¡œì„¸ë¥¼ ê°€ì§€ê³  ì‚´í´ë³¼ ê²ƒì´ë‹¤.  
ì´ë²ˆ ì¥ì€ ê°„ë‹¨í•˜ê²Œ êµ¬í˜„í•œ í”„ë¡œì„¸ì„œì™€ íŒŒì´í”„ë¼ì¸ì„ ì ìš©í•œ ì¡°ê¸ˆ ë” í˜„ì‹¤ì ì¸ í”„ë¡œì„¸ì„œë¥¼ ë‘ ì¥ìœ¼ë¡œ ë‚˜ëˆ„ì–´ ì„¤ëª…í•œë‹¤.

## Logic Design Convention

í”„ë¡œì„¸ì„œì— ëŒ€í•´ ì–˜ê¸°í•˜ê¸° ì „ì—, ì–´ë–»ê²Œ ì»´í“¨í„°ê°€ ë…¼ë¦¬ í•˜ë“œì›¨ì–´ë¥¼ êµ¬í˜„í•˜ê³  ì‹¤í–‰í•˜ëŠ”ì§€, ì–´ë–»ê²Œ ì»´í“¨í„°ê°€ clocking í•˜ëŠ”ì§€ë¥¼ ì–˜ê¸°í•´ì•¼ í•œë‹¤.

> ë‹¨, digital systemì— ê´€í•œ ë³´ë‹¤ ìì„¸í•œ ë‚´ìš©ì€ ë”°ë¡œ ë‹¤ë£¬ë‹¤.

### Logic elements

MIPSì˜ datapath elementëŠ” ë‘ ì¢…ë¥˜ì˜ `logic element(unit)`ë¡œ ì´ë£¨ì–´ì ¸ ìˆë‹¤:

- **Combinational elements**  
  inputì„ ì—°ì‚°í•˜ì—¬ outputì„ ì œê³µí•œë‹¤.

  > ex) AND GATE / Adder / MUX / ALU ...

- **State elements(Sequential elements)**  
  ìƒíƒœ(state, information)ë¥¼ ì €ì¥í•œë‹¤.
  > ex) register, memory...

<br>

32ë¹„íŠ¸ MIPS ì•„í‚¤í…ì³ì—ì„œëŠ” ê±°ì˜ ëª¨ë“  logic elementë“¤ì€ 32ë¹„íŠ¸ì˜ ì…ë ¥ê³¼ ì¶œë ¥ì„ ê°€ì§„ë‹¤. (MIPS word = 32ë¹„íŠ¸)

### Clocking

state elementëŠ” ìµœì†Œí•œ 2ê°œì˜ inputì´ ìˆì–´ì•¼ í•œë‹¤.

í•˜ë‚˜ëŠ” **data value**ì´ê³ ,  
ë‹¤ë¥¸ í•˜ë‚˜ëŠ” ì–¸ì œ data valueê°€ ì“°ì—¬ì§ˆì§€(written) ê²°ì •í•˜ëŠ” **clock(clock pulse)**ì´ë‹¤.
<br>

`Clocking Methodology`ë€ signalì´ ì–¸ì œ readë˜ê±°ë‚˜ writeë  ìˆ˜ ìˆëŠ”ì§€ë¥¼ ì •ì˜í•œë‹¤.  
ì´ë¥¼ ì—„ë°€íˆ ì •ì˜í•˜ëŠ” ê²ƒì€ ë§¤ìš° ì¤‘ìš”í•œë°, readì™€ writeì´ ë™ì‹œì— ë°œìƒí•˜ë©´ ë¬¸ì œê°€ ìƒê¸¸ ìˆ˜ ìˆê¸° ë•Œë¬¸ì´ë‹¤.

#### edge-trigger

`edge-trigger clocking`ì´ë€ ëª¨ë“  sequential logic elementì— ì €ì¥ë˜ëŠ” ê°’ì´ í•œ clock edgeì— ì—…ë°ì´íŠ¸ ë˜ëŠ” ê²ƒì„ ë§í•œë‹¤.  
ëª¨ë“  ê°’ì€ state elementì—ë§Œ ì €ì¥ë  ìˆ˜ ìˆê¸° ë•Œë¬¸ì—,  
ëª¨ë“  combinational elementëŠ” state elementì—ì„œ ê°’ì„ ê°€ì ¸ì™€ ì…ë ¥í•´ì•¼í•˜ê³ ,  
ëª¨ë“  combinational elementì—ì„œ ì¶œë ¥ë˜ëŠ” ê°’ì€ state elementì— ì €ì¥ë˜ì–´ì•¼ í•œë‹¤.

![>edge-triggered clocking](picture/edge-trigger.png)

ìœ„ ê·¸ë¦¼ì—ì„œ í•œ clock cycleì— state element 1ì—ì„œ combination logicì„ í†µí•´ state element 2ë¡œ ê°’ì´ ì €ì¥ë¨ì„ ë³¼ ìˆ˜ ìˆë‹¤.

ì¦‰, edge-triggered ë°©ë²•ë¡ ì—ì„œëŠ” ë ˆì§€ìŠ¤í„°ì˜ ë‚´ìš©ì„ ì½ì–´ combination logicì„ í†µí•´ ê°’ì„ ì–»ì–´ ë ˆì§€ìŠ¤í„°ì— ì €ì¥í•˜ëŠ” ê²ƒì„ 1 clock cycleì— í•  ìˆ˜ ìˆë‹¤.

<br>

ë˜í•œ ë‹¤ìŒê³¼ ê°™ì€ ê·¸ë¦¼ì´ ê°€ëŠ¥í•˜ë‹¤ëŠ” ê²ƒì„ ì‹œì‚¬í•œë‹¤.

![>one clock cycle](picture/4-4.png)

<br>

## Datapath

`Datapath` elementë€ processor ì•ˆì—ì„œ dataì™€ address ë“¤ì„ process(operate, hold)í•˜ê¸° ìœ„í•œ ìœ ë‹›ì„ ë§í•œë‹¤.  
ìœ„ì—ì„œ ì‚´í´ë³¸ ê²ƒ ì²˜ëŸ¼ ë‘ ì¢…ë¥˜ì˜ logic elementë“¤ë¡œ êµ¬ë¶„í•  ìˆ˜ ìˆë‹¤.

> ex) Register, ALU, MUX, Memory...

<br>

MIPS Datapathì—ì„œ datapath elementë“¤ì„ ê°€ì§€ê³  MIPS ëª…ë ¹ì–´ë¥¼ ì–´ë–»ê²Œ êµ¬í˜†í•˜ëŠ”ì§€ ëª…ë ¹ì–´ë³„ë¡œ ìƒê°í•´ë³´ì.

### Instruction Execution

ìš°ì„ ì ìœ¼ë¡œ `PC(Program Counter)`ê°€ ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ì§€ ì‚´í´ë³´ì•„ì•¼í•œë‹¤.

MIPSì—ì„œ Instructionì„ ì‹¤í–‰í•˜ëŠ” ê³¼ì •ì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

1. í˜„ì¬ \$PCì˜ 32ë¹„íŠ¸ ì£¼ì†Œê°’ìœ¼ë¡œ instruction memoryì˜ ëª…ë ¹ì–´ë¥¼ fetchí•œë‹¤.
2. \$PC += 4
3. Fetchí•œ ëª…ë ¹ì–´ë¥¼ decodingí•œë‹¤.
4. ëª…ë ¹ì–´ë¥¼ ì‹¤í–‰í•œë‹¤.

![>Instruction Execution](picture/program-counter.png)

ìœ„ ê·¸ë¦¼ì€ \$PCì˜ ì£¼ì†Œê°’ìœ¼ë¡œ ëª…ë ¹ì–´ë¥¼ fetchí•˜ê³  \$PCì˜ ì£¼ì†Œê°’ì„ ìë™ì ìœ¼ë¡œ 4ë§Œí¼ ì¦ê°€ì‹œí‚¤ëŠ” ìœ ë‹›(ë“¤)ì„ ë‚˜íƒ€ë‚´ì—ˆë‹¤.

<br>

ì´ì œ ìœ„ ê³¼ì •ì„ í†µí•´ Fetchëœ ëª…ë ¹ì–´ë“¤ì„ ì‹¤í–‰í•˜ëŠ” datapath designì„ ì‚´í´ë³´ì.  
Datapath designì„ ì‹œì‘í•˜ëŠ” ê°€ì¥ í•©ë¦¬ì ì¸ ë°©ë²•ì€ MIPS ëª…ë ¹ì–´ì˜ ê° formatë³„ë¡œ(ì„¸ë¶€ì ìœ¼ë¡œ ëª‡ëª‡ ìœ í˜•ì˜ ëª…ë ¹ì–´ë³„ë¡œ) ëª…ë ¹ì„ ì‹¤í–‰í•˜ëŠ”ë° í•„ìš”í•œ ì£¼ìš” êµ¬ì„± ìœ ë‹›ì„ ì‚´í´ë³´ëŠ” ê²ƒì´ë‹¤.

### R-format

add, subë“±ì˜ ìˆ˜í•™ ì—°ì‚°ìì™€ and, or ë“±ì˜ ë…¼ë¦¬ ì—°ì‚°ì, sll, arl ë“±ì˜ ì‰¬í”„íŒ… ì—°ì‚°ì ë“±ì˜ `R-format`ì˜ ê²½ìš°ë¥¼ ìƒê°í•´ë³´ì.

MIPSì˜ 32ê°œì˜ register conventionì— ë”°ë¼ ì •ì˜ëœ ë ˆì§€ìŠ¤í„°ëŠ” **register file**ì´ë¼ê³  ë¶ˆë¦¬ëŠ” êµ¬ì¡°ì— ì €ì¥ë˜ì–´ìˆë‹¤.

R-formatì€ ë‹¤ìŒê³¼ ê°™ì€ ê³¼ì •ìœ¼ë¡œ ì‹¤í–‰ëœë‹¤.

1. 2ê°œì˜ register operandë¥¼ ë°›ëŠ”ë‹¤.(ë ˆì§€ìŠ¤í„° ìˆ«ìë¥¼ ë°›ëŠ”ë‹¤.)
2. **register file**ì—ì„œ ë‘ ê°’(word)ì„ ì½ëŠ”ë‹¤.
3. ë‘ ê°’ì„ inputìœ¼ë¡œ **ALU**ë¡œë¶€í„° Arithmetic/Logicl ì—°ì‚°ì„ ìˆ˜í–‰í•œë‹¤.
4. ê²°ê³¼ê°’(word)ë¥¼ **register file**ì— ì €ì¥í•œë‹¤.

![>R-format unit](picture/R-datapath.png)

ë”°ë¼ì„œ R-formatì„ êµ¬í˜„í•˜ê¸° ìœ„í•´ì„œëŠ” ìœ„ ë‘ê°€ì§€ ìœ ë‹›ì´ í•„ìš”í•  ê²ƒì´ë‹¤.

ìœ„ ê·¸ë¦¼ì˜ aëŠ” ìœ„ ê³¼ì •ì— í•„ìš”í•œ register file ì ‘ê·¼ì„ ë‚˜íƒ€ë‚¸ë‹¤.

### load/store

ë‹¤ìŒì€ `load/store` ëª…ë ¹ì— ëŒ€í•´ ìƒê°í•´ë³´ì.

> lw/sw \$t1,offset_value(\$t2)

ì´ ëª…ë ¹ì–´ë“¤ì€ ë‹¤ìŒê³¼ ê°™ì€ ê³¼ì •ì„ ê±°ì¹œë‹¤.

1. base register(ìœ„ ì˜ˆì—ì„œ \$t2)ë¡œë¶€í„° **register file**ì—ì„œ base addressë¥¼ ì½ëŠ”ë‹¤.
2. 16ë¹„íŠ¸ offsetì„ 32ë¹„íŠ¸ **sign-extended** ê°’ìœ¼ë¡œ ê³„ì‚°í•œë‹¤.
3. ë‘ ê°’ì„ **ë”í•˜ì—¬(ALU)** ëŒ€ìƒ ë§¤ëª¨ë¦¬ ì£¼ì†Œë¥¼ ì–»ëŠ”ë‹¤.
4. ëª…ë ¹ì–´ê°€ swë¼ë©´, register fileì—ì„œ ë¶ˆë ¤ì˜¨ \$t1ê°’ì„ ê·¸ ì£¼ì†Œ **ë©”ëª¨ë¦¬**ì— ì €ì¥í•œë‹¤.
5. ë§Œì•½ ëª…ë ¹ì–´ê°€ lwë¼ë©´, ëŒ€ìƒ ì£¼ì†Œ **ë©”ëª¨ë¦¬**ì—ì„œ ë¶ˆëŸ¬ì˜¨ ê°’ì„ register fileì— ì €ì¥í•œë‹¤.

ë”°ë¼ì„œ, ìœ„ ëª…ë ¹ì–´ì˜ êµ¬í˜„ì„ ìœ„í•´ì„œëŠ” R-formatì—ì„œì™€ ê°™ì´ register fileê³¼ ALU ìœ ë‹› ë‘˜ ë‹¤ í•„ìš”í•˜ë‹¤.

![>Registerfile / ALU](picture/R-datapath.png)

<br>

ë˜í•œ, ëª…ë ¹ì–´ì˜ 16ë¹„íŠ¸ offset í•„ë“œì˜ ê°’ì„ 32ë¹„íŠ¸ **sign-extended** ê°’ìœ¼ë¡œ ê³„ì‚°í•˜ëŠ” ìœ ë‹›ì´ í•„ìš”í•˜ë‹¤.  
ë˜, ë©”ëª¨ë¦¬ì—ì„œ ê°’ì„ ì½ê±°ë‚˜ ë©”ëª¨ë¦¬ì— ê°’ì„ ì €ì¥í•´ì•¼ í•˜ê¸° ë•Œë¬¸ì— **data memory** ìœ ë‹›ë„ í•„ìš”í•˜ë‹¤.

![>SignExtUnit, data memory unit](picture/lw-sw-datapath.png)

### branch

`Branch` ëª…ë ¹ì–´ì— ëŒ€í•´ì„œë„ ìƒê°í•´ë³´ì.

BeqëŠ” 2ê°œì˜ **register** operandê°€ ìˆë‹¤.

ë˜í•œ 16ë¹„íŠ¸ **offset**ìœ¼ë¡œ íƒ€ê²Ÿ ì£¼ì†Œë¥¼ ê³„ì‚°í•´ì•¼ í•œë‹¤.  
offsetì„ ì™¼ìª½ìœ¼ë¡œ 2ì‰¬í”„íŒ…í•˜ê³ , ê·¸ê²ƒì„ \$PC + 4ì— ë”í•œë‹¤.

ìœ„ ê³¼ì •ì„ êµ¬í˜„í•œ ìœ ë‹›ì˜ êµ¬ì„±ì€ ë‹¤ìŒ ê·¸ë¦¼ê³¼ ê°™ë‹¤.

![>Branch](picture/branch-datapath.png)

### Single Datapath

ì´ì œ ëª…ë ¹ì–´ formatë³„ë¡œ í•„ìš”í•œ datapath êµ¬ì„± ìœ ë‹›ë“¤ì„ ì‚´í´ë³´ì•˜ìœ¼ë¯€ë¡œ,  
í•´ë‹¹ ìœ ë‹›ë“¤ì„ ê²°í•©í•˜ê³  controlì„ ì¶”ê°€í•´ `single datapath`ë¥¼ êµ¬í˜„í•  ìˆ˜ ìˆë‹¤.

<br>

ê°€ì¥ ê°„ë‹¨í•˜ê²Œ êµ¬í˜„í•˜ëŠ” datapathëŠ” **í•˜ë‚˜ì˜ clock cycle**ë™ì•ˆ ëª¨ë“  ëª…ë ¹ì–´ë¥¼ ì‹¤í–‰í•˜ë ¤ê³  ì‹œë„í•˜ëŠ” datapathì´ë‹¤.

ì¦‰, ëª…ë ¹ì–´ë‹¹ datapath ìì›ì„ ë‘ ë²ˆ ì´ìƒ ì‚¬ìš©í•  ìˆ˜ ì—†ìœ¼ë¯€ë¡œ ë‘ ë²ˆ ì´ìƒ í•„ìš”í•œ ìœ ë‹›ì€ ë³µì œë˜ì–´ì•¼ í•œë‹¤.  
ë”°ë¼ì„œ ìš°ë¦¬ëŠ” **ë°ì´í„°ë¥¼ ìœ„í•œ ë©”ëª¨ë¦¬(Data Memory)**ì™€ **ëª…ë ¹ì–´ë¥¼ ìœ„í•œ ë©”ëª¨ë¦¬(IM, Instruction Memory)**ë¥¼ ë³„ë„ë¡œ ë¶„ë¦¬í•´ì•¼ í•œë‹¤.

ì´ì œ ìœ„ì—ì„œ ì‚´í´ë³¸  
instruction executionì„ ìœ„í•œ datapath,  
R-type instructionê³¼ ë©”ëª¨ë¦¬ ì ‘ê·¼ì„ ìœ„í•œ datapath,  
Branchë¥¼ ìœ„í•œ datapath  
ë¥¼ ì¶”ê°€í•´ ê°„ë‹¨í•œ ë²„ì „ì˜ MIPS ì•„í‚¤í…ì³ datapathë¥¼ ë§Œë“¤ ìˆ˜ ìˆë‹¤.

![>simple MIPS Architecture datapath](picture/simpledatapath.png)

### Control

ë§ì€ ìœ ë‹›ë“¤ì´ ì„œë¡œ ë‹¤ë¥¸ ëª…ë ¹ì–´ì— ì˜í•´ ê³µìœ ë˜ì–´ ì‚¬ìš©ë  ìˆ˜ ìˆë‹¤.

ë‘ ê°œì˜ ì„œë¡œ ë‹¤ë¥¸ ëª…ë ¹ì–´ formatê°„ì— ìœ ë‹›ì„ ê³µìœ í•˜ë ¤ë©´ **MUX**ì™€ `control signal(ì œì–´ ì‹ í˜¸)`ì„ ì‚¬ìš©í•˜ì—¬ ì—¬ëŸ¬ ì…ë ¥ ì¤‘ì—ì„œ ì„ íƒ í•  ìˆ˜ ìˆë„ë¡ ìœ ë‹›ì˜ ì¸í’‹ì— ëŒ€í•´ ë‹¤ì¤‘ ì—°ê²°(multiple collection)ì„ í—ˆìš©í•´ì•¼ í•œë‹¤.

#### ALU Control

ëª…ë ¹ì–´ì˜ ì¢…ë¥˜ì— ë”°ë¼, ALUëŠ” ë‹¤ìŒ 6ê°€ì§€ functionì¤‘ í•˜ë‚˜ë¥¼ ì‹¤í–‰í•´ì•¼ í•œë‹¤.

![>ALU-control](picture/ALU-control.png)

**lw/sw**ë¥¼ ìœ„í•´ì„œëŠ” ALUë¡œ offsetì„ í†µí•´ **addition**ìœ¼ë¡œ ì£¼ì†Œê°’ì„ ê³„ì‚°í•´ì£¼ì–´ì•¼ í•œë‹¤.  
**beq**ë¥¼ ìœ„í•´ì„œëŠ” ALUë¡œ **subtraction**ì„ ì‹¤í–‰í•´ì•¼ í•œë‹¤.  
**R-format** ëª…ë ¹ì–´ë“¤ì€ ALUë¡œ funct fieldì˜ ê°’ë“¤ì— ì˜í•´ **ìœ„ functionì¤‘ í•˜ë‚˜**ë¥¼ ì‹¤í–‰í•´ì•¼ í•œë‹¤.

<br>

ìš°ë¦¬ëŠ” `ALUOp`ë¼ê³  ë¶€ë¥´ëŠ” 2ë¹„íŠ¸ control fieldì™€ ëª…ë ¹ì˜ funct fieldë¥¼ ì´ìš©í•˜ì—¬ 4ë¹„íŠ¸ ALU ì œì–´ ì¸í’‹ì„ ìƒì„±í•  ìˆ˜ ìˆë‹¤.

![>ALUOp](picture/ALU-controlbit.png)

ALUOpëŠ” ìˆ˜í–‰í•  ì‘ì—…ì´  
**lw/sw**ë¥¼ ìœ„í•´ **Addition** ì—°ì‚°ì„ ìˆ˜í–‰í•´ì•¼ í•˜ëŠ”ì§€(00),  
ì•„ë‹ˆë©´ **beq**ë¥¼ ìœ„í•´ **Subtraction** ì—°ì‚°ì„ ìˆ˜í–‰í•´ì•¼ í•˜ëŠ”ì§€(01),  
ì•„ë‹ˆë©´ **R-type** ëª…ë ¹ì–´ë¥¼ ìœ„í•´ **fucnt field**ë¥¼ ë³´ì•„ì•¼ í•˜ëŠ”ì§€(10)  
ë¥¼ ê²°ì •í•œë‹¤.

ìœ„ í‘œë¥¼ í†µí•´ ìœ„ ê³¼ì •ìœ¼ë¡œ 4ë¹„íŠ¸ ALU ì œì–´ ì¸í’‹(**ALU Control Input**)ì„ ìƒì„±í•  ìˆ˜ ìˆìŒì„ ë³¼ ìˆ˜ ìˆë‹¤.

> _(ìœ„ í‘œë¥¼ truth tableì„ ë§Œë“¤ì–´ hardwareë¡œ êµ¬ì„±í•˜ëŠ” ê³¼ì •ì€ digital systemì— ê´€í•œ ë‚´ìš©ì´ë¯€ë¡œ ìì„¸íˆ ë‹¤ë£¨ì§€ ì•ŠëŠ”ë‹¤.)_

#### Other Control Signal

ALU controlì„ ì œì™¸í•œ ë‚˜ë¨¸ì§€ ë¶€ë¶„ì˜ `control signal`ì— ëŒ€í•´ì„œ ì‚´í´ë³¸ë‹¤.

ë‹¤ìŒì˜ MIPS ëª…ë ¹ì–´ í˜•ì‹ì— ëŒ€í•œ ëª‡ê°€ì§€ íŠ¹ì§•ì„ ë§í•  ìˆ˜ ìˆë‹¤.

- opcodeëŠ” í•­ìƒ [31:26]ì´ë‹¤. ì´ í•„ë“œë¥¼ Op[5:0]ì´ë¼ê³  ë¶€ë¥¸ë‹¤.

- ì½ì„ ë‘ ë ˆì§€ìŠ¤í„° rsì™€ rtëŠ” í•­ìƒ [25:21], [20:16]ì´ë‹¤.  
  ì´ëŠ” R-format, beq, sw ë“±ì— ì ìš©ëœë‹¤.

- ì €ì¥ë  base ë ˆì§€ìŠ¤í„°ëŠ” í•­ìƒ [25:21]\(rs)ì´ë‹¤.

- 16ë¹„íŠ¸ offsetì€ í•­ìƒ [15:0]ì´ë‹¤.  
  ì´ëŠ” beq, lw, swë“±ì— ì“°ì¸ë‹¤.

- destination ë ˆì§€ìŠ¤í„° rdê°€ ë‘ ê³³ ì¤‘ í•˜ë‚˜ì— ì¡´ì¬í•œë‹¤.  
  lwì˜ ê²½ìš° [20:16]ì´ë‹¤.  
  R-format ëª…ë ¹ì–´ì˜ ê²½ìš° [15:11]ì´ë‹¤.  
  ëª…ë ¹ì–´ì˜ ì–´ëŠ ë¶€ë¶„ì´ rdë¡œ ì‚¬ìš©ë  ì§€ ì„ íƒí•  ìˆ˜ ìˆë„ë¡ MUXë¥¼ ì¶”ê°€í•´ì•¼ í•œë‹¤.

<br>

ìœ„ ì •ë³´ë“¤ì„ ì‚¬ìš©í•´ instruction labelê³¼ ì¶”ê°€ì ì¸ MUXë¥¼ ìœ„ì—ì„œ êµ¬ì„±í•œ single datapathì— ì ìš©ì‹œí‚¬ ìˆ˜ ìˆë‹¤.

![>simple MIPS Architecture Datapath with ControlLine and Mux](picture/single-datapath-with-control-mux.png)

ê·¸ë¦¼ì—ì„œ íŒŒë€ìƒ‰ ì„ ì€ instruction labelì„ ë‚˜íƒ€ë‚¸ë‹¤.

<br>

---

<br>

ë‹¤ìŒ í‘œëŠ” control lineë“¤ì˜ ê¸°ëŠ¥ì„ ì„¤ëª…í•œë‹¤.

![>control lines](picture/control-signal.png)

ì´ì œ ìœ„ ì œì–´ ì‹ í˜¸ë“¤ì„ ì œì–´ ìœ ë‹›ì— ì„¸íŒ…í•´ë³´ì.

ì œì–´ ìœ ë‹›ì€ ëª…ë ¹ì˜ **opcode**ë§Œì„ ê¸°ì¤€ìœ¼ë¡œ í•˜ë‚˜ì˜ ì œì–´ ì‹ í˜¸ë¥¼ ì œì™¸í•œ ëª¨ë“  ì‹ í˜¸ë¥¼ ì„¤ì •í•  ìˆ˜ ìˆë‹¤.  
ê·¸ ì˜ˆì™¸ ì‹ í˜¸ëŠ” PCSrcì´ë‹¤. PCSrcëŠ” ëª…ë ¹ì–´ê°€ beqì´ê³ , ALUì˜ ê²°ê³¼ê°€ 0ì¼ë•Œ(ì¦‰, ê°™ì„ ë•Œ) ê·¸ ì‹ í˜¸ê°€ ì‹¤í–‰(asserted)ëœë‹¤.

<br>

ì´ì œ ìœ„ 7ê°œì˜ ì‹ í˜¸ì™€ ALUOp ì‹ í˜¸ë¥¼ opcode 6ë¹„íŠ¸ë¥¼ ê¸°ì¤€ìœ¼ë¡œ ìƒì„±í•  ìˆ˜ ìˆë‹¤.

ì•„ë˜ ê·¸ë¦¼ì€ ì œì–´ ìœ ë‹›ê³¼ ì œì–´ ì‹ í˜¸ê°€ ì¶”ê°€ëœ ê°„ë‹¨í•œ ë²„ì „ì˜ MIPS Architecture datapathì´ë‹¤.

![>simple MIPS Architecture Single-Datapath with Control](picture/single-datapath-with-control.png)

### Jump

ìœ„ datapathì— `Jump`ë¥¼ êµ¬í˜„í•´ë³´ì.

\$PCì—ì„œ 4ë¹„íŠ¸ë¥¼ ë°›ê³ ,  
26ë¹„íŠ¸ì˜ address fieldì˜ ë¹„íŠ¸ë¥¼ ë¶™ì´ê³ ,  
2ë¹„íŠ¸(00)ì„ ë¶™ì—¬ addressë¥¼ ì™„ì„±í•œë‹¤.

![>simpe MIPS Archtecture Single-Datapath with Contorl and Jump](picture/single-datapath-with-jump.png)

Control unitì— jump signalì´ ì¶”ê°€ëœ ê²ƒì„ ë³¼ ìˆ˜ ìˆë‹¤.

### Performance Issue

ìœ„ì²˜ëŸ¼ êµ¬í˜„í•œ **Single-Cycle Datapath**ëŠ” ì •ìƒì ìœ¼ë¡œ ì‘ë™í•˜ì§€ë§Œ, í˜„ëŒ€ì˜ ì»´í“¨í„° êµ¬ì¡°ë¡œëŠ” ì‚¬ìš©í•˜ì§€ ì•ŠëŠ”ë‹¤.  
ì´ëŠ” ë„ˆë¬´ ë¹„íš¨ìœ¨ì ì´ê¸° ë•Œë¬¸ì´ë‹¤.

Clock cylceì€ ëª¨ë“  ëª…ë ¹ì–´ì— ëŒ€í•´ ê°™ì€ ê¸¸ì´(ì‹œê°„)ë¥¼ ê°€ì ¸ì•¼ í•œë‹¤.  
ë”°ë¼ì„œ, **ê°€ì¥ ê¸´ clock cycle**ì´(path)ê°€ ì „ì²´ ì‹œê°„ì„(clock period)ë¥¼ ê²°ì •í•œë‹¤.

> (Logest delay determines clock period)

ìœ„ êµ¬ì¡°ì—ì„œ ê°€ì¥ ê¸´ pathëŠ” ê±°ì˜ lw ëª…ë ¹ì–´ì´ë‹¤.  
lwëŠ” 5ê°œì˜ functional unitì„ ì‚¬ìš©í•œë‹¤:

1. instruction memory
2. register file
3. ALU
4. data memory
5. register file

CPIëŠ” 1 ì´ë¼ê³  í• ì§€ë¼ë„, ì „ì²´ì ì¸ single-cylcleì˜ ì„±ëŠ¥ì€ clock cycleì˜ ì‹œê°„ì´ (clock period)ê°€ ê¸¸ì–´ì§€ê¸° ë•Œë¬¸ì— ë‚˜ë¹ ì§„ë‹¤.

ë”°ë¼ì„œ, ë‹¤ìŒ ê¸€ì—ì„œëŠ” ì„±ëŠ¥ì„ ê°œì„ í•˜ê¸° ìœ„í•´ **pipeline**ì´ë¼ëŠ” ë°©ë²•ì„ ì•Œì•„ë³¸ë‹¤.
