;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT 121, -0
	SUB <121, 106
	SLT 121, -0
	JMP @12, <200
	SUB @127, 106
	DJN -1, @-30
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB 70, 300
	ADD 30, 9
	SUB -1, <-0
	SUB 12, @10
	MOV -7, <-20
	SLT -121, -0
	SLT 121, 0
	DAT <-127, #100
	MOV -7, <-20
	SLT 121, 0
	SUB -121, -0
	MOV -11, <-20
	ADD 30, 9
	SUB @121, 106
	SPL 0, <402
	MOV 0, -472
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <-472
	SLT -121, -0
	SUB @121, 106
	ADD 30, 9
	JMP @12, #-220
	MOV -1, <-20
	MOV -1, <-20
	SLT 121, 0
	JMP 12, #10
	SUB 501, <-501
	SUB 121, 100
	SUB 121, 100
	SLT <730, 9
	SUB #112, @200
	SUB #112, @200
	SUB 12, @10
	SUB 12, @10
	SUB 501, <-501
	SUB 501, <-501
	SUB 501, <-501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 210, 1
	SUB #12, @0
	SUB @121, 100
	SUB @127, 106
	SUB -1, <-20
	DAT #112, <10
	CMP @121, 103
	DAT #112, <10
	SUB @121, 100
	MOV -1, <-20
	SUB @121, 100
	SUB 1, <-51
	SUB 12, @10
	MOV -7, <-20
	SUB 1, <-1
	MOV -7, <-20
	SUB -1, <-20
	SUB @121, 100
	SLT 9, 0
	SLT 9, 0
	SUB 12, @10
	MOV @121, 100
	MOV @121, 100
	SLT 121, 0
	CMP 1, <-1
	SUB #12, @200
	ADD 212, 50
	SLT 121, 0
	SUB @121, 100
	MOV 1, <-1
	SUB @121, 100
	SUB 1, <-1
	SUB #12, @200
	SUB @121, 100
	SUB 12, @10
	SLT -7, <-20
	SLT -7, <-20
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
