# Copyright (C) 1991-2005 Altera Corporation
# Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
# support information,  device programming or simulation file,  and any other
# associated  documentation or information  provided by  Altera  or a partner
# under  Altera's   Megafunction   Partnership   Program  may  be  used  only
# to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
# other  use  of such  megafunction  design,  netlist,  support  information,
# device programming or simulation file,  or any other  related documentation
# or information  is prohibited  for  any  other purpose,  including, but not
# limited to  modification,  reverse engineering,  de-compiling, or use  with
# any other  silicon devices,  unless such use is  explicitly  licensed under
# a separate agreement with  Altera  or a megafunction partner.  Title to the
# intellectual property,  including patents,  copyrights,  trademarks,  trade
# secrets,  or maskworks,  embodied in any such megafunction design, netlist,
# support  information,  device programming or simulation file,  or any other
# related documentation or information provided by  Altera  or a megafunction
# partner, remains with Altera, the megafunction partner, or their respective
# licensors. No other licenses, including any licenses needed under any third
# party's intellectual property, are provided herein.


# The default values for assignments are stored in the file
#		sigma_delta_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


# Project-Wide Assignments
# ========================
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "3.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:35:31  DECEMBER 09, 2004"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"

# Pin & Location Assignments
# ==========================

# Timing Assignments
# ==================
set_global_assignment -name DO_MIN_ANALYSIS ON
set_global_assignment -name INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS OFF

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "<NONE>"
set_global_assignment -name FAMILY "Stratix II"
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name TOP_LEVEL_ENTITY sigma_delta
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name AUTO_ENABLE_SMART_COMPILE ON

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP2S60F1020C5
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name OPTIMIZE_TIMING "NORMAL COMPILATION"
set_global_assignment -name AUTO_PACKED_REGISTERS_CYCLONE NORMAL
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIX NORMAL
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name DEVICE_MIGRATION_LIST "EP2S60F1020C3,EP2S60F1020C3ES,EP2S60F1020C4,EP2S60F1020C4ES,EP2S60F1020C5,EP2S60F1020C5ES,EP2S60F1020I4,EP2S90F1020C3,EP2S90F1020C4,EP2S90F1020C5,EP2S90F1020I4"
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 2

# Timing Analysis Assignments
# ===========================
set_global_assignment -name MAX_SCC_SIZE 50

# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL "<NONE>"
set_global_assignment -name EDA_BOARD_DESIGN_TOOL "<None>"

# Assembler Assignments
# =====================
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPC16
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF

# Simulator Assignments
# =====================
set_global_assignment -name START_TIME "0 ns"
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF

# Design Assistant Assignments
# ============================
set_global_assignment -name DRC_REPORT_TOP_FANOUT ON
set_global_assignment -name DRC_REPORT_FANOUT_EXCEEDING ON
set_global_assignment -name ASSG_CAT OFF
set_global_assignment -name ASSG_RULE_MISSING_FMAX OFF
set_global_assignment -name ASSG_RULE_MISSING_TIMING OFF
set_global_assignment -name SIGNALRACE_RULE_TRISTATE OFF
set_global_assignment -name NONSYNCHSTRUCT_RULE_ASYN_RAM ON
set_global_assignment -name CLK_CAT OFF
set_global_assignment -name CLK_RULE_COMB_CLOCK OFF
set_global_assignment -name CLK_RULE_INV_CLOCK OFF
set_global_assignment -name CLK_RULE_INPINS_CLKNET OFF
set_global_assignment -name CLK_RULE_CLKNET_CLKSPINES OFF
set_global_assignment -name CLK_RULE_MIX_EDGES OFF
set_global_assignment -name RESET_CAT OFF
set_global_assignment -name RESET_RULE_INPINS_RESETNET OFF
set_global_assignment -name RESET_RULE_UNSYNCH_EXRESET OFF
set_global_assignment -name RESET_RULE_IMSYNCH_EXRESET OFF
set_global_assignment -name RESET_RULE_COMB_ASYNCH_RESET OFF
set_global_assignment -name RESET_RULE_UNSYNCH_ASYNCH_DOMAIN OFF
set_global_assignment -name RESET_RULE_IMSYNCH_ASYNCH_DOMAIN OFF
set_global_assignment -name TIMING_CAT ON
set_global_assignment -name TIMING_RULE_SHIFT_REG ON
set_global_assignment -name TIMING_RULE_COIN_CLKEDGE ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE ON
set_global_assignment -name NONSYNCHSTRUCT_CAT ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_COMBLOOP ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_REG_LOOP ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_DELAY_CHAIN ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_RIPPLE_CLK ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_SRLATCH ON
set_global_assignment -name NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED ON
set_global_assignment -name SIGNALRACE_CAT OFF
set_global_assignment -name ACLK_CAT OFF
set_global_assignment -name ACLK_RULE_NO_SZER_ACLK_DOMAIN OFF
set_global_assignment -name ACLK_RULE_SZER_BTW_ACLK_DOMAIN OFF
set_global_assignment -name ACLK_RULE_IMSZER_ADOMAIN OFF
set_global_assignment -name HCPY_CAT ON
set_global_assignment -name HCPY_VREF_PINS OFF

# SignalTap II Assignments
# ========================
set_global_assignment -name HUB_ENTITY_NAME sld_hub
set_global_assignment -name HUB_INSTANCE_NAME sld_hub_inst
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp3stp.stp

# -----------------------------------------
# start EDA_TOOL_SETTINGS(eda_board_design)

	# EDA Netlist Writer Assignments
	# ==============================

# end EDA_TOOL_SETTINGS(eda_board_design)
# ---------------------------------------

# ---------------------------------------
# start EDA_TOOL_SETTINGS(eda_simulation)

	# EDA Netlist Writer Assignments
	# ==============================

# end EDA_TOOL_SETTINGS(eda_simulation)
# -------------------------------------

# ---------------------------------------------------
# start AUTO_INSERT_SLD_NODE_ENTITY(auto_signaltap_0)

	# SignalTap II Assignments
	# ========================

# end AUTO_INSERT_SLD_NODE_ENTITY(auto_signaltap_0)
# -------------------------------------------------

# -------------------------
# start ENTITY(sigma_delta)

	# Fitter Assignments
	# ==================
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[0]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[10]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[11]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[12]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[13]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[14]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[15]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[16]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[17]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[18]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[19]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[1]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[20]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[21]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[22]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[23]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[24]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[25]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[26]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[27]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[28]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[29]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[2]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[30]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[31]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[3]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[4]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[5]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[6]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[7]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[8]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut1[9]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[0]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[1]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[2]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[3]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[4]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[5]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[6]
set_instance_assignment -name SLOW_SLEW_RATE ON -to DigOut2[7]

# end ENTITY(sigma_delta)
# -----------------------

set_global_assignment -name EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL "IBIS (Signal Integrity)"
set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE EPC16
set_global_assignment -name AUTO_INCREMENT_CONFIG_DEVICE_JTAG_USER_CODE OFF
set_global_assignment -name GENERATE_CONFIG_JBC_FILE_COMPRESSED OFF
set_global_assignment -name CONFIGURATION_CLOCK_DIVISOR 1.0
set_global_assignment -name POWER_USE_INPUT_FILES ON
set_global_assignment -name SIMULATOR_GENERATE_SIGNAL_ACTIVITY_FILE OFF
set_global_assignment -name COMPRESSION_MODE ON
set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT OFF
set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_FILE atom_netlists/sigma_delta.vqm
set_global_assignment -name SAVE_DISK_SPACE OFF
set_location_assignment PIN_AK17 -to master_clock1
set_location_assignment PIN_AM17 -to master_clock0
set_global_assignment -name POWER_INPUT_FILE_NAME 14_BIT_DAQ_3.saf -section_id 14_bit_daq_3.saf
set_instance_assignment -name POWER_READ_INPUT_FILE 14_bit_daq_3.saf -to sigma_delta
set_instance_assignment -name IO_STANDARD LVDS -to master_clock0
set_location_assignment PIN_AL17 -to "master_clock0(n)"
set_global_assignment -name SIMULATOR_GENERATE_POWERPLAY_VCD_FILE OFF
set_global_assignment -name POWER_USE_PVA OFF
set_global_assignment -name POWER_INPUT_FILE_NAME sigma_delta.vcd -section_id sigma_delta.vcd
set_instance_assignment -name POWER_READ_INPUT_FILE sigma_delta.vcd -to sigma_delta
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE 100%
set_global_assignment -name POWER_DEFAULT_TOGGLE_RATE 100%
set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 10000
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ON
set_global_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name AUTO_GLOBAL_MEMORY_CONTROLS ON
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING "NORMAL COMPILATION"
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_GATE_RETIME ON
set_global_assignment -name MUX_RESTRUCTURE OFF
set_global_assignment -name IGNORE_LCELL_BUFFERS ON
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIXII NORMAL
set_global_assignment -name AUTO_PACKED_REGISTERS_MAXII NORMAL
set_global_assignment -name AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name ENABLE_DRC_SETTINGS ON
set_instance_assignment -name AUTO_GLOBAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk0"
set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk0"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk1"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk2"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk0"
set_global_assignment -name AUTO_RAM_RECOGNITION OFF
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF
set_global_assignment -name IGNORE_CARRY_BUFFERS ON
set_global_assignment -name IGNORE_CASCADE_BUFFERS ON
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 4.0
set_global_assignment -name SETUP_HOLD_DETECTION ON
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name FMAX_REQUIREMENT "125 MHz" -section_id clkin
set_instance_assignment -name CLOCK_SETTINGS clkin -to master_clock0
set_instance_assignment -name CLOCK_SETTINGS clkin -to master_clock1
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name INCREMENTAL_COMPILATION FULL_INCREMENTAL_COMPILATION
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "dff32:inst10"
set_global_assignment -name PARTITION_COLOR 6360612 -section_id "dff32:inst10"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "dff32:inst11"
set_global_assignment -name PARTITION_COLOR 5639777 -section_id "dff32:inst11"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst27"
set_global_assignment -name PARTITION_COLOR 921185 -section_id "Basic_DAQ_Block_trigg:inst27"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst33"
set_global_assignment -name PARTITION_COLOR 14611962 -section_id "Basic_DAQ_Block_trigg:inst33"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst34"
set_global_assignment -name PARTITION_COLOR 14613223 -section_id "Basic_DAQ_Block_trigg:inst34"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst39"
set_global_assignment -name PARTITION_COLOR 15596254 -section_id "Basic_DAQ_Block_trigg:inst39"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst41"
set_global_assignment -name PARTITION_COLOR 16445150 -section_id "Basic_DAQ_Block_trigg:inst41"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst43"
set_global_assignment -name PARTITION_COLOR 16441062 -section_id "Basic_DAQ_Block_trigg:inst43"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst45"
set_global_assignment -name PARTITION_COLOR 16244474 -section_id "Basic_DAQ_Block_trigg:inst45"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst48"
set_global_assignment -name PARTITION_COLOR 14606074 -section_id "Basic_DAQ_Block_trigg:inst48"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst49"
set_global_assignment -name PARTITION_COLOR 2352827 -section_id "Basic_DAQ_Block_trigg:inst49"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst50"
set_global_assignment -name PARTITION_COLOR 2341842 -section_id "Basic_DAQ_Block_trigg:inst50"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst51"
set_global_assignment -name PARTITION_COLOR 3717923 -section_id "Basic_DAQ_Block_trigg:inst51"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst52"
set_global_assignment -name PARTITION_COLOR 12311331 -section_id "Basic_DAQ_Block_trigg:inst52"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst53"
set_global_assignment -name PARTITION_COLOR 12264237 -section_id "Basic_DAQ_Block_trigg:inst53"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst54"
set_global_assignment -name PARTITION_COLOR 8987579 -section_id "Basic_DAQ_Block_trigg:inst54"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst55"
set_global_assignment -name PARTITION_COLOR 2302907 -section_id "Basic_DAQ_Block_trigg:inst55"
set_global_assignment -name PARTITION_NETLIST_TYPE STRICT_POST_FIT -section_id "Basic_DAQ_Block_trigg:inst85"
set_global_assignment -name PARTITION_COLOR 6101260 -section_id "Basic_DAQ_Block_trigg:inst85"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "dff32:inst10"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "dff32:inst11"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst27"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst33"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst34"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst39"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst41"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst43"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst45"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst48"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst49"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst50"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst51"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst52"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst53"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst54"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst55"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id "Basic_DAQ_Block_trigg:inst85"
set_global_assignment -name FMAX_REQUIREMENT "40 MHz" -section_id vme_service_clock
set_global_assignment -name FMAX_REQUIREMENT "250 MHz" -section_id fast_clock
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to HRX_CLK
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to HXCLK
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to RX_CLK
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to XCLK
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk3"
set_instance_assignment -name SYNTH_CRITICAL_CLOCK ON -to "altpll00:inst82|altpll:altpll_component|_clk4"
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to "altpll00:inst82|altpll:altpll_component|_clk3"
set_instance_assignment -name AUTO_GLOBAL_CLOCK_MAX ON -to "altpll00:inst82|altpll:altpll_component|_clk4"
set_location_assignment PIN_U28 -to DigOutput
set_location_assignment PIN_U27 -to "DigOutput(n)"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "altpll00:inst82|altpll:altpll_component|_clk1"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk2"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk3"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "altpll00:inst82|altpll:altpll_component|_clk4"
set_global_assignment -name AHDL_FILE ../design_files/vme_interface.tdf
set_global_assignment -name VHDL_FILE ../design_files/alt_lvds_tx.vhd
set_global_assignment -name VHDL_FILE ../design_files/altpll00.vhd
set_global_assignment -name BDF_FILE ../design_files/Basic_DAQ_Block_trigg.bdf
set_global_assignment -name VHDL_FILE ../design_files/comp15.vhd
set_global_assignment -name VHDL_FILE ../design_files/comparator1.vhd
set_global_assignment -name VHDL_FILE ../design_files/comparator2.vhd
set_global_assignment -name SOURCE_FILE ../design_files/counter7.cmp
set_global_assignment -name VHDL_FILE ../design_files/counter7.vhd
set_global_assignment -name VHDL_FILE ../design_files/counter_addr.vhd
set_global_assignment -name VHDL_FILE ../design_files/counter_small.vhd
set_global_assignment -name AHDL_FILE ../design_files/dff4.tdf
set_global_assignment -name VHDL_FILE ../design_files/dff13.vhd
set_global_assignment -name VHDL_FILE ../design_files/dff15.vhd
set_global_assignment -name VHDL_FILE ../design_files/dff32.vhd
set_global_assignment -name VHDL_FILE ../design_files/dff_one.vhd
set_global_assignment -name BDF_FILE ../design_files/glink_interface.bdf
set_global_assignment -name VHDL_FILE ../design_files/incount.vhd
set_global_assignment -name VHDL_FILE ../design_files/mem.vhd
set_global_assignment -name VHDL_FILE ../design_files/mux13.vhd
set_global_assignment -name SOURCE_FILE ../design_files/show_counter.cmp
set_global_assignment -name VHDL_FILE ../design_files/show_counter.vhd
set_global_assignment -name BDF_FILE ../design_files/sigma_delta.bdf
set_global_assignment -name AHDL_FILE ../design_files/tapdel10.tdf
set_global_assignment -name AHDL_FILE ../design_files/tdc_vme.tdf
set_global_assignment -name BDF_FILE ../design_files/trigger_control.bdf
set_global_assignment -name VHDL_FILE ../design_files/tx_test_counter.vhd
set_global_assignment -name VHDL_FILE ../design_files/vme_buffer.vhd
set_global_assignment -name BDF_FILE ../design_files/VME_thing.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE sigma_delta1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE sigma_delta2.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE sigma_delta2_test.vwf
set_global_assignment -name BDF_FILE ../design_files/ext_mem_trigger_control_old.bdf
set_global_assignment -name BDF_FILE ../design_files/test_mem_block.bdf
set_global_assignment -name AHDL_FILE ../design_files/vme_interface_old.tdf
set_global_assignment -name BSF_FILE ../design_files/vme_interface_old.bsf
set_global_assignment -name AHDL_FILE ../design_files/tdc_vme_old.tdf
set_global_assignment -name BSF_FILE ../design_files/tdc_vme_old.bsf
set_global_assignment -name MIF_FILE ../design_files/test_mem1.mif
set_global_assignment -name MIF_FILE ../design_files/test_mem.mif
set_global_assignment -name BDF_FILE ../design_files/sigma_delta_old.bdf
set_global_assignment -name QIP_FILE ../design_files/counter16.qip
set_global_assignment -name QIP_FILE ../design_files/pll_smal.qip
set_global_assignment -name QIP_FILE ../design_files/counter_show.qip
set_global_assignment -name QIP_FILE ../design_files/and32.qip
set_global_assignment -name CRC_ERROR_CHECKING ON
set_global_assignment -name QIP_FILE CL_MUX_16.qip
set_global_assignment -name QIP_FILE CL_Counter_16.qip
set_global_assignment -name QIP_FILE CL_ALTLVDS_Tx_1.qip
set_global_assignment -name QIP_FILE CL_DFF_16.qip
set_global_assignment -name SEARCH_PATH "D:\\altera\\megacore\\61"
set_global_assignment -name QIP_FILE PS_Constant_20.qip
set_global_assignment -name QIP_FILE CL_MUX_4x4.qip
set_global_assignment -name QIP_FILE CL_Counter_2bit.qip
set_global_assignment -name BDF_FILE ALTLVDS_Input.bdf
set_global_assignment -name QIP_FILE CL_Counter_4.qip
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to "CL_PLL:inst125|altpll:altpll_component|_clk0"
set_global_assignment -name VECTOR_WAVEFORM_FILE Successive_L1A_Pulses_2.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Successive_L1A_Pulses_1.vwf
set_global_assignment -name BDF_FILE CL_ALTLVDS_Input.bdf
set_global_assignment -name BSF_FILE CL_ALTLVDS_Input.bsf
set_global_assignment -name BDF_FILE CL_Channel.bdf
set_global_assignment -name BSF_FILE CL_Channel.bsf
set_global_assignment -name BDF_FILE CL_Block.bdf
set_global_assignment -name BSF_FILE CL_Block.bsf
set_global_assignment -name BDF_FILE CL_TOP.bdf
set_global_assignment -name QIP_FILE CL_Pipe_16x128.qip
set_global_assignment -name BDF_FILE CL_ProgDelay16x16.bdf
set_global_assignment -name QIP_FILE CL_MUX_16x16.qip
set_global_assignment -name BDF_FILE CL_Data_Delay.bdf
set_instance_assignment -name FAST_INPUT_REGISTER ON -to adcin
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to DigOutput
set_instance_assignment -name PRESERVE_REGISTER ON -to "CL_TOP:inst|CL_Block:inst7|CL_DFF_16:inst|lpm_ff:lpm_ff_component|dffs"
set_instance_assignment -name PRESERVE_REGISTER ON -to "CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs"
set_instance_assignment -name PRESERVE_REGISTER ON -to "CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs"
set_global_assignment -name VECTOR_WAVEFORM_FILE SIM_CL_1.vwf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE SIM_CL_1.vwf
set_global_assignment -name QIP_FILE CL_DFF_124.qip
set_global_assignment -name QIP_FILE CL_DFF_224.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top