# sdram-controller
This IP core is a SDRAM controller used to interface a 32 bit AXI4 bus to a 16 bit SDRAM bus. It supports 4 open active rows (one per bank).
