Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Mar 20 17:26:22 2015
| Host              : Evil_Box_PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -rpx GPIO_demo_timing_summary_routed.rpx
| Design            : GPIO_demo
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.088        0.000                      0                  626        0.119        0.000                      0                  626        4.500        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.088        0.000                      0                  626        0.119        0.000                      0                  626        4.500        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.891ns (38.830%)  route 2.979ns (61.170%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X87Y86                                                      r  strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  strIndex_reg[2]/Q
                         net (fo=19, routed)          1.642     7.183    strIndex_reg[2]
    SLICE_X86Y90         LUT4 (Prop_lut4_I3_O)        0.124     7.307 r  FSM_sequential_uartState[2]_i_19/O
                         net (fo=1, routed)           0.000     7.307    n_0_FSM_sequential_uartState[2]_i_19
    SLICE_X86Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.839 r  FSM_sequential_uartState_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.839    n_0_FSM_sequential_uartState_reg[2]_i_11
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.953 r  FSM_sequential_uartState_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.953    n_0_FSM_sequential_uartState_reg[2]_i_7
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.181 f  FSM_sequential_uartState_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.670     8.852    n_1_FSM_sequential_uartState_reg[2]_i_6
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.313     9.165 r  FSM_sequential_uartState[1]_i_2/O
                         net (fo=1, routed)           0.667     9.832    Inst_btn_debounce/I3
    SLICE_X82Y94         LUT5 (Prop_lut5_I3_O)        0.124     9.956 r  Inst_btn_debounce/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     9.956    n_1_Inst_btn_debounce
    SLICE_X82Y94         FDRE                                         r  FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.610    14.796    CLK_IBUF_BUFG
    SLICE_X82Y94                                                      r  FSM_sequential_uartState_reg[1]/C
                         clock pessimism              0.252    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)        0.031    15.043    FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.400%)  route 3.269ns (78.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.888     8.544    eqOp2_in
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.576     9.244    n_0_tmrVal[3]_i_1
    SLICE_X88Y77         FDRE                                         r  tmrVal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.598    14.784    CLK_IBUF_BUFG
    SLICE_X88Y77                                                      r  tmrVal_reg[0]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.492    tmrVal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.400%)  route 3.269ns (78.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.888     8.544    eqOp2_in
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.576     9.244    n_0_tmrVal[3]_i_1
    SLICE_X88Y77         FDRE                                         r  tmrVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.598    14.784    CLK_IBUF_BUFG
    SLICE_X88Y77                                                      r  tmrVal_reg[1]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.492    tmrVal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.400%)  route 3.269ns (78.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.888     8.544    eqOp2_in
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.576     9.244    n_0_tmrVal[3]_i_1
    SLICE_X88Y77         FDRE                                         r  tmrVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.598    14.784    CLK_IBUF_BUFG
    SLICE_X88Y77                                                      r  tmrVal_reg[2]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.492    tmrVal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.400%)  route 3.269ns (78.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.888     8.544    eqOp2_in
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.668 r  tmrVal[3]_i_1/O
                         net (fo=4, routed)           0.576     9.244    n_0_tmrVal[3]_i_1
    SLICE_X88Y77         FDRE                                         r  tmrVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.598    14.784    CLK_IBUF_BUFG
    SLICE_X88Y77                                                      r  tmrVal_reg[3]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X88Y77         FDRE (Setup_fdre_C_R)       -0.524    14.492    tmrVal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 btnReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.828ns (17.594%)  route 3.878ns (82.406%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.721     5.080    CLK_IBUF_BUFG
    SLICE_X83Y67                                                      r  btnReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  btnReg_reg[3]/Q
                         net (fo=1, routed)           1.275     6.811    Inst_btn_debounce/Q[3]
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.935 f  Inst_btn_debounce/FSM_sequential_uartState[2]_i_5/O
                         net (fo=1, routed)           1.593     8.528    Inst_btn_debounce/n_0_FSM_sequential_uartState[2]_i_5
    SLICE_X83Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.652 r  Inst_btn_debounce/FSM_sequential_uartState[2]_i_2/O
                         net (fo=3, routed)           1.010     9.662    Inst_btn_debounce/n_0_FSM_sequential_uartState[2]_i_2
    SLICE_X83Y94         LUT5 (Prop_lut5_I1_O)        0.124     9.786 r  Inst_btn_debounce/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     9.786    n_0_Inst_btn_debounce
    SLICE_X83Y94         FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.610    14.796    CLK_IBUF_BUFG
    SLICE_X83Y94                                                      r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism              0.252    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X83Y94         FDRE (Setup_fdre_C_D)        0.029    15.041    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 btnReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.828ns (18.424%)  route 3.666ns (81.576%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.721     5.080    CLK_IBUF_BUFG
    SLICE_X83Y67                                                      r  btnReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  btnReg_reg[3]/Q
                         net (fo=1, routed)           1.275     6.811    Inst_btn_debounce/Q[3]
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.935 f  Inst_btn_debounce/FSM_sequential_uartState[2]_i_5/O
                         net (fo=1, routed)           1.593     8.528    Inst_btn_debounce/n_0_FSM_sequential_uartState[2]_i_5
    SLICE_X83Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.652 r  Inst_btn_debounce/FSM_sequential_uartState[2]_i_2/O
                         net (fo=3, routed)           0.798     9.450    Inst_btn_debounce/n_0_FSM_sequential_uartState[2]_i_2
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  Inst_btn_debounce/FSM_sequential_uartState[0]_i_1/O
                         net (fo=1, routed)           0.000     9.574    n_2_Inst_btn_debounce
    SLICE_X82Y94         FDRE                                         r  FSM_sequential_uartState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.610    14.796    CLK_IBUF_BUFG
    SLICE_X82Y94                                                      r  FSM_sequential_uartState_reg[0]/C
                         clock pessimism              0.252    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)        0.029    15.041    FSM_sequential_uartState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.890ns (23.088%)  route 2.965ns (76.912%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.448     8.104    eqOp2_in
    SLICE_X89Y85         LUT2 (Prop_lut2_I1_O)        0.124     8.228 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.713     8.941    tmrCntr0
    SLICE_X88Y83         FDRE                                         r  tmrCntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.605    14.791    CLK_IBUF_BUFG
    SLICE_X88Y83                                                      r  tmrCntr_reg[0]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.499    tmrCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.890ns (23.088%)  route 2.965ns (76.912%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.448     8.104    eqOp2_in
    SLICE_X89Y85         LUT2 (Prop_lut2_I1_O)        0.124     8.228 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.713     8.941    tmrCntr0
    SLICE_X88Y83         FDRE                                         r  tmrCntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.605    14.791    CLK_IBUF_BUFG
    SLICE_X88Y83                                                      r  tmrCntr_reg[1]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.499    tmrCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 tmrCntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.890ns (23.088%)  route 2.965ns (76.912%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.727     5.086    CLK_IBUF_BUFG
    SLICE_X88Y86                                                      r  tmrCntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  tmrCntr_reg[15]/Q
                         net (fo=2, routed)           0.998     6.602    tmrCntr_reg[15]
    SLICE_X89Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.806     7.532    n_0_tmrVal[3]_i_5
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.656 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.448     8.104    eqOp2_in
    SLICE_X89Y85         LUT2 (Prop_lut2_I1_O)        0.124     8.228 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.713     8.941    tmrCntr0
    SLICE_X88Y83         FDRE                                         r  tmrCntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.605    14.791    CLK_IBUF_BUFG
    SLICE_X88Y83                                                      r  tmrCntr_reg[2]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.499    tmrCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.356ns (72.601%)  route 0.134ns (27.399%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.931 r  RGB_Core/deltacount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    RGB_Core/n_7_deltacount_reg[8]_i_1
    SLICE_X82Y100        FDRE                                         r  RGB_Core/deltacount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y100                                                     r  RGB_Core/deltacount_reg[8]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.941 r  RGB_Core/deltacount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.941    RGB_Core/n_5_deltacount_reg[8]_i_1
    SLICE_X82Y100        FDRE                                         r  RGB_Core/deltacount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y100                                                     r  RGB_Core/deltacount_reg[10]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.966 r  RGB_Core/deltacount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.966    RGB_Core/n_4_deltacount_reg[8]_i_1
    SLICE_X82Y100        FDRE                                         r  RGB_Core/deltacount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y100                                                     r  RGB_Core/deltacount_reg[11]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.966 r  RGB_Core/deltacount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    RGB_Core/n_6_deltacount_reg[8]_i_1
    SLICE_X82Y100        FDRE                                         r  RGB_Core/deltacount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y100                                                     r  RGB_Core/deltacount_reg[9]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.395ns (74.620%)  route 0.134ns (25.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    RGB_Core/n_0_deltacount_reg[8]_i_1
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.970 r  RGB_Core/deltacount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    RGB_Core/n_7_deltacount_reg[12]_i_1
    SLICE_X82Y101        FDRE                                         r  RGB_Core/deltacount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y101                                                     r  RGB_Core/deltacount_reg[12]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    RGB_Core/n_0_deltacount_reg[8]_i_1
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  RGB_Core/deltacount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    RGB_Core/n_5_deltacount_reg[12]_i_1
    SLICE_X82Y101        FDRE                                         r  RGB_Core/deltacount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y101                                                     r  RGB_Core/deltacount_reg[14]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    RGB_Core/n_0_deltacount_reg[8]_i_1
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  RGB_Core/deltacount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    RGB_Core/n_6_deltacount_reg[12]_i_1
    SLICE_X82Y101        FDRE                                         r  RGB_Core/deltacount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y101                                                     r  RGB_Core/deltacount_reg[13]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    RGB_Core/n_0_deltacount_reg[8]_i_1
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  RGB_Core/deltacount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    RGB_Core/n_4_deltacount_reg[12]_i_1
    SLICE_X82Y101        FDRE                                         r  RGB_Core/deltacount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y101                                                     r  RGB_Core/deltacount_reg[15]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.434ns (76.362%)  route 0.134ns (23.638%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    RGB_Core/n_0_deltacount_reg[8]_i_1
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  RGB_Core/deltacount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    RGB_Core/n_0_deltacount_reg[12]_i_1
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     2.009 r  RGB_Core/deltacount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    RGB_Core/n_7_deltacount_reg[16]_i_1
    SLICE_X82Y102        FDRE                                         r  RGB_Core/deltacount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y102                                                     r  RGB_Core/deltacount_reg[16]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RGB_Core/deltacount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/deltacount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.607     1.440    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y99                                                      r  RGB_Core/deltacount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RGB_Core/deltacount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.715    RGB_Core/deltacount_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.875 r  RGB_Core/deltacount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    RGB_Core/n_0_deltacount_reg[4]_i_1
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  RGB_Core/deltacount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    RGB_Core/n_0_deltacount_reg[8]_i_1
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  RGB_Core/deltacount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    RGB_Core/n_0_deltacount_reg[12]_i_1
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.019 r  RGB_Core/deltacount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    RGB_Core/n_5_deltacount_reg[16]_i_1
    SLICE_X82Y102        FDRE                                         r  RGB_Core/deltacount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     1.942    RGB_Core/CLK_IBUF_BUFG
    SLICE_X82Y102                                                     r  RGB_Core/deltacount_reg[18]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105     1.811    RGB_Core/deltacount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                                          
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I                         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X82Y94    FSM_sequential_uartState_reg[0]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X82Y94    FSM_sequential_uartState_reg[1]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X83Y94    FSM_sequential_uartState_reg[2]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y92    Inst_UART_TX_CTRL/bitIndex_reg[0]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y94    Inst_UART_TX_CTRL/bitIndex_reg[10]/C         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y94    Inst_UART_TX_CTRL/bitIndex_reg[11]/C         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[12]/C         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[13]/C         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[14]/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y94    FSM_sequential_uartState_reg[0]/C            
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y94    FSM_sequential_uartState_reg[1]/C            
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X83Y94    FSM_sequential_uartState_reg[2]/C            
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y92    Inst_UART_TX_CTRL/bitIndex_reg[0]/C          
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y94    Inst_UART_TX_CTRL/bitIndex_reg[10]/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y94    Inst_UART_TX_CTRL/bitIndex_reg[11]/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[12]/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[13]/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[14]/C         
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X85Y95    Inst_UART_TX_CTRL/bitIndex_reg[15]/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y64    Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y90    Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y90    Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y90    Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y90    Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X83Y69    Inst_btn_debounce/sig_out_reg_reg[3]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y89    sendStr_reg[10][0]/C                         



