# SRAM-
# ğŸ§  SRAM Interface Verification using SystemVerilog

## ğŸ“Œ Overview

This project verifies the functionality of a **simple SRAM memory interface** using **SystemVerilog testbench**. It includes both **write and read operations** with self-checking mechanisms. The design is verified using waveform analysis and event-driven monitors and drivers.

## ğŸ› ï¸ Features

- âœ… Write and Read operations to/from SRAM
- âœ… Functional verification using event-driven simulation
- âœ… Testbench includes drivers, monitors, scoreboards
- âœ… Signal-level waveform validation
- âœ… DUT and Testbench signals match for correctness

## ğŸ“ Project Directory Structure

```
sram_verification/
â”œâ”€â”€ src/               # RTL source files
â”‚   â””â”€â”€ sram.sv        # SRAM memory interface design
â”œâ”€â”€ tb/                # Testbench files
â”‚   â”œâ”€â”€ tb_top.sv      # Top module for testbench
â”‚   â”œâ”€â”€ interface.sv   # Bus interface
â”‚   â”œâ”€â”€ driver.sv      # Stimulus generator
â”‚   â”œâ”€â”€ monitor.sv     # Output sampler
â”‚   â””â”€â”€ scoreboard.sv  # Checker
â”œâ”€â”€ sim/               # Simulation scripts and logs
â”‚   â””â”€â”€ run.f          # File list for simulator
â”œâ”€â”€ waveforms/         # Waveform images or .vcd/.fst files
â”‚   â””â”€â”€ sram_wave.png  # Screenshot of working waveform
â””â”€â”€ README.md          # This file
```

## âš™ï¸ How it Works

1. **Write Phase**:
   - Sequential write to multiple addresses using driver.
   - Write data values like `0xC4`, `0xC8`, etc.

2. **Read Phase**:
   - Read back data from same addresses.
   - Monitor checks read data against expected.

3. **Waveform Validation**:
   - Observe `wr`, `addr`, `wdata`, `rdata` for timing and correctness.
   - Events like `cb_driver_event`, `cb_omon_event` help with synchronization.

## ğŸ” Waveform Snapshot

Below is a snapshot from the simulation showing write followed by read operations.

![SRAM Waveform](waveforms/sram_wave.png)

## ğŸ–¥ï¸ How to Run

1. **Simulator**: You can use any SystemVerilog simulator like:
   - Synopsys VCS
   - Mentor QuestaSim
   - Aldec Riviera-PRO
   - XSIM (Vivado)

2. **Steps**:

```bash
# Compile
vlog +acc -f sim/run.f

# Run simulation
vsim work.tb_top -do "run -all"

# View waveform
# If using VCD:
gtkwave dump.vcd
```

## ğŸ“Œ Key Signals

| Signal Name | Description |
|-------------|-------------|
| `addr` | SRAM address |
| `wr` | Write enable (1 = Write, 0 = Read) |
| `wdata` | Data to be written |
| `rdata` | Data read from SRAM |
| `cb_driver_event` | Stimulus trigger |
| `cb_omon_event` | Read-check trigger |

## âœ… Verification Status

| Feature | Status |
|--------|--------|
| Write | âœ… Passed |
| Read | âœ… Passed |
| Event Synchronization | âœ… Verified |
| Waveform Validation | âœ… Done |

## ğŸ§© Future Improvements

- Add support for burst reads/writes  
- Inject errors to test negative scenarios  
- Extend testbench with coverage collection

## ğŸ“„ License

This project is open source under the [MIT License](LICENSE).
