// Seed: 4003942013
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    input wand id_3,
    output supply1 id_4
);
  wire id_6;
  assign id_4 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri id_10
);
  module_0(
      id_2, id_7, id_1, id_9, id_7
  );
  always begin
    assert (1);
  end
endmodule
