{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 02:55:58 2019 " "Info: Processing started: Thu Sep 19 02:55:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off debouncer -c debouncer " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off debouncer -c debouncer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 320 0 168 336 "Clock" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register divisorDeFrequencia:inst4\|contador:inst2\|inst register divisorDeFrequencia:inst4\|contador:inst10\|inst 54.64 MHz 18.3 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 54.64 MHz between source register \"divisorDeFrequencia:inst4\|contador:inst2\|inst\" and destination register \"divisorDeFrequencia:inst4\|contador:inst10\|inst\" (period= 18.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.500 ns + Longest register register " "Info: + Longest register to register delay is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divisorDeFrequencia:inst4\|contador:inst2\|inst 1 REG LC3_K3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_K3; Fanout = 2; REG Node = 'divisorDeFrequencia:inst4\|contador:inst2\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { divisorDeFrequencia:inst4|contador:inst2|inst } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 2.400 ns divisorDeFrequencia:inst4\|contador:inst2\|inst4~0 2 COMB LC1_K3 4 " "Info: 2: + IC(0.200 ns) + CELL(2.200 ns) = 2.400 ns; Loc. = LC1_K3; Fanout = 4; COMB Node = 'divisorDeFrequencia:inst4\|contador:inst2\|inst4~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { divisorDeFrequencia:inst4|contador:inst2|inst divisorDeFrequencia:inst4|contador:inst2|inst4~0 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 88 400 464 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 5.100 ns divisorDeFrequencia:inst4\|contador:inst3\|inst7 3 COMB LC1_K4 4 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 5.100 ns; Loc. = LC1_K4; Fanout = 4; COMB Node = 'divisorDeFrequencia:inst4\|contador:inst3\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { divisorDeFrequencia:inst4|contador:inst2|inst4~0 divisorDeFrequencia:inst4|contador:inst3|inst7 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 144 800 864 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 7.900 ns divisorDeFrequencia:inst4\|contador:inst5\|inst4~0 4 COMB LC1_K6 4 " "Info: 4: + IC(1.100 ns) + CELL(1.700 ns) = 7.900 ns; Loc. = LC1_K6; Fanout = 4; COMB Node = 'divisorDeFrequencia:inst4\|contador:inst5\|inst4~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { divisorDeFrequencia:inst4|contador:inst3|inst7 divisorDeFrequencia:inst4|contador:inst5|inst4~0 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 88 400 464 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 10.600 ns divisorDeFrequencia:inst4\|contador:inst6\|inst7 5 COMB LC1_K5 4 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 10.600 ns; Loc. = LC1_K5; Fanout = 4; COMB Node = 'divisorDeFrequencia:inst4\|contador:inst6\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { divisorDeFrequencia:inst4|contador:inst5|inst4~0 divisorDeFrequencia:inst4|contador:inst6|inst7 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 144 800 864 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 13.300 ns divisorDeFrequencia:inst4\|contador:inst8\|inst4~0 6 COMB LC5_K2 4 " "Info: 6: + IC(1.000 ns) + CELL(1.700 ns) = 13.300 ns; Loc. = LC5_K2; Fanout = 4; COMB Node = 'divisorDeFrequencia:inst4\|contador:inst8\|inst4~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { divisorDeFrequencia:inst4|contador:inst6|inst7 divisorDeFrequencia:inst4|contador:inst8|inst4~0 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 88 400 464 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 15.200 ns divisorDeFrequencia:inst4\|contador:inst9\|inst7 7 COMB LC1_K2 1 " "Info: 7: + IC(0.200 ns) + CELL(1.700 ns) = 15.200 ns; Loc. = LC1_K2; Fanout = 1; COMB Node = 'divisorDeFrequencia:inst4\|contador:inst9\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { divisorDeFrequencia:inst4|contador:inst8|inst4~0 divisorDeFrequencia:inst4|contador:inst9|inst7 } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 144 800 864 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.300 ns) 16.500 ns divisorDeFrequencia:inst4\|contador:inst10\|inst 8 REG LC2_K3 6 " "Info: 8: + IC(1.000 ns) + CELL(0.300 ns) = 16.500 ns; Loc. = LC2_K3; Fanout = 6; REG Node = 'divisorDeFrequencia:inst4\|contador:inst10\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { divisorDeFrequencia:inst4|contador:inst9|inst7 divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 66.67 % ) " "Info: Total cell delay = 11.000 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 33.33 % ) " "Info: Total interconnect delay = 5.500 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { divisorDeFrequencia:inst4|contador:inst2|inst divisorDeFrequencia:inst4|contador:inst2|inst4~0 divisorDeFrequencia:inst4|contador:inst3|inst7 divisorDeFrequencia:inst4|contador:inst5|inst4~0 divisorDeFrequencia:inst4|contador:inst6|inst7 divisorDeFrequencia:inst4|contador:inst8|inst4~0 divisorDeFrequencia:inst4|contador:inst9|inst7 divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { divisorDeFrequencia:inst4|contador:inst2|inst {} divisorDeFrequencia:inst4|contador:inst2|inst4~0 {} divisorDeFrequencia:inst4|contador:inst3|inst7 {} divisorDeFrequencia:inst4|contador:inst5|inst4~0 {} divisorDeFrequencia:inst4|contador:inst6|inst7 {} divisorDeFrequencia:inst4|contador:inst8|inst4~0 {} divisorDeFrequencia:inst4|contador:inst9|inst7 {} divisorDeFrequencia:inst4|contador:inst10|inst {} } { 0.000ns 0.200ns 1.000ns 1.100ns 1.000ns 1.000ns 0.200ns 1.000ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock 1 CLK PIN_79 22 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 22; CLK Node = 'Clock'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 320 0 168 336 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns divisorDeFrequencia:inst4\|contador:inst10\|inst 2 REG LC2_K3 6 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_K3; Fanout = 6; REG Node = 'divisorDeFrequencia:inst4\|contador:inst10\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Clock divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} divisorDeFrequencia:inst4|contador:inst10|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock 1 CLK PIN_79 22 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 22; CLK Node = 'Clock'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 320 0 168 336 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns divisorDeFrequencia:inst4\|contador:inst2\|inst 2 REG LC3_K3 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC3_K3; Fanout = 2; REG Node = 'divisorDeFrequencia:inst4\|contador:inst2\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Clock divisorDeFrequencia:inst4|contador:inst2|inst } "NODE_NAME" } } { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock divisorDeFrequencia:inst4|contador:inst2|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} divisorDeFrequencia:inst4|contador:inst2|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} divisorDeFrequencia:inst4|contador:inst10|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock divisorDeFrequencia:inst4|contador:inst2|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} divisorDeFrequencia:inst4|contador:inst2|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "../contador/contador.bdf" "" { Schematic "F:/industry_4.0/componentes/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { divisorDeFrequencia:inst4|contador:inst2|inst divisorDeFrequencia:inst4|contador:inst2|inst4~0 divisorDeFrequencia:inst4|contador:inst3|inst7 divisorDeFrequencia:inst4|contador:inst5|inst4~0 divisorDeFrequencia:inst4|contador:inst6|inst7 divisorDeFrequencia:inst4|contador:inst8|inst4~0 divisorDeFrequencia:inst4|contador:inst9|inst7 divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { divisorDeFrequencia:inst4|contador:inst2|inst {} divisorDeFrequencia:inst4|contador:inst2|inst4~0 {} divisorDeFrequencia:inst4|contador:inst3|inst7 {} divisorDeFrequencia:inst4|contador:inst5|inst4~0 {} divisorDeFrequencia:inst4|contador:inst6|inst7 {} divisorDeFrequencia:inst4|contador:inst8|inst4~0 {} divisorDeFrequencia:inst4|contador:inst9|inst7 {} divisorDeFrequencia:inst4|contador:inst10|inst {} } { 0.000ns 0.200ns 1.000ns 1.100ns 1.000ns 1.000ns 0.200ns 1.000ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 1.700ns 0.300ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock divisorDeFrequencia:inst4|contador:inst10|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} divisorDeFrequencia:inst4|contador:inst10|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock divisorDeFrequencia:inst4|contador:inst2|inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} divisorDeFrequencia:inst4|contador:inst2|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst2 button Clock 1.900 ns register " "Info: tsu for register \"inst2\" (data pin = \"button\", clock pin = \"Clock\") is 1.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns + Longest pin register " "Info: + Longest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns button 1 PIN PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; PIN Node = 'button'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 72 0 168 88 "button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.000 ns) 3.100 ns inst2 2 REG LC2_K23 2 " "Info: 2: + IC(1.600 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC2_K23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { button inst2 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 256 320 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 48.39 % ) " "Info: Total cell delay = 1.500 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 51.61 % ) " "Info: Total interconnect delay = 1.600 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { button inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { button {} button~out {} inst2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 256 320 136 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock 1 CLK PIN_79 22 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 22; CLK Node = 'Clock'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 320 0 168 336 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns inst2 2 REG LC2_K23 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_K23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Clock inst2 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 256 320 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} inst2 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { button inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { button {} button~out {} inst2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} inst2 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock debounced inst 12.300 ns register " "Info: tco from clock \"Clock\" to destination pin \"debounced\" through register \"inst\" is 12.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 1.900 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock 1 CLK PIN_79 22 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 22; CLK Node = 'Clock'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 320 0 168 336 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns inst 2 REG LC5_K3 1 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC5_K3; Fanout = 1; REG Node = 'inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Clock inst } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 872 936 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 872 936 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.300 ns + Longest register pin " "Info: + Longest register to pin delay is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC5_K3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_K3; Fanout = 1; REG Node = 'inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 872 936 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(8.600 ns) 9.300 ns debounced 2 PIN PIN_113 0 " "Info: 2: + IC(0.700 ns) + CELL(8.600 ns) = 9.300 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'debounced'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { inst debounced } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 72 960 1136 88 "debounced" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 92.47 % ) " "Info: Total cell delay = 8.600 ns ( 92.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 7.53 % ) " "Info: Total interconnect delay = 0.700 ns ( 7.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { inst debounced } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { inst {} debounced {} } { 0.000ns 0.700ns } { 0.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock inst } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { inst debounced } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { inst {} debounced {} } { 0.000ns 0.700ns } { 0.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst2 button Clock -0.300 ns register " "Info: th for register \"inst2\" (data pin = \"button\", clock pin = \"Clock\") is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Clock 1 CLK PIN_79 22 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 22; CLK Node = 'Clock'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 320 0 168 336 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns inst2 2 REG LC2_K23 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_K23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Clock inst2 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 256 320 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} inst2 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 256 320 136 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns button 1 PIN PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; PIN Node = 'button'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 72 0 168 88 "button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.000 ns) 3.100 ns inst2 2 REG LC2_K23 2 " "Info: 2: + IC(1.600 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC2_K23; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { button inst2 } "NODE_NAME" } } { "debouncer.bdf" "" { Schematic "F:/industry_4.0/componentes/debouncer/debouncer.bdf" { { 56 256 320 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 48.39 % ) " "Info: Total cell delay = 1.500 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 51.61 % ) " "Info: Total interconnect delay = 1.600 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { button inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { button {} button~out {} inst2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Clock inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { Clock {} Clock~out {} inst2 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { button inst2 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { button {} button~out {} inst2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 02:55:59 2019 " "Info: Processing ended: Thu Sep 19 02:55:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
