#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000024ce94583f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024ce941ba50 .scope module, "sig_tb" "sig_tb" 3 4;
 .timescale -9 -12;
v0000024ce9464210_0 .var "clk_in", 0 0;
v0000024ce94642b0_0 .net "data_out", 0 0, v0000024ce94327e0_0;  1 drivers
v0000024ce9464350_0 .var "msg_in", 15 0;
v0000024ce94643f0_0 .var "rst_in", 0 0;
v0000024ce9464490_0 .net "status_out", 0 0, v0000024ce9432a60_0;  1 drivers
v0000024ce9464530_0 .var "trigger_in", 0 0;
S_0000024ce94589a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0000024ce941ba50;
 .timescale -9 -12;
v0000024ce941b140_0 .var/2s "i", 31 0;
S_0000024ce9458b30 .scope module, "uut" "sig_gen" 3 11, 4 1 0, S_0000024ce941ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "msg_in";
    .port_info 3 /INPUT 1 "trigger_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /OUTPUT 1 "status_out";
P_0000024ce94683e0 .param/l "INDEX_SIZE" 0 4 8, +C4<00000000000000000000000000000100>;
P_0000024ce9468418 .param/l "MESSAGE_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
v0000024ce9458cc0_0 .net "clk_in", 0 0, v0000024ce9464210_0;  1 drivers
v0000024ce9432740_0 .var "counter", 1 0;
v0000024ce94327e0_0 .var "data_out", 0 0;
v0000024ce9432880_0 .var "index", 3 0;
v0000024ce9432920_0 .net "msg_in", 15 0, v0000024ce9464350_0;  1 drivers
v0000024ce94329c0_0 .net "rst_in", 0 0, v0000024ce94643f0_0;  1 drivers
v0000024ce9432a60_0 .var "status_out", 0 0;
v0000024ce9432b00_0 .net "trigger_in", 0 0, v0000024ce9464530_0;  1 drivers
E_0000024ce94559f0 .event posedge, v0000024ce9458cc0_0;
    .scope S_0000024ce9458b30;
T_0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024ce9432880_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0000024ce9458b30;
T_1 ;
    %wait E_0000024ce94559f0;
    %load/vec4 v0000024ce9432b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ce9432740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ce9432a60_0, 0;
    %load/vec4 v0000024ce9432920_0;
    %load/vec4 v0000024ce9432880_0;
    %part/u 1;
    %assign/vec4 v0000024ce94327e0_0, 0;
    %load/vec4 v0000024ce9432880_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000024ce9432880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024ce9432b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0000024ce9432740_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024ce9432740_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000024ce9432740_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000024ce9432b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v0000024ce9432740_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024ce9432880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ce9432740_0, 0;
    %load/vec4 v0000024ce9432880_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000024ce9432880_0, 0;
    %load/vec4 v0000024ce9432920_0;
    %load/vec4 v0000024ce9432880_0;
    %part/u 1;
    %assign/vec4 v0000024ce94327e0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ce9432a60_0, 0;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024ce941ba50;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000024ce9464210_0;
    %nor/r;
    %store/vec4 v0000024ce9464210_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024ce941ba50;
T_3 ;
    %vpi_call/w 3 35 "$dumpfile", "sig.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024ce941ba50 {0 0 0};
    %vpi_call/w 3 38 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ce9464210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ce94643f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ce9464530_0, 0, 1;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0000024ce9464350_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024ce94643f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ce94643f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024ce9464530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ce9464530_0, 0, 1;
    %vpi_call/w 3 52 "$display", "msg_in = %8b ", v0000024ce9464350_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "trigger_in  sig_out  data_out" {0 0 0};
    %fork t_1, S_0000024ce94589a0;
    %jmp t_0;
    .scope S_0000024ce94589a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ce941b140_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000024ce941b140_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call/w 3 55 "$display", "      %b           %b        %b", v0000024ce9464530_0, v0000024ce9464490_0, v0000024ce94642b0_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0000024ce941b140_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024ce941b140_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0000024ce941ba50;
t_0 %join;
    %vpi_call/w 3 60 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sig_tb.sv";
    "sig_gen.sv";
