; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -march=mips -mcpu=mips32                                    -asm-show-inst < %s | FileCheck %s --check-prefix=MIPS32
; RUN: llc -march=mips -mcpu=mips32r2 -mattr=+abs2008,+fp64            -asm-show-inst < %s | FileCheck %s --check-prefix=MIPS32FP64
; RUN: llc -march=mips -mcpu=mips32r3 -mattr=+abs2008,+micromips       -asm-show-inst < %s | FileCheck %s --check-prefix=MM
; RUN: llc -march=mips -mcpu=mips32r3 -mattr=+abs2008,+micromips,+fp64 -asm-show-inst < %s | FileCheck %s --check-prefix=MMFP64
; RUN: llc -march=mips -mcpu=mips32r6 -mattr=+micromips                -asm-show-inst < %s | FileCheck %s --check-prefix=MMR6

define float @abs_s(float %a) {
; MIPS32-LABEL: abs_s:
; MIPS32:       # %bb.0:
; MIPS32-NEXT:    mfc1 $1, $f12 # <MCInst #[[#MCINST1:]] MFC1
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1:]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG2:]]>>
; MIPS32-NEXT:    sll $1, $1, 1 # <MCInst #[[#MCINST2:]] SLL
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>
; MIPS32-NEXT:    # <MCOperand Imm:1>>
; MIPS32-NEXT:    srl $1, $1, 1 # <MCInst #[[#MCINST3:]] SRL
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>
; MIPS32-NEXT:    # <MCOperand Imm:1>>
; MIPS32-NEXT:    jr $ra # <MCInst #[[#MCINST4:]] JR
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG3:]]>>
; MIPS32-NEXT:    mtc1 $1, $f0 # <MCInst #[[#MCINST5:]] MTC1
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG4:]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>>
;
; MIPS32FP64-LABEL: abs_s:
; MIPS32FP64:       # %bb.0:
; MIPS32FP64-NEXT:    jr $ra # <MCInst #[[#MCINST4:]] JR
; MIPS32FP64-NEXT:    # <MCOperand Reg:[[#MCREG3:]]>>
; MIPS32FP64-NEXT:    abs.s $f0, $f12 # <MCInst #[[#MCINST6:]] FABS_S
; MIPS32FP64-NEXT:    # <MCOperand Reg:[[#MCREG4:]]>
; MIPS32FP64-NEXT:    # <MCOperand Reg:[[#MCREG2:]]>>
;
; MM-LABEL: abs_s:
; MM:       # %bb.0:
; MM-NEXT:    jr $ra # <MCInst #[[#MCINST7:]] JR_MM
; MM-NEXT:    # <MCOperand Reg:[[#MCREG3:]]>>
; MM-NEXT:    abs.s $f0, $f12 # <MCInst #[[#MCINST8:]] FABS_S_MM
; MM-NEXT:    # <MCOperand Reg:[[#MCREG4:]]>
; MM-NEXT:    # <MCOperand Reg:[[#MCREG2:]]>>
;
; MMFP64-LABEL: abs_s:
; MMFP64:       # %bb.0:
; MMFP64-NEXT:    jr $ra # <MCInst #[[#MCINST7:]] JR_MM
; MMFP64-NEXT:    # <MCOperand Reg:[[#MCREG3:]]>>
; MMFP64-NEXT:    abs.s $f0, $f12 # <MCInst #[[#MCINST8:]] FABS_S_MM
; MMFP64-NEXT:    # <MCOperand Reg:[[#MCREG4:]]>
; MMFP64-NEXT:    # <MCOperand Reg:[[#MCREG2:]]>>
;
; MMR6-LABEL: abs_s:
; MMR6:       # %bb.0:
; MMR6-NEXT:    abs.s $f0, $f12 # <MCInst #[[#MCINST8:]] FABS_S_MM
; MMR6-NEXT:    # <MCOperand Reg:[[#MCREG4:]]>
; MMR6-NEXT:    # <MCOperand Reg:[[#MCREG2:]]>>
; MMR6-NEXT:    jrc $ra # <MCInst #[[#MCINST9:]] JRC16_MM
; MMR6-NEXT:    # <MCOperand Reg:[[#MCREG3:]]>>
    %ret = call float @llvm.fabs.f32(float %a)
    ret float %ret
}

define double @abs_d(double %a) {
; MIPS32-LABEL: abs_d:
; MIPS32:       # %bb.0:
; MIPS32-NEXT:    mfc1 $1, $f12 # <MCInst #[[#MCINST1]] MFC1
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG2]]>>
; MIPS32-NEXT:    mfc1 $2, $f13 # <MCInst #[[#MCINST1]] MFC1
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG5:]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG6:]]>>
; MIPS32-NEXT:    sll $2, $2, 1 # <MCInst #[[#MCINST2]] SLL
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG5]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG5]]>
; MIPS32-NEXT:    # <MCOperand Imm:1>>
; MIPS32-NEXT:    srl $2, $2, 1 # <MCInst #[[#MCINST3]] SRL
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG5]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG5]]>
; MIPS32-NEXT:    # <MCOperand Imm:1>>
; MIPS32-NEXT:    mtc1 $1, $f0 # <MCInst #[[#MCINST5]] MTC1
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG4]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG1]]>>
; MIPS32-NEXT:    jr $ra # <MCInst #[[#MCINST4]] JR
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG3]]>>
; MIPS32-NEXT:    mtc1 $2, $f1 # <MCInst #[[#MCINST5]] MTC1
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG7:]]>
; MIPS32-NEXT:    # <MCOperand Reg:[[#MCREG5]]>>
;
; MIPS32FP64-LABEL: abs_d:
; MIPS32FP64:       # %bb.0:
; MIPS32FP64-NEXT:    jr $ra # <MCInst #[[#MCINST4]] JR
; MIPS32FP64-NEXT:    # <MCOperand Reg:[[#MCREG3]]>>
; MIPS32FP64-NEXT:    abs.d $f0, $f12 # <MCInst #[[#MCINST10:]] FABS_D64
; MIPS32FP64-NEXT:    # <MCOperand Reg:[[#MCREG8:]]>
; MIPS32FP64-NEXT:    # <MCOperand Reg:[[#MCREG9:]]>>
;
; MM-LABEL: abs_d:
; MM:       # %bb.0:
; MM-NEXT:    jr $ra # <MCInst #[[#MCINST7]] JR_MM
; MM-NEXT:    # <MCOperand Reg:[[#MCREG3]]>>
; MM-NEXT:    abs.d $f0, $f12 # <MCInst #[[#MCINST11:]] FABS_D32_MM
; MM-NEXT:    # <MCOperand Reg:[[#MCREG10:]]>
; MM-NEXT:    # <MCOperand Reg:[[#MCREG11:]]>>
;
; MMFP64-LABEL: abs_d:
; MMFP64:       # %bb.0:
; MMFP64-NEXT:    jr $ra # <MCInst #[[#MCINST7]] JR_MM
; MMFP64-NEXT:    # <MCOperand Reg:[[#MCREG3]]>>
; MMFP64-NEXT:    abs.d $f0, $f12 # <MCInst #[[#MCINST12:]] FABS_D64_MM
; MMFP64-NEXT:    # <MCOperand Reg:[[#MCREG8:]]>
; MMFP64-NEXT:    # <MCOperand Reg:[[#MCREG9:]]>>
;
; MMR6-LABEL: abs_d:
; MMR6:       # %bb.0:
; MMR6-NEXT:    abs.d $f0, $f12 # <MCInst #[[#MCINST12:]] FABS_D64_MM
; MMR6-NEXT:    # <MCOperand Reg:[[#MCREG8:]]>
; MMR6-NEXT:    # <MCOperand Reg:[[#MCREG9:]]>>
; MMR6-NEXT:    jrc $ra # <MCInst #[[#MCINST9]] JRC16_MM
; MMR6-NEXT:    # <MCOperand Reg:[[#MCREG3]]>>
    %ret = call double @llvm.fabs.f64(double %a)
    ret double %ret
}

declare float @llvm.fabs.f32(float %a)
declare double @llvm.fabs.f64(double %a)
