{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744531207651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744531207651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:00:07 2025 " "Processing started: Sun Apr 13 15:00:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744531207651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1744531207651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off waveform_generator -c waveform_generator --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off waveform_generator -c waveform_generator --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1744531207651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1744531208001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1744531208001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731_config.v 1 1 " "Found 1 design units, including 1 entities, in source file wm8731_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 wm8731_config " "Found entity 1: wm8731_config" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise.v 1 1 " "Found 1 design units, including 1 entities, in source file noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_updown " "Found entity 1: lfsr_updown" {  } { { "noise.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/noise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmitter " "Found entity 1: i2s_transmitter" {  } { { "i2s_transmitter.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2s_transmitter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START i2c_master.v(4) " "Verilog HDL Declaration information at i2c_master.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1744531216502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE i2c_master.v(11) " "Verilog HDL Declaration information at i2c_master.v(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1744531216502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file waveform_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_generator " "Found entity 1: waveform_generator" {  } { { "waveform_generator.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sine_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/sine_wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file square_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_gen " "Found entity 1: square_wave_gen" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_wave_gen " "Found entity 1: triangle_wave_gen" {  } { { "triangle_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/triangle_wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecg_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ecg_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_wave_gen " "Found entity 1: ecg_wave_gen" {  } { { "ecg_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/ecg_wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_injection.v 1 1 " "Found 1 design units, including 1 entities, in source file noise_injection.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_injection " "Found entity 1: noise_injection" {  } { { "noise_injection.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/noise_injection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_generator_tbn01.v 1 1 " "Found 1 design units, including 1 entities, in source file waveform_generator_tbn01.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_generator_tbn01 " "Found entity 1: waveform_generator_tbn01" {  } { { "waveform_generator_tbn01.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator_tbn01.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_wave_gen " "Found entity 1: sawtooth_wave_gen" {  } { { "sawtooth_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/sawtooth_wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir.v(71) " "Verilog HDL information at fir.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "fir.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/fir.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1744531216518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir_filter.v(151) " "Verilog HDL information at fir_filter.v(151): always construct contains both blocking and non-blocking assignments" {  } { { "fir_filter.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/fir_filter.v" 151 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1744531216519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/fir_filter.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744531216519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744531216519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_data waveform_generator.v(59) " "Verilog HDL Implicit Net warning at waveform_generator.v(59): created implicit net for \"audio_data\"" {  } { { "waveform_generator.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1744531216520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "waveform_generator " "Elaborating entity \"waveform_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1744531216557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_filter " "Elaborating entity \"fir\" for hierarchy \"fir:fir_filter\"" {  } { { "waveform_generator.v" "fir_filter" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fir.v(42) " "Verilog HDL assignment warning at fir.v(42): truncated value with size 32 to match size of target (4)" {  } { { "fir.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/fir.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216562 "|waveform_generator|fir:fir_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 24 fir.v(79) " "Verilog HDL assignment warning at fir.v(79): truncated value with size 40 to match size of target (24)" {  } { { "fir.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/fir.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216574 "|waveform_generator|fir:fir_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator phase_accumulator:phase_gen " "Elaborating entity \"phase_accumulator\" for hierarchy \"phase_accumulator:phase_gen\"" {  } { { "waveform_generator.v" "phase_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clk_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clk_gen\"" {  } { { "waveform_generator.v" "clk_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_generator.v(19) " "Verilog HDL assignment warning at clock_generator.v(19): truncated value with size 32 to match size of target (8)" {  } { { "clock_generator.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/clock_generator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216666 "|waveform_generator|clock_generator:clk_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_generator.v(26) " "Verilog HDL assignment warning at clock_generator.v(26): truncated value with size 32 to match size of target (11)" {  } { { "clock_generator.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/clock_generator.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216666 "|waveform_generator|clock_generator:clk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8731_config wm8731_config:codec_config " "Elaborating entity \"wm8731_config\" for hierarchy \"wm8731_config:codec_config\"" {  } { { "waveform_generator.v" "codec_config" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(26) " "Verilog HDL assignment warning at wm8731_config.v(26): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(27) " "Verilog HDL assignment warning at wm8731_config.v(27): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(28) " "Verilog HDL assignment warning at wm8731_config.v(28): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(29) " "Verilog HDL assignment warning at wm8731_config.v(29): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(30) " "Verilog HDL assignment warning at wm8731_config.v(30): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(31) " "Verilog HDL assignment warning at wm8731_config.v(31): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(32) " "Verilog HDL assignment warning at wm8731_config.v(32): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(33) " "Verilog HDL assignment warning at wm8731_config.v(33): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 wm8731_config.v(34) " "Verilog HDL assignment warning at wm8731_config.v(34): truncated value with size 17 to match size of target (16)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "config_data wm8731_config.v(25) " "Verilog HDL warning at wm8731_config.v(25): initial value for variable config_data should be constant" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 25 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1744531216668 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wm8731_config.v(66) " "Verilog HDL assignment warning at wm8731_config.v(66): truncated value with size 32 to match size of target (4)" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[0\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[0\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[1\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[1\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[2\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[2\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[3\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[3\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[4\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[4\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[5\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[5\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[6\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[6\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[7\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[7\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[8\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[8\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_data\[9\]\[15..8\] 0 wm8731_config.v(24) " "Net \"config_data\[9\]\[15..8\]\" at wm8731_config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "wm8731_config.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216669 "|waveform_generator|wm8731_config:codec_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master wm8731_config:codec_config\|i2c_master:i2c_inst " "Elaborating entity \"i2c_master\" for hierarchy \"wm8731_config:codec_config\|i2c_master:i2c_inst\"" {  } { { "wm8731_config.v" "i2c_inst" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/wm8731_config.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(60) " "Verilog HDL assignment warning at i2c_master.v(60): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216671 "|waveform_generator|wm8731_config:codec_config|i2c_master:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(72) " "Verilog HDL assignment warning at i2c_master.v(72): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216671 "|waveform_generator|wm8731_config:codec_config|i2c_master:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(84) " "Verilog HDL assignment warning at i2c_master.v(84): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216671 "|waveform_generator|wm8731_config:codec_config|i2c_master:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(96) " "Verilog HDL assignment warning at i2c_master.v(96): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216671 "|waveform_generator|wm8731_config:codec_config|i2c_master:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(108) " "Verilog HDL assignment warning at i2c_master.v(108): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2c_master.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216671 "|waveform_generator|wm8731_config:codec_config|i2c_master:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transmitter i2s_transmitter:i2s_tx " "Elaborating entity \"i2s_transmitter\" for hierarchy \"i2s_transmitter:i2s_tx\"" {  } { { "waveform_generator.v" "i2s_tx" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2s_transmitter.v(24) " "Verilog HDL assignment warning at i2s_transmitter.v(24): truncated value with size 32 to match size of target (6)" {  } { { "i2s_transmitter.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/i2s_transmitter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744531216672 "|waveform_generator|i2s_transmitter:i2s_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:sine_gen " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:sine_gen\"" {  } { { "waveform_generator.v" "sine_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216673 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_lut.data_a 0 sine_wave_gen.v(9) " "Net \"sin_lut.data_a\" at sine_wave_gen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sine_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/sine_wave_gen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216674 "|waveform_generator|sine_wave_gen:sine_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_lut.waddr_a 0 sine_wave_gen.v(9) " "Net \"sin_lut.waddr_a\" at sine_wave_gen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sine_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/sine_wave_gen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216674 "|waveform_generator|sine_wave_gen:sine_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_lut.we_a 0 sine_wave_gen.v(9) " "Net \"sin_lut.we_a\" at sine_wave_gen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sine_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/sine_wave_gen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216674 "|waveform_generator|sine_wave_gen:sine_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_gen square_wave_gen:square_gen " "Elaborating entity \"square_wave_gen\" for hierarchy \"square_wave_gen:square_gen\"" {  } { { "waveform_generator.v" "square_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216675 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut10.data_a 0 square_wave_gen.v(10) " "Net \"square_lut10.data_a\" at square_wave_gen.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut10.waddr_a 0 square_wave_gen.v(10) " "Net \"square_lut10.waddr_a\" at square_wave_gen.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut25.data_a 0 square_wave_gen.v(11) " "Net \"square_lut25.data_a\" at square_wave_gen.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut25.waddr_a 0 square_wave_gen.v(11) " "Net \"square_lut25.waddr_a\" at square_wave_gen.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut50.data_a 0 square_wave_gen.v(12) " "Net \"square_lut50.data_a\" at square_wave_gen.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut50.waddr_a 0 square_wave_gen.v(12) " "Net \"square_lut50.waddr_a\" at square_wave_gen.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut10.we_a 0 square_wave_gen.v(10) " "Net \"square_lut10.we_a\" at square_wave_gen.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut25.we_a 0 square_wave_gen.v(11) " "Net \"square_lut25.we_a\" at square_wave_gen.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_lut50.we_a 0 square_wave_gen.v(12) " "Net \"square_lut50.we_a\" at square_wave_gen.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "square_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/square_wave_gen.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216676 "|waveform_generator|square_wave_gen:square_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_wave_gen triangle_wave_gen:triangle_gen " "Elaborating entity \"triangle_wave_gen\" for hierarchy \"triangle_wave_gen:triangle_gen\"" {  } { { "waveform_generator.v" "triangle_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216677 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_lut.data_a 0 triangle_wave_gen.v(8) " "Net \"triangle_lut.data_a\" at triangle_wave_gen.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangle_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/triangle_wave_gen.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216678 "|waveform_generator|triangle_wave_gen:triangle_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_lut.waddr_a 0 triangle_wave_gen.v(8) " "Net \"triangle_lut.waddr_a\" at triangle_wave_gen.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangle_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/triangle_wave_gen.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216678 "|waveform_generator|triangle_wave_gen:triangle_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_lut.we_a 0 triangle_wave_gen.v(8) " "Net \"triangle_lut.we_a\" at triangle_wave_gen.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangle_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/triangle_wave_gen.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216678 "|waveform_generator|triangle_wave_gen:triangle_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecg_wave_gen ecg_wave_gen:ecg_gen " "Elaborating entity \"ecg_wave_gen\" for hierarchy \"ecg_wave_gen:ecg_gen\"" {  } { { "waveform_generator.v" "ecg_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216679 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ecg_lut.data_a 0 ecg_wave_gen.v(9) " "Net \"ecg_lut.data_a\" at ecg_wave_gen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ecg_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/ecg_wave_gen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216679 "|waveform_generator|ecg_wave_gen:ecg_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ecg_lut.waddr_a 0 ecg_wave_gen.v(9) " "Net \"ecg_lut.waddr_a\" at ecg_wave_gen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ecg_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/ecg_wave_gen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216679 "|waveform_generator|ecg_wave_gen:ecg_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ecg_lut.we_a 0 ecg_wave_gen.v(9) " "Net \"ecg_lut.we_a\" at ecg_wave_gen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ecg_wave_gen.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/ecg_wave_gen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216679 "|waveform_generator|ecg_wave_gen:ecg_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_wave_gen sawtooth_wave_gen:sawtooth_gen " "Elaborating entity \"sawtooth_wave_gen\" for hierarchy \"sawtooth_wave_gen:sawtooth_gen\"" {  } { { "waveform_generator.v" "sawtooth_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "waveform_generator.v" "control_unit" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216681 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "base_phase_step control.v(21) " "Verilog HDL Always Construct warning at control.v(21): inferring latch(es) for variable \"base_phase_step\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/control.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744531216682 "|waveform_generator|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_phase_step\[0\] control.v(21) " "Inferred latch for \"base_phase_step\[0\]\" at control.v(21)" {  } { { "control.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/control.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744531216682 "|waveform_generator|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_phase_step\[1\] control.v(21) " "Inferred latch for \"base_phase_step\[1\]\" at control.v(21)" {  } { { "control.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/control.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744531216682 "|waveform_generator|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_phase_step\[2\] control.v(21) " "Inferred latch for \"base_phase_step\[2\]\" at control.v(21)" {  } { { "control.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/control.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744531216682 "|waveform_generator|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_injection noise_injection:noise_gen " "Elaborating entity \"noise_injection\" for hierarchy \"noise_injection:noise_gen\"" {  } { { "waveform_generator.v" "noise_gen" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744531216683 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "noise_lut.data_a 0 noise_injection.v(12) " "Net \"noise_lut.data_a\" at noise_injection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "noise_injection.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/noise_injection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216683 "|waveform_generator|noise_injection:noise_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "noise_lut.waddr_a 0 noise_injection.v(12) " "Net \"noise_lut.waddr_a\" at noise_injection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "noise_injection.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/noise_injection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216684 "|waveform_generator|noise_injection:noise_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "noise_lut.we_a 0 noise_injection.v(12) " "Net \"noise_lut.we_a\" at noise_injection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "noise_injection.v" "" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/noise_injection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1744531216684 "|waveform_generator|noise_injection:noise_gen"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "audio_data " "Net \"audio_data\" is missing source, defaulting to GND" {  } { { "waveform_generator.v" "audio_data" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216754 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "audio_data " "Net \"audio_data\" is missing source, defaulting to GND" {  } { { "waveform_generator.v" "audio_data" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "audio_data " "Net \"audio_data\" is missing source, defaulting to GND" {  } { { "waveform_generator.v" "audio_data" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "audio_data " "Net \"audio_data\" is missing source, defaulting to GND" {  } { { "waveform_generator.v" "audio_data" { Text "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/waveform_generator.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744531216756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1744531216837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/output_files/waveform_generator.map.smsg " "Generated suppressed messages file D:/k242/Fgpa/fpga1.1/Fpga-main/Fpga-main/output_files/waveform_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1744531216876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744531216891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:00:16 2025 " "Processing ended: Sun Apr 13 15:00:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744531216891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744531216891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744531216891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1744531216891 ""}
