Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v" into library work
Parsing module <DCM_50M>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M\example_design\DCM_50M_exdes.v" into library work
Parsing module <DCM_50M_exdes>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ZeroPad.v" into library work
Parsing module <ZeroPad>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ticksMux.v" into library work
Parsing module <ticksMux>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\sound_generator.v" into library work
Parsing module <sound_generator>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundRegControlFSM.v" into library work
Parsing module <SoundRegControlFSM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundMux.v" into library work
Parsing module <SoundMux>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundMux.v" Line 28. parameter declaration becomes local in SoundMux with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundMux.v" Line 29. parameter declaration becomes local in SoundMux with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" into library work
Parsing module <SoundFX_FSM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundControllerReg.v" into library work
Parsing module <SoundControllerReg>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" into library work
Parsing module <melody_library>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 28. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 29. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 30. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 31. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 32. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 33. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 36. parameter declaration becomes local in melody_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v" Line 59. parameter declaration becomes local in melody_library with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v" into library work
Parsing module <SignExtender>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Pulse_generator.v" into library work
Parsing module <pulse_generator>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Mux.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" into library work
Parsing module <LaserSFXLibrary>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 29. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 30. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 31. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 32. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 33. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 34. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 37. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 48. parameter declaration becomes local in LaserSFXLibrary with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v" into library work
Parsing module <Duration_FSM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" into library work
Parsing module <DeathSFXLibrary>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 29. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 30. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 31. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 32. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 33. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 34. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 37. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 48. parameter declaration becomes local in DeathSFXLibrary with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" into library work
Parsing module <bass_library>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 28. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 29. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 30. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 31. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 32. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 33. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 36. parameter declaration becomes local in bass_library with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v" Line 71. parameter declaration becomes local in bass_library with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ALU.v" into library work
Parsing module <ALU>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ALU.v" Line 41. parameter declaration becomes local in ALU with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\vgaControl.v" into library work
Parsing module <vgaControl>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundGenerator.v" into library work
Parsing module <SoundGenerator>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramStatusRegister.v" into library work
Parsing module <ProgramStatusRegister>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v" into library work
Parsing module <NES_CONTROLLER>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" into library work
Parsing module <LogicController>.
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 31. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 32. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 37. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 47. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 58. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 63. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 67. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 70. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 81. parameter declaration becomes local in LogicController with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v" into library work
Parsing module <InstructionROM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionDecoder.v" into library work
Parsing module <InstructionDecoder>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v" into library work
Parsing module <ExecutionStage>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v" into library work
Parsing module <CharacterROM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v" into library work
Parsing module <CharacterDisplayRAM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Titan.v" into library work
Parsing module <Titan>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\MemoryController.v" into library work
Parsing module <MemoryController>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\IOMemory.v" into library work
Parsing module <IOMemory>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DisplayVGA.v" into library work
Parsing module <DisplayVGA>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DataRAM.v" into library work
Parsing module <DataRAM>.
Analyzing Verilog file "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\System.v" into library work
Parsing module <System>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <System>.

Elaborating module <Titan>.

Elaborating module <ProgramCounter>.

Elaborating module <Mux>.

Elaborating module <InstructionROM>.
Reading initialization file \"FinalCodeV6.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v" Line 41: Signal <inst_ROM> in initial block is partially initialized.

Elaborating module <InstructionDecoder>.

Elaborating module <ExecutionStage>.

Elaborating module <RegFile>.

Elaborating module <Mux(WIDTH=5)>.

Elaborating module <ALU>.

Elaborating module <Shifter>.

Elaborating module <SignExtender>.

Elaborating module <LogicController>.

Elaborating module <ProgramStatusRegister>.

Elaborating module <ZeroPad>.

Elaborating module <MemoryController>.

Elaborating module <DataRAM>.

Elaborating module <IOMemory>.

Elaborating module <NES_CONTROLLER>.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v" Line 224: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <SoundGenerator>.

Elaborating module <pulse_generator>.

Elaborating module <Duration_FSM>.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v" Line 54: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v" Line 55: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v" Line 56: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v" Line 57: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v" Line 58: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <melody_library>.

Elaborating module <sound_generator>.

Elaborating module <bass_library>.

Elaborating module <SoundRegControlFSM>.

Elaborating module <SoundFX_FSM>.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 76: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 83: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 90: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 97: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 104: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 130: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 148: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 166: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 184: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v" Line 202: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <LaserSFXLibrary>.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v" Line 63: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <DeathSFXLibrary>.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v" Line 63: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <ticksMux>.

Elaborating module <SoundControllerReg>.

Elaborating module <SoundMux>.

Elaborating module <DisplayVGA>.

Elaborating module <vgaControl>.

Elaborating module <CharacterDisplayRAM>.
Reading initialization file \"InitialMap.dat\".

Elaborating module <CharacterROM>.
Reading initialization file \"GlyphLibrary.dat\".

Elaborating module <DCM_50M>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <System>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\System.v".
        WIDTH = 32
    Summary:
	no macro.
Unit <System> synthesized.

Synthesizing Unit <Titan>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Titan.v".
        ALUOPBITS = 3
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <Titan> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramCounter.v".
        REGBITS = 5
        WIDTH = 32
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <returnAddr> created at line 52.
    Found 32-bit adder for signal <BranchImm> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <InstructionROM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v".
        WIDTH = 32
        ROM_ADDR_BITS = 12
WARNING:Xst:2999 - Signal 'inst_ROM', unconnected in block 'InstructionROM', is tied to its initial value.
    Found 4096x32-bit single-port Read Only RAM <Mram_inst_ROM> for signal <inst_ROM>.
    Summary:
	inferred   1 RAM(s).
Unit <InstructionROM> synthesized.

Synthesizing Unit <InstructionDecoder>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionDecoder.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <InstructionDecoder> synthesized.

Synthesizing Unit <ExecutionStage>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        ALUOPBITS = 3
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <ExecutionStage> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\RegFile.v".
        REGBITS = 5
        WIDTH = 32
    Found 32x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Mux_1>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ALU.v".
        ALUOPBITS = 3
        REGBITS = 5
        WIDTH = 32
    Found 32-bit subtractor for signal <diff> created at line 61.
    Found 33-bit adder for signal <n0047> created at line 52.
    Found 1-bit adder for signal <n0039> created at line 67.
    Found 32x32-bit multiplier for signal <n0036> created at line 114.
    Found 32-bit 8-to-1 multiplexer for signal <aluop[2]_diff[31]_wide_mux_11_OUT> created at line 87.
    Found 32-bit comparator greater for signal <L> created at line 71
    Found 32-bit comparator greater for signal <N> created at line 75
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Shifter>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Shifter.v".
        WIDTH = 32
    Found 32-bit adder for signal <shiftmag> created at line 34.
    Found 32-bit shifter logical right for signal <arg[31]_shiftmag[31]_shift_right_5_OUT[31:0]> created at line 47
    Found 32-bit shifter logical left for signal <arg[31]_shiftamount[31]_shift_left_8_OUT[31:0]> created at line 54
    Found 32-bit shifter arithmetic right for signal <arg[31]_shiftmag[31]_shift_right_9_OUT[31:0]> created at line 58
    Found 32-bit comparator lessequal for signal <n0005> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Shifter> synthesized.

Synthesizing Unit <SignExtender>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v".
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <SignExtender> synthesized.

Synthesizing Unit <LogicController>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
    Found 1-bit register for signal <NS>.
    Found 1-bit register for signal <PS>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <LogicController> synthesized.

Synthesizing Unit <ProgramStatusRegister>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramStatusRegister.v".
        REGBITS = 5
        WIDTH = 32
    Found 1-bit register for signal <PSR<3>>.
    Found 1-bit register for signal <PSR<2>>.
    Found 1-bit register for signal <PSR<1>>.
    Found 1-bit register for signal <PSR<0>>.
    Found 1-bit register for signal <PSR<4>>.
    Found 1-bit 15-to-1 multiplexer for signal <_n0085> created at line 29.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ProgramStatusRegister> synthesized.

Synthesizing Unit <ZeroPad>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ZeroPad.v".
        WIDTH = 32
    Summary:
	no macro.
Unit <ZeroPad> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\MemoryController.v".
        WIDTH = 32
WARNING:Xst:647 - Input <addressIN<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <CPUdata_OUT> created at line 46.
    Summary:
	inferred   7 Multiplexer(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <DataRAM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DataRAM.v".
        WIDTH = 32
        RAM_ADDR_BITS = 10
WARNING:Xst:647 - Input <address<13:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_dataRAM> for signal <dataRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <DataRAM> synthesized.

Synthesizing Unit <IOMemory>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\IOMemory.v".
        WIDTH = 8
        RAM_ADDR_BITS = 14
    Found 1-bit register for signal <soundGenWriteEn>.
    Found 8-bit register for signal <leds>.
    Found 2-bit register for signal <soundGenWriteData>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <IOMemory> synthesized.

Synthesizing Unit <NES_CONTROLLER>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v".
    Found 1-bit register for signal <controller_data<6>>.
    Found 1-bit register for signal <controller_data<5>>.
    Found 1-bit register for signal <controller_data<4>>.
    Found 1-bit register for signal <controller_data<3>>.
    Found 1-bit register for signal <controller_data<2>>.
    Found 1-bit register for signal <controller_data<1>>.
    Found 1-bit register for signal <controller_data<0>>.
    Found 21-bit register for signal <count>.
    Found 1-bit register for signal <controller_data<7>>.
    Found 21-bit adder for signal <count[20]_GND_54_o_add_44_OUT> created at line 224.
    Found 21-bit comparator greater for signal <latch> created at line 45
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_3_o> created at line 52
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_5_o> created at line 59
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_7_o> created at line 66
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_9_o> created at line 73
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_11_o> created at line 80
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_13_o> created at line 87
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_15_o> created at line 94
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_17_o> created at line 102
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_19_o> created at line 109
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_21_o> created at line 116
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_23_o> created at line 123
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_25_o> created at line 130
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_27_o> created at line 137
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_29_o> created at line 144
    Found 21-bit comparator greater for signal <count[20]_GND_54_o_LessThan_31_o> created at line 151
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <NES_CONTROLLER> synthesized.

Synthesizing Unit <SoundGenerator>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundGenerator.v".
        TICKBITS = 20
    Summary:
	no macro.
Unit <SoundGenerator> synthesized.

Synthesizing Unit <pulse_generator>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Pulse_generator.v".
        maxCount = 187500
    Found 1-bit register for signal <enable>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_56_o_add_2_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pulse_generator> synthesized.

Synthesizing Unit <Duration_FSM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\Duration_FSM.v".
        fetch = 0
        quarter = 1
        eigth = 2
        third = 3
        sixteenth = 4
        sixth = 5
    Found 1-bit register for signal <ended>.
    Found 7-bit register for signal <count>.
    Found 3-bit register for signal <PS>.
    Found 7-bit adder for signal <count[6]_GND_57_o_add_27_OUT> created at line 154.
    Found 3-bit 7-to-1 multiplexer for signal <NS> created at line 52.
    Found 1-bit 7-to-1 multiplexer for signal <PS[2]_GND_57_o_Mux_30_o> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <Duration_FSM> synthesized.

Synthesizing Unit <melody_library>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\song_library.v".
        TICKBITS = 20
    Found 9-bit register for signal <count>.
    Found 9-bit adder for signal <count[8]_GND_58_o_add_2_OUT> created at line 67.
    Found 512x23-bit Read Only RAM for signal <_n0539>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <melody_library> synthesized.

Synthesizing Unit <sound_generator>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\sound_generator.v".
        TICKBITS = 20
WARNING:Xst:647 - Input <ticks<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <count>.
    Found 1-bit register for signal <sound>.
    Found 20-bit adder for signal <count[19]_GND_59_o_add_2_OUT> created at line 45.
    Found 20-bit comparator equal for signal <count[19]_GND_59_o_equal_2_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <sound_generator> synthesized.

Synthesizing Unit <bass_library>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\bass_library.v".
        TICKBITS = 20
    Found 9-bit register for signal <count>.
    Found 9-bit adder for signal <count[8]_GND_60_o_add_2_OUT> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <bass_library> synthesized.

Synthesizing Unit <SoundRegControlFSM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundRegControlFSM.v".
        DEATH = 2'b11
        ENABLED = 3'b000
        DISABLED = 3'b001
        TRANS = 3'b010
        DISABLED2 = 3'b011
        REENABLE = 3'b100
    Found 3-bit register for signal <PS>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SoundRegControlFSM> synthesized.

Synthesizing Unit <SoundFX_FSM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundFX_FSM.v".
        fetch = 0
        quarter = 1
        eigth = 2
        third = 3
        sixteenth = 4
        sixth = 5
        WAIT = 6
        DONE = 7
    Found 1-bit register for signal <ended>.
    Found 7-bit register for signal <count>.
    Found 3-bit register for signal <PS>.
    Found 7-bit adder for signal <count[6]_GND_62_o_add_37_OUT> created at line 202.
    Found 8x1-bit Read Only RAM for signal <done>
    Found 3-bit 8-to-1 multiplexer for signal <NS> created at line 54.
    Found 1-bit 7-to-1 multiplexer for signal <PS[2]_GND_62_o_Mux_40_o> created at line 114.
    Found 7-bit 7-to-1 multiplexer for signal <PS[2]_GND_62_o_wide_mux_41_OUT> created at line 114.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <SoundFX_FSM> synthesized.

Synthesizing Unit <LaserSFXLibrary>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\LaserSFXLibrary.v".
        TICKBITS = 20
    Found 1-bit register for signal <SFXended>.
    Found 6-bit register for signal <count>.
    Found 6-bit adder for signal <count[5]_GND_63_o_add_2_OUT> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LaserSFXLibrary> synthesized.

Synthesizing Unit <DeathSFXLibrary>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DeathSFXLibrary.v".
        TICKBITS = 20
    Found 1-bit register for signal <SFXended>.
    Found 6-bit register for signal <count>.
    Found 6-bit adder for signal <count[5]_GND_64_o_add_2_OUT> created at line 63.
    Found 8x20-bit Read Only RAM for signal <_n0047>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <DeathSFXLibrary> synthesized.

Synthesizing Unit <ticksMux>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ticksMux.v".
        WIDTH = 20
    Summary:
	inferred   1 Multiplexer(s).
Unit <ticksMux> synthesized.

Synthesizing Unit <SoundControllerReg>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundControllerReg.v".
    Found 2-bit register for signal <soundReg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SoundControllerReg> synthesized.

Synthesizing Unit <SoundMux>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\SoundMux.v".
        TICKBITS = 20
    Summary:
	inferred   1 Multiplexer(s).
Unit <SoundMux> synthesized.

Synthesizing Unit <DisplayVGA>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\DisplayVGA.v".
WARNING:Xst:647 - Input <addrCPU<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <DisplayVGA> synthesized.

Synthesizing Unit <vgaControl>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\vgaControl.v".
    Found 12-bit register for signal <hCount>.
    Found 12-bit register for signal <vCount>.
    Found 10-bit register for signal <hPixel>.
    Found 9-bit register for signal <vPixel>.
    Found 1-bit register for signal <vSync>.
    Found 1-bit register for signal <bright>.
    Found 1-bit register for signal <hSync>.
    Found 1-bit register for signal <count>.
    Found 1-bit register for signal <clk25M>.
    Found 12-bit adder for signal <hCount[11]_GND_69_o_add_0_OUT> created at line 51.
    Found 10-bit adder for signal <hPixel[9]_GND_69_o_add_5_OUT> created at line 70.
    Found 12-bit adder for signal <vCount[11]_GND_69_o_add_9_OUT> created at line 80.
    Found 9-bit adder for signal <vPixel[8]_GND_69_o_add_17_OUT> created at line 90.
    Found 1-bit adder for signal <count_PWR_36_o_add_39_OUT<0>> created at line 128.
    Found 12-bit comparator greater for signal <hCount[11]_GND_69_o_LessThan_2_o> created at line 56
    Found 12-bit comparator lessequal for signal <n0002> created at line 64
    Found 12-bit comparator greater for signal <hCount[11]_GND_69_o_LessThan_4_o> created at line 64
    Found 12-bit comparator greater for signal <n0006> created at line 69
    Found 12-bit comparator greater for signal <GND_69_o_INV_145_o> created at line 73
    Found 12-bit comparator greater for signal <vCount[11]_GND_69_o_LessThan_9_o> created at line 79
    Found 12-bit comparator lessequal for signal <n0022> created at line 89
    Found 12-bit comparator greater for signal <vCount[11]_GND_69_o_LessThan_17_o> created at line 89
    Found 12-bit comparator greater for signal <vCount[11]_GND_69_o_LessThan_33_o> created at line 98
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <vgaControl> synthesized.

Synthesizing Unit <CharacterDisplayRAM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v".
        RAM_WIDTH = 7
        RAM_ADDR_BITS = 13
WARNING:Xst:3035 - Index value(s) does not match array range for signal <charDispRAM>, simulation mismatch.
    Found 4800x7-bit dual-port RAM <Mram_charDispRAM> for signal <charDispRAM>.
    Found 13-bit adder for signal <vgaAddress> created at line 51.
    Found 7x6-bit multiplier for signal <n0016> created at line 51.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <CharacterDisplayRAM> synthesized.

Synthesizing Unit <CharacterROM>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v".
        ROM_WIDTH = 8
        ROM_ADDR_BITS = 12
        PIXEL_BITS = 3
        CHAR_AMNT = 7
WARNING:Xst:647 - Input <glyphAddr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'charROM', unconnected in block 'CharacterROM', is tied to its initial value.
    Found 4096x8-bit single-port Read Only RAM <Mram_charROM> for signal <charROM>.
    Summary:
	inferred   1 RAM(s).
Unit <CharacterROM> synthesized.

Synthesizing Unit <DCM_50M>.
    Related source file is "C:\Users\u0655172\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v".
    Summary:
	no macro.
Unit <DCM_50M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1024x32-bit single-port RAM                           : 1
 32x32-bit dual-port RAM                               : 2
 4096x32-bit single-port Read Only RAM                 : 1
 4096x8-bit single-port Read Only RAM                  : 1
 4800x7-bit dual-port RAM                              : 1
 512x23-bit single-port Read Only RAM                  : 1
 8x1-bit single-port Read Only RAM                     : 1
 8x20-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 26
 1-bit adder                                           : 2
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 13-bit adder                                          : 1
 20-bit adder                                          : 2
 21-bit adder                                          : 4
 27-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 3
 9-bit adder                                           : 3
# Registers                                            : 78
 1-bit register                                        : 53
 10-bit register                                       : 1
 12-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 21-bit register                                       : 4
 27-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 1
 6-bit register                                        : 2
 7-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 3
# Comparators                                          : 78
 12-bit comparator greater                             : 7
 12-bit comparator lessequal                           : 2
 20-bit comparator equal                               : 2
 21-bit comparator greater                             : 64
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 230
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 112
 1-bit 7-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 8
 20-bit 2-to-1 multiplexer                             : 5
 21-bit 2-to-1 multiplexer                             : 4
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 7-to-1 multiplexer                              : 2
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 1-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 20
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 27
 7-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CharacterDisplayRAM>.
	Multiplier <Mmult_n0016> in block <CharacterDisplayRAM> and adder/subtractor <Madd_vgaAddress> in block <CharacterDisplayRAM> are combined into a MAC<Maddsub_n0016>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charDispRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <cpuWriteEn>    | high     |
    |     addrA          | connected to signal <addrCPU>       |          |
    |     diA            | connected to signal <writeData>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     addrB          | connected to signal <vgaAddress>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterDisplayRAM> synthesized (advanced).

Synthesizing (advanced) Unit <CharacterROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(glyphAddr,vPixel,hPixel)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterROM> synthesized (advanced).

Synthesizing (advanced) Unit <DataRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dataRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memWrite_0>    | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <input_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataRAM> synthesized (advanced).

Synthesizing (advanced) Unit <DeathSFXLibrary>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0047> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 20-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count<2:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DeathSFXLibrary> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_inst_ROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCadr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InstructionROM> synthesized (advanced).

Synthesizing (advanced) Unit <NES_CONTROLLER>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <NES_CONTROLLER> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Rdest>         |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rs>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Rdest>         |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rt>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

Synthesizing (advanced) Unit <SoundFX_FSM>.
INFO:Xst:3231 - The small RAM <Mram_done> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PS>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <done>          |          |
    -----------------------------------------------------------------------
Unit <SoundFX_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <melody_library>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0539> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 23-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <melody_library> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_generator>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pulse_generator> synthesized (advanced).

Synthesizing (advanced) Unit <sound_generator>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <sound_generator> synthesized (advanced).

Synthesizing (advanced) Unit <vgaControl>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
The following registers are absorbed into counter <hPixel>: 1 register on signal <hPixel>.
The following registers are absorbed into counter <vPixel>: 1 register on signal <vPixel>.
Unit <vgaControl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1024x32-bit single-port distributed RAM               : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port distributed Read Only RAM     : 1
 4096x8-bit single-port distributed Read Only RAM      : 1
 4800x7-bit dual-port distributed RAM                  : 1
 512x23-bit single-port distributed Read Only RAM      : 1
 8x1-bit single-port distributed Read Only RAM         : 1
 8x20-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 7x6-to-13-bit MAC                                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 1
 12-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 3
 9-bit adder                                           : 2
# Counters                                             : 11
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 20-bit up counter                                     : 2
 21-bit up counter                                     : 4
 27-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 168
 Flip-Flops                                            : 168
# Comparators                                          : 78
 12-bit comparator greater                             : 7
 12-bit comparator lessequal                           : 2
 20-bit comparator equal                               : 2
 21-bit comparator greater                             : 64
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 218
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 111
 1-bit 7-to-1 multiplexer                              : 3
 12-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 8
 20-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 7-to-1 multiplexer                              : 2
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 20
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 27
 7-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ioMem/sg/srcRSM/FSM_0> on signal <PS[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 100   | 01000
 011   | 10000
-------------------
WARNING:Xst:2677 - Node <Mmult_n00363> of sequential type is unconnected in block <ALU>.

Optimizing unit <System> ...

Optimizing unit <IOMemory> ...

Optimizing unit <NES_CONTROLLER> ...

Optimizing unit <SoundGenerator> ...

Optimizing unit <SoundRegControlFSM> ...

Optimizing unit <Duration_FSM> ...

Optimizing unit <melody_library> ...

Optimizing unit <bass_library> ...

Optimizing unit <SoundFX_FSM> ...

Optimizing unit <LaserSFXLibrary> ...

Optimizing unit <DeathSFXLibrary> ...

Optimizing unit <ExecutionStage> ...

Optimizing unit <ALU> ...

Optimizing unit <Shifter> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <LogicController> ...

Optimizing unit <ProgramStatusRegister> ...

Optimizing unit <vgaControl> ...
WARNING:Xst:1710 - FF/Latch <ioMem/sg/bassDurationFSM/PS_2> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_0> in Unit <System> is equivalent to the following 4 FFs/Latches, which will be removed : <ioMem/nes3/count_0> <ioMem/nes2/count_0> <ioMem/nes1/count_0> <dispVGA/vgaCtrl/count> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_1> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_1> <ioMem/nes2/count_1> <ioMem/nes1/count_1> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_2> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_2> <ioMem/nes2/count_2> <ioMem/nes1/count_2> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_3> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_3> <ioMem/nes2/count_3> <ioMem/nes1/count_3> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_4> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_4> <ioMem/nes2/count_4> <ioMem/nes1/count_4> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_5> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_5> <ioMem/nes2/count_5> <ioMem/nes1/count_5> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_6> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_6> <ioMem/nes2/count_6> <ioMem/nes1/count_6> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_7> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_7> <ioMem/nes2/count_7> <ioMem/nes1/count_7> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_10> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_10> <ioMem/nes2/count_10> <ioMem/nes1/count_10> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_8> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_8> <ioMem/nes2/count_8> <ioMem/nes1/count_8> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_11> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_11> <ioMem/nes2/count_11> <ioMem/nes1/count_11> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_9> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_9> <ioMem/nes2/count_9> <ioMem/nes1/count_9> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_12> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_12> <ioMem/nes2/count_12> <ioMem/nes1/count_12> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_13> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_13> <ioMem/nes2/count_13> <ioMem/nes1/count_13> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_14> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_14> <ioMem/nes2/count_14> <ioMem/nes1/count_14> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_20> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_20> <ioMem/nes2/count_20> <ioMem/nes1/count_20> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_15> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_15> <ioMem/nes2/count_15> <ioMem/nes1/count_15> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_16> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_16> <ioMem/nes2/count_16> <ioMem/nes1/count_16> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_17> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_17> <ioMem/nes2/count_17> <ioMem/nes1/count_17> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_18> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_18> <ioMem/nes2/count_18> <ioMem/nes1/count_18> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes4/count_19> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <ioMem/nes3/count_19> <ioMem/nes2/count_19> <ioMem/nes1/count_19> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block System, actual ratio is 34.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 291
 Flip-Flops                                            : 291

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3909
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 87
#      LUT2                        : 125
#      LUT3                        : 272
#      LUT4                        : 270
#      LUT5                        : 488
#      LUT6                        : 1866
#      MUXCY                       : 323
#      MUXF7                       : 173
#      VCC                         : 1
#      XORCY                       : 291
# FlipFlops/Latches                : 291
#      FD                          : 13
#      FDC                         : 15
#      FDCE                        : 63
#      FDE                         : 52
#      FDR                         : 106
#      FDRE                        : 41
#      FDS                         : 1
# RAMS                             : 408
#      RAM128X1D                   : 259
#      RAM256X1S                   : 128
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAM64X1D                    : 7
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 34
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 28
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             291  out of  18224     1%  
 Number of Slice LUTs:                 4730  out of   9112    51%  
    Number used as Logic:              3120  out of   9112    34%  
    Number used as Memory:             1610  out of   2176    73%  
       Number used as RAM:             1610

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4767
   Number with an unused Flip Flop:    4476  out of   4767    93%  
   Number with an unused LUT:            37  out of   4767     0%  
   Number of fully used LUT-FF pairs:   254  out of   4767     5%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKDV           | 653   |
dispVGA/vgaCtrl/clk25M             | BUFG                   | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.976ns (Maximum Frequency: 83.504MHz)
   Minimum input arrival time before clock: 21.196ns
   Maximum output required time after clock: 25.771ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.976ns (frequency: 83.504MHz)
  Total number of paths / destination ports: 79473025703 / 4226
-------------------------------------------------------------------------
Delay:               23.951ns (Levels of Logic = 13)
  Source:            titan/PC/PC_4 (FF)
  Destination:       titan/ExStage/regfile/Mram_RAM5 (RAM)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: titan/PC/PC_4 to titan/ExStage/regfile/Mram_RAM5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           225   0.447   2.424  titan/PC/PC_4 (titan/PC/PC_4)
     LUT6:I0->O            7   0.203   0.774  SF37_SW0 (N8210)
     LUT3:I2->O            1   0.205   0.580  SF37 (SF37)
     LUT6:I5->O            1   0.205   0.580  titan/instROM/Mram_inst_ROM214128 (titan/instROM/Mram_inst_ROM214127)
     LUT6:I5->O            1   0.205   0.580  titan/instROM/Mram_inst_ROM214129 (titan/instROM/Mram_inst_ROM214128)
     LUT6:I5->O            1   0.205   0.580  titan/instROM/Mram_inst_ROM2141219 (titan/instROM/Mram_inst_ROM2141218)
     LUT6:I5->O           32   0.205   1.292  titan/instROM/Mram_inst_ROM2141243 (titan/instruction<29>)
     LUT6:I5->O            4   0.205   1.048  titan/InstDec/Mmux_Rt41 (titan/Rt<3>)
     LUT6:I0->O           13   0.203   0.933  titan/ExStage/regfile/out12_1 (titan/ExStage/regfile/out12)
     LUT5:I4->O            7   0.205   0.773  titan/ExStage/aluSrcbMUX/Mmux_out110 (titan/ExStage/ALUMuxOUT<0>)
     DSP48A1:B0->P47      18   4.394   1.049  titan/ExStage/alu/Mmult_n0036 (titan/ExStage/alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  titan/ExStage/alu/Mmult_n00361 (titan/ExStage/alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P7    1   2.264   0.580  titan/ExStage/alu/Mmult_n00362 (titan/ExStage/alu/n0036<24>)
     LUT6:I5->O            2   0.205   0.616  titan/ExStage/RaWriteEnMUX/Mmux_out1711 (titan/ExStage/writeData<24>)
     RAM32M:DIA0               0.303          titan/ExStage/regfile/Mram_RAM15
    ----------------------------------------
    Total                     23.951ns (12.143ns logic, 11.808ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dispVGA/vgaCtrl/clk25M'
  Clock period: 6.618ns (frequency: 151.100MHz)
  Total number of paths / destination ports: 5056 / 77
-------------------------------------------------------------------------
Delay:               6.618ns (Levels of Logic = 4)
  Source:            dispVGA/vgaCtrl/hCount_2 (FF)
  Destination:       dispVGA/vgaCtrl/vPixel_8 (FF)
  Source Clock:      dispVGA/vgaCtrl/clk25M rising
  Destination Clock: dispVGA/vgaCtrl/clk25M rising

  Data Path: dispVGA/vgaCtrl/hCount_2 to dispVGA/vgaCtrl/vPixel_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  dispVGA/vgaCtrl/hCount_2 (dispVGA/vgaCtrl/hCount_2)
     LUT4:I0->O            4   0.203   1.028  dispVGA/vgaCtrl/hCount[11]_GND_69_o_LessThan_4_o21 (dispVGA/vgaCtrl/hCount[11]_GND_69_o_LessThan_4_o2)
     LUT6:I1->O           12   0.203   0.909  dispVGA/vgaCtrl/GND_69_o_hCount[11]_AND_1372_o1 (dispVGA/vgaCtrl/GND_69_o_hCount[11]_AND_1372_o)
     LUT5:I4->O           17   0.205   1.372  dispVGA/vgaCtrl/GND_69_o_hCount[11]_AND_1372_o4 (dispVGA/vgaCtrl/GND_69_o_hCount[11]_AND_1372_o_inv_inv)
     LUT5:I0->O            9   0.203   0.829  dispVGA/vgaCtrl/_n0130_inv1 (dispVGA/vgaCtrl/_n0130_inv)
     FDCE:CE                   0.322          dispVGA/vgaCtrl/vPixel_0
    ----------------------------------------
    Total                      6.618ns (1.583ns logic, 5.035ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 76903225 / 4192
-------------------------------------------------------------------------
Offset:              21.196ns (Levels of Logic = 8)
  Source:            reset (PAD)
  Destination:       titan/ExStage/regfile/Mram_RAM5 (RAM)
  Destination Clock: clk rising 0.5X

  Data Path: reset to titan/ExStage/regfile/Mram_RAM5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           110   1.222   1.904  reset_IBUF (reset_IBUF)
     LUT2:I1->O          279   0.205   2.433  systemReset1 (systemReset)
     LUT6:I0->O          195   0.203   2.153  titan/ExStage/regfile/out11 (titan/ExStage/regfile/out1)
     LUT5:I3->O            7   0.203   0.773  titan/ExStage/aluSrcbMUX/Mmux_out110 (titan/ExStage/ALUMuxOUT<0>)
     DSP48A1:B0->P47      18   4.394   1.049  titan/ExStage/alu/Mmult_n0036 (titan/ExStage/alu/Mmult_n0036_P47_to_Mmult_n00361)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  titan/ExStage/alu/Mmult_n00361 (titan/ExStage/alu/Mmult_n00361_PCOUT_to_Mmult_n00362_PCIN_47)
     DSP48A1:PCIN47->P7    1   2.264   0.580  titan/ExStage/alu/Mmult_n00362 (titan/ExStage/alu/n0036<24>)
     LUT6:I5->O            2   0.205   0.616  titan/ExStage/RaWriteEnMUX/Mmux_out1711 (titan/ExStage/writeData<24>)
     RAM32M:DIA0               0.303          titan/ExStage/regfile/Mram_RAM15
    ----------------------------------------
    Total                     21.196ns (11.688ns logic, 9.508ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dispVGA/vgaCtrl/clk25M'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              5.829ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dispVGA/vgaCtrl/vCount_11 (FF)
  Destination Clock: dispVGA/vgaCtrl/clk25M rising

  Data Path: reset to dispVGA/vgaCtrl/vCount_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           110   1.222   1.904  reset_IBUF (reset_IBUF)
     LUT2:I1->O          279   0.205   2.068  systemReset1 (systemReset)
     FDC:CLR                   0.430          dispVGA/vgaCtrl/bright
    ----------------------------------------
    Total                      5.829ns (1.857ns logic, 3.972ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dispVGA/vgaCtrl/clk25M'
  Total number of paths / destination ports: 1637336 / 9
-------------------------------------------------------------------------
Offset:              25.771ns (Levels of Logic = 20)
  Source:            dispVGA/vgaCtrl/vPixel_8 (FF)
  Destination:       rgb<4> (PAD)
  Source Clock:      dispVGA/vgaCtrl/clk25M rising

  Data Path: dispVGA/vgaCtrl/vPixel_8 to rgb<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  dispVGA/vgaCtrl/vPixel_8 (dispVGA/vgaCtrl/vPixel_8)
     DSP48A1:A5->P11      48   4.560   1.884  dispVGA/charDispRAM/Maddsub_n0016 (dispVGA/charDispRAM/vgaAddress<11>)
     LUT6:I0->O            1   0.203   0.827  inst_LPM_MUX41_122 (inst_LPM_MUX41_122)
     LUT6:I2->O            1   0.203   0.684  inst_LPM_MUX41_7 (inst_LPM_MUX41_7)
     LUT6:I4->O          246   0.203   2.169  dispVGA/charDispRAM/vgaAddress<12>21 (dispVGA/outputVGA<2>)
     LUT6:I4->O            8   0.203   1.167  SF42 (SF42)
     LUT6:I0->O            1   0.203   0.684  SF499 (SF499)
     LUT4:I2->O            1   0.203   0.827  SF4910 (SF4910)
     LUT6:I2->O            3   0.203   0.898  SF4914 (SF4914)
     LUT4:I0->O           17   0.203   1.392  SF9826 (SF98)
     LUT6:I0->O            3   0.203   0.651  dispVGA/charROM/Mram_charROM991639 (dispVGA/charROM/Mram_charROM991638)
     LUT6:I5->O            1   0.205   0.000  dispVGA/charROM/Mram_charROM991688_G (N7981)
     MUXF7:I1->O           1   0.140   0.580  dispVGA/charROM/Mram_charROM991688 (dispVGA/charROM/Mram_charROM991687)
     LUT6:I5->O            1   0.205   0.000  dispVGA/charROM/Mram_charROM9916100_F (N833)
     MUXF7:I0->O           1   0.131   0.580  dispVGA/charROM/Mram_charROM9916100 (dispVGA/charROM/Mram_charROM991699)
     LUT6:I5->O            1   0.205   0.000  dispVGA/charROM/Mram_charROM9916115_G (N8201)
     MUXF7:I1->O           1   0.140   0.684  dispVGA/charROM/Mram_charROM9916115 (dispVGA/charROM/Mram_charROM9916114)
     LUT6:I4->O            1   0.203   0.000  dispVGA/charROM/Mram_charROM9916116_F (N8011)
     MUXF7:I0->O           1   0.131   0.580  dispVGA/charROM/Mram_charROM9916116 (dispVGA/color<4>)
     LUT2:I1->O            1   0.205   0.579  dispVGA/Mmux_rgb51 (rgb_4_OBUF)
     OBUF:I->O                 2.571          rgb_4_OBUF (rgb<4>)
    ----------------------------------------
    Total                     25.771ns (10.970ns logic, 14.801ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4850 / 25
-------------------------------------------------------------------------
Offset:              18.796ns (Levels of Logic = 18)
  Source:            dispVGA/charDispRAM/Mram_charDispRAM262 (RAM)
  Destination:       rgb<4> (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: dispVGA/charDispRAM/Mram_charDispRAM262 to rgb<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM64X1D:WCLK->DPO    1   0.854   0.580  dispVGA/charDispRAM/Mram_charDispRAM262 (N823)
     LUT3:I2->O            1   0.205   0.808  inst_LPM_MUX41_8 (inst_LPM_MUX41_8)
     LUT6:I3->O          246   0.205   2.169  dispVGA/charDispRAM/vgaAddress<12>21 (dispVGA/outputVGA<2>)
     LUT6:I4->O            8   0.203   1.167  SF42 (SF42)
     LUT6:I0->O            1   0.203   0.684  SF499 (SF499)
     LUT4:I2->O            1   0.203   0.827  SF4910 (SF4910)
     LUT6:I2->O            3   0.203   0.898  SF4914 (SF4914)
     LUT4:I0->O           17   0.203   1.392  SF9826 (SF98)
     LUT6:I0->O            3   0.203   0.651  dispVGA/charROM/Mram_charROM991639 (dispVGA/charROM/Mram_charROM991638)
     LUT6:I5->O            1   0.205   0.000  dispVGA/charROM/Mram_charROM991688_G (N7981)
     MUXF7:I1->O           1   0.140   0.580  dispVGA/charROM/Mram_charROM991688 (dispVGA/charROM/Mram_charROM991687)
     LUT6:I5->O            1   0.205   0.000  dispVGA/charROM/Mram_charROM9916100_F (N833)
     MUXF7:I0->O           1   0.131   0.580  dispVGA/charROM/Mram_charROM9916100 (dispVGA/charROM/Mram_charROM991699)
     LUT6:I5->O            1   0.205   0.000  dispVGA/charROM/Mram_charROM9916115_G (N8201)
     MUXF7:I1->O           1   0.140   0.684  dispVGA/charROM/Mram_charROM9916115 (dispVGA/charROM/Mram_charROM9916114)
     LUT6:I4->O            1   0.203   0.000  dispVGA/charROM/Mram_charROM9916116_F (N8011)
     MUXF7:I0->O           1   0.131   0.580  dispVGA/charROM/Mram_charROM9916116 (dispVGA/color<4>)
     LUT2:I1->O            1   0.205   0.579  dispVGA/Mmux_rgb51 (rgb_4_OBUF)
     OBUF:I->O                 2.571          rgb_4_OBUF (rgb<4>)
    ----------------------------------------
    Total                     18.796ns (6.618ns logic, 12.178ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |   23.951|         |         |         |
dispVGA/vgaCtrl/clk25M|    6.675|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dispVGA/vgaCtrl/clk25M
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
dispVGA/vgaCtrl/clk25M|    6.618|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.53 secs
 
--> 

Total memory usage is 334260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :   30 (   0 filtered)

