Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 21 20:38:55 2019
| Host         : 40818 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file UART_SDRAM_control_sets_placed.rpt
| Design       : UART_SDRAM
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           13 |
| No           | No                    | Yes                    |              61 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |             109 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|       Clock Signal      |                                          Enable Signal                                          |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  uart_clk_9/inst/clk_9  | uart_accept/FSM_sequential_R_state[3]_i_1_n_0                                                   | uart_accept/FSM_sequential_state_reg[1]_0 |                3 |              4 |
|  uart_clk_9/inst/clk_25 | blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_2_out |                                           |                4 |              7 |
|  uart_clk_9/inst/clk_25 | ii/f_cnt[7]_i_1_n_0                                                                             | uart_accept/FSM_sequential_state_reg[1]_0 |                2 |              8 |
|  uart_clk_9/inst/clk_9  | uart_accept/O_data[7]_i_1_n_0                                                                   | uart_accept/FSM_sequential_state_reg[1]_0 |                3 |              8 |
|  uart_clk_9/inst/clk_9  | uart_accept/height[15]_i_1_n_0                                                                  | uart_accept/FSM_sequential_state_reg[1]_0 |                3 |              8 |
|  uart_clk_9/inst/clk_9  | uart_accept/height[7]_i_1_n_0                                                                   | uart_accept/FSM_sequential_state_reg[1]_0 |                4 |              8 |
|  uart_clk_9/inst/clk_9  | uart_accept/rg_data[7]_i_1_n_0                                                                  |                                           |                2 |              8 |
|  uart_clk_9/inst/clk_9  | uart_accept/width[15]_i_1_n_0                                                                   | uart_accept/FSM_sequential_state_reg[1]_0 |                4 |              8 |
|  uart_clk_9/inst/clk_9  | uart_accept/width[7]_i_1_n_0                                                                    | uart_accept/FSM_sequential_state_reg[1]_0 |                4 |              8 |
|  uart_clk_9/inst/clk_25 | ii/v_cnt0                                                                                       | uart_accept/FSM_sequential_state_reg[1]_0 |                6 |             10 |
|  uart_clk_9/inst/clk_25 |                                                                                                 |                                           |               13 |             15 |
|  uart_clk_9/inst/clk_9  | uart_accept/frame[7]_i_1_n_0                                                                    | uart_accept/FSM_sequential_state_reg[1]_0 |                5 |             16 |
|  uart_clk_9/inst/clk_25 |                                                                                                 | uart_accept/FSM_sequential_state_reg[1]_0 |               13 |             29 |
|  uart_clk_9/inst/clk_9  | uart_accept/rgb_data[11]_i_1_n_0                                                                | uart_accept/FSM_sequential_state_reg[1]_0 |                9 |             31 |
|  uart_clk_9/inst/clk_9  |                                                                                                 | uart_accept/FSM_sequential_state_reg[1]_0 |               19 |             32 |
+-------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     7 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


