#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xd16ad0 .scope module, "zap_test" "zap_test" 2 1;
 .timescale 0 0;
P_0xd24550 .param/l "AL" 0 3 16, C4<1110>;
P_0xd24590 .param/l "ALU_OPS" 0 2 4, +C4<00000000000000000000000000100000>;
P_0xd245d0 .param/l "ARCH_REGS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0xd24610 .param/l "CC" 0 3 5, C4<0011>;
P_0xd24650 .param/l "CS" 0 3 4, C4<0010>;
P_0xd24690 .param/l "EQ" 0 3 2, C4<0000>;
P_0xd246d0 .param/l "GE" 0 3 12, C4<1010>;
P_0xd24710 .param/l "GT" 0 3 14, C4<1100>;
P_0xd24750 .param/l "HI" 0 3 10, C4<1000>;
P_0xd24790 .param/l "LE" 0 3 15, C4<1101>;
P_0xd247d0 .param/l "LS" 0 3 11, C4<1001>;
P_0xd24810 .param/l "LT" 0 3 13, C4<1011>;
P_0xd24850 .param/l "MI" 0 3 6, C4<0100>;
P_0xd24890 .param/l "NE" 0 3 3, C4<0001>;
P_0xd248d0 .param/l "NV" 0 3 17, C4<1111>;
P_0xd24910 .param/l "PHY_REGS" 0 2 3, +C4<00000000000000000000000000101110>;
P_0xd24950 .param/l "PL" 0 3 7, C4<0101>;
P_0xd24990 .param/l "SHIFT_OPS" 0 2 5, +C4<00000000000000000000000000000101>;
P_0xd249d0 .param/l "VC" 0 3 9, C4<0111>;
P_0xd24a10 .param/l "VS" 0 3 8, C4<0110>;
v0xb2d830_0 .net/2u *"_s0", 31 0, L_0xd855b0;  1 drivers
v0xd714b0_0 .net/2u *"_s14", 31 0, L_0xd85ae0;  1 drivers
v0xd71550_0 .net/2u *"_s16", 0 0, L_0xd85b80;  1 drivers
v0xd715f0_0 .net/2u *"_s18", 0 0, L_0xd85c20;  1 drivers
v0xd716e0_0 .net/2u *"_s4", 0 0, L_0xd856e0;  1 drivers
v0xd71820_0 .net/2u *"_s6", 0 0, L_0xd85810;  1 drivers
v0xd71910_0 .var/2u "i_clk", 0 0;
v0xd719b0_0 .net/2u "i_data_abort", 0 0, L_0xd85c20;  alias, 1 drivers
v0xd71a50_0 .net/2u "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd71b80_0 .var/2u "i_fiq", 0 0;
v0xd71c20_0 .net/2u "i_instr_abort", 0 0, L_0xd85810;  alias, 1 drivers
v0xd71cc0_0 .net/2u "i_instruction", 31 0, L_0xd855b0;  alias, 1 drivers
v0xd71d60_0 .var/2u "i_irq", 0 0;
v0xd71e00_0 .net/2u "i_rd_data", 31 0, L_0xd85ae0;  alias, 1 drivers
v0xd71f30_0 .var/2u "i_reset", 0 0;
v0xd71fd0_0 .net/2u "i_valid", 0 0, L_0xd856e0;  alias, 1 drivers
v0xd72070_0 .net "o_address", 31 0, v0xd273d0_0;  1 drivers
v0xd72220_0 .net "o_cpsr", 31 0, v0xd601b0_0;  1 drivers
v0xd722c0_0 .net "o_fiq_ack", 0 0, v0xd602c0_0;  1 drivers
v0xd72360_0 .net "o_irq_ack", 0 0, v0xd5f620_0;  1 drivers
v0xd72400_0 .net "o_mem_reset", 0 0, L_0xd72c60;  1 drivers
v0xd724a0_0 .net "o_mem_translate", 0 0, v0xd278f0_0;  1 drivers
v0xd72590_0 .net "o_pc", 31 0, v0xd60570_0;  1 drivers
v0xd726c0_0 .net "o_read_en", 0 0, L_0xd85420;  1 drivers
v0xd72760_0 .net "o_signed_byte_en", 0 0, v0xd27530_0;  1 drivers
v0xd72850_0 .net "o_signed_halfword_en", 0 0, v0xd275f0_0;  1 drivers
v0xd72940_0 .net "o_unsigned_byte_en", 0 0, v0xd27990_0;  1 drivers
v0xd72a30_0 .net "o_unsigned_halfword_en", 0 0, v0xd27a30_0;  1 drivers
v0xd72b20_0 .net "o_wr_data", 31 0, v0xd27790_0;  1 drivers
v0xd72bc0_0 .net "o_write_en", 0 0, v0xd27850_0;  1 drivers
E_0xb3a370 .event negedge, v0xd00470_0;
L_0xd855b0 .cast/2 32, v0xb774e0_0;
L_0xd856e0 .cast/2 1, v0xb0da40_0;
L_0xd85810 .cast/2 1, v0xb74890_0;
L_0xd85ae0 .cast/2 32, v0xd09040_0;
L_0xd85b80 .cast/2 1, v0xd12f50_0;
L_0xd85c20 .cast/2 1, v0xd17b60_0;
S_0xce8110 .scope module, "u_d_cache" "cache" 2 113, 4 1 0, S_0xd16ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /INPUT 1 "i_rd_en"
    .port_info 9 /INPUT 1 "i_wr_en"
    .port_info 10 /INPUT 1 "i_recover"
v0xd1d870_0 .net "i_address", 31 0, v0xd273d0_0;  alias, 1 drivers
v0xd00470_0 .net "i_clk", 0 0, v0xd71910_0;  1 drivers
v0xcae300_0 .net "i_data", 31 0, v0xd27790_0;  alias, 1 drivers
v0xcaabd0_0 .net "i_rd_en", 0 0, L_0xd85420;  alias, 1 drivers
v0xcd2130_0 .net "i_recover", 0 0, L_0xd72c60;  alias, 1 drivers
v0xc95b40_0 .net "i_reset", 0 0, v0xd71f30_0;  1 drivers
v0xcded40_0 .net "i_wr_en", 0 0, v0xd27850_0;  alias, 1 drivers
v0xd07ee0 .array/2u "mem", 0 65535, 7 0;
v0xd17b60_0 .var "o_abort", 0 0;
v0xd09040_0 .var "o_data", 31 0;
v0xcef270_0 .var "o_hit", 0 0;
v0xd12f50_0 .var "o_miss", 0 0;
E_0xb28cc0 .event posedge, v0xd00470_0;
S_0xc86180 .scope module, "u_i_cache" "cache" 2 97, 4 1 0, S_0xd16ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /INPUT 1 "i_rd_en"
    .port_info 9 /INPUT 1 "i_wr_en"
    .port_info 10 /INPUT 1 "i_recover"
v0xbe7b80_0 .net "i_address", 31 0, v0xd60570_0;  alias, 1 drivers
v0xa7fe50_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
L_0x7f91db0bc3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xa804d0_0 .net "i_data", 31 0, L_0x7f91db0bc3c0;  1 drivers
L_0x7f91db0bc408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xa80080_0 .net "i_rd_en", 0 0, L_0x7f91db0bc408;  1 drivers
L_0x7f91db0bc498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xbc0ee0_0 .net "i_recover", 0 0, L_0x7f91db0bc498;  1 drivers
v0xbb0600_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
L_0x7f91db0bc450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb9ed40_0 .net "i_wr_en", 0 0, L_0x7f91db0bc450;  1 drivers
v0xb618c0 .array/2u "mem", 0 65535, 7 0;
v0xb74890_0 .var "o_abort", 0 0;
v0xb774e0_0 .var "o_data", 31 0;
v0xb0da40_0 .var "o_hit", 0 0;
v0xadf660_0 .var "o_miss", 0 0;
S_0xca6970 .scope module, "u_zap_top" "zap_top" 2 68, 5 29 0, S_0xd16ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /OUTPUT 1 "o_read_en"
    .port_info 6 /OUTPUT 1 "o_write_en"
    .port_info 7 /OUTPUT 32 "o_address"
    .port_info 8 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 9 /OUTPUT 1 "o_signed_byte_en"
    .port_info 10 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 11 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 12 /OUTPUT 1 "o_mem_translate"
    .port_info 13 /INPUT 1 "i_data_stall"
    .port_info 14 /INPUT 1 "i_data_abort"
    .port_info 15 /INPUT 32 "i_rd_data"
    .port_info 16 /OUTPUT 32 "o_wr_data"
    .port_info 17 /INPUT 1 "i_fiq"
    .port_info 18 /INPUT 1 "i_irq"
    .port_info 19 /OUTPUT 1 "o_fiq_ack"
    .port_info 20 /OUTPUT 1 "o_irq_ack"
    .port_info 21 /OUTPUT 32 "o_pc"
    .port_info 22 /OUTPUT 32 "o_cpsr"
    .port_info 23 /OUTPUT 1 "o_mem_reset"
P_0xb71f10 .param/l "ALU_OPS" 0 5 36, +C4<00000000000000000000000000100000>;
P_0xb71f50 .param/l "ARCH_REGS" 0 5 32, +C4<00000000000000000000000000100000>;
P_0xb71f90 .param/l "DATA_ABORT_VECTOR" 0 5 47, +C4<00000000000000000000000000000000>;
P_0xb71fd0 .param/l "FIQ_VECTOR" 0 5 48, +C4<00000000000000000000000000000100>;
P_0xb72010 .param/l "INSTRUCTION_ABORT_VECTOR" 0 5 50, +C4<00000000000000000000000000001100>;
P_0xb72050 .param/l "IRQ_VECTOR" 0 5 49, +C4<00000000000000000000000000001000>;
P_0xb72090 .param/l "PHY_REGS" 0 5 44, +C4<00000000000000000000000000101110>;
P_0xb720d0 .param/l "SHIFT_OPS" 0 5 40, +C4<00000000000000000000000000000101>;
P_0xb72110 .param/l "SWI_VECTOR" 0 5 51, +C4<00000000000000000000000000010000>;
P_0xb72150 .param/l "UND_VECTOR" 0 5 52, +C4<00000000000000000000000000010100>;
L_0xd72c60 .functor BUFZ 1, v0xd60110_0, C4<0>, C4<0>, C4<0>;
L_0xd85420 .functor BUFZ 1, v0xd27490_0, C4<0>, C4<0>, C4<0>;
v0xd63f80_0 .net "alu_abt_ff", 0 0, v0xd26b80_0;  1 drivers
v0xd64090_0 .net "alu_alu_result_ff", 31 0, v0xd26c20_0;  1 drivers
v0xd697c0_0 .net "alu_alu_result_nxt", 31 0, v0xbed660_0;  1 drivers
v0xd69860_0 .net "alu_dav_ff", 0 0, v0xd26f70_0;  1 drivers
v0xd69900_0 .net "alu_dav_nxt", 0 0, v0xd27010_0;  1 drivers
v0xd69a40_0 .net "alu_destination_index_ff", 5 0, v0xd270b0_0;  1 drivers
v0xd69b00_0 .net "alu_fiq_ff", 0 0, v0xd27170_0;  1 drivers
v0xd69bf0_0 .net "alu_flags_ff", 3 0, v0xd27230_0;  1 drivers
v0xd69d00_0 .net "alu_irq_ff", 0 0, v0xd27310_0;  1 drivers
v0xd69e30_0 .net "alu_mem_load_ff", 0 0, v0xd27490_0;  1 drivers
v0xd69ed0_0 .net "alu_mem_srcdest_index_ff", 5 0, v0xd276b0_0;  1 drivers
v0xd69f90_0 .net "alu_pc_plus_8_ff", 31 0, v0xd27bd0_0;  1 drivers
v0xd6a0a0_0 .net "alu_swi_ff", 0 0, v0xd27cb0_0;  1 drivers
v0xd6a190_0 .net "clear_from_alu", 0 0, v0xd26ed0_0;  1 drivers
v0xd6a340_0 .net "clear_from_writeback", 0 0, v0xd60110_0;  1 drivers
v0xd6a3e0_0 .net "decode_abt_ff", 0 0, v0xd43fb0_0;  1 drivers
v0xd6a480_0 .net "decode_alu_operation_ff", 4 0, v0xd440f0_0;  1 drivers
v0xd6a630_0 .net "decode_alu_source_ff", 32 0, v0xd44230_0;  1 drivers
v0xd6a720_0 .net "decode_condition_code", 3 0, v0xd443d0_0;  1 drivers
v0xd6a810_0 .net "decode_destination_index", 5 0, v0xd445a0_0;  1 drivers
v0xd6a900_0 .net "decode_fiq_ff", 0 0, v0xd44740_0;  1 drivers
v0xd6a9f0_0 .net "decode_flag_update_ff", 0 0, v0xd448d0_0;  1 drivers
v0xd6aae0_0 .net "decode_irq_ff", 0 0, v0xd44a40_0;  1 drivers
v0xd6abd0_0 .net "decode_mem_load_ff", 0 0, v0xd43250_0;  1 drivers
v0xd6acc0_0 .net "decode_mem_pre_index_ff", 0 0, v0xd44f20_0;  1 drivers
v0xd6adb0_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0xd45090_0;  1 drivers
v0xd6aea0_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0xd45200_0;  1 drivers
v0xd6af90_0 .net "decode_mem_srcdest_index_ff", 5 0, v0xd45370_0;  1 drivers
v0xd6b0a0_0 .net "decode_mem_store_ff", 0 0, v0xd45510_0;  1 drivers
v0xd6b190_0 .net "decode_mem_translate_ff", 0 0, v0xd456a0_0;  1 drivers
v0xd6b280_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0xd45810_0;  1 drivers
v0xd6b370_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0xd45980_0;  1 drivers
v0xd6b460_0 .net "decode_pc_plus_8_ff", 31 0, v0xd45af0_0;  1 drivers
v0xd6a590_0 .net "decode_shift_length_ff", 32 0, v0xd45bb0_0;  1 drivers
v0xd6b780_0 .net "decode_shift_operation_ff", 2 0, v0xd45d70_0;  1 drivers
v0xd6b890_0 .net "decode_shift_source_ff", 32 0, v0xd45f40_0;  1 drivers
v0xd6b9a0_0 .net "decode_swi_ff", 0 0, v0xd461c0_0;  1 drivers
v0xd6ba90_0 .net "fetch_instr_abort", 0 0, v0xd477c0_0;  1 drivers
v0xd6bb80_0 .net "fetch_instruction", 31 0, v0xd47890_0;  1 drivers
v0xd6bc40_0 .net "fetch_pc_plus_8_ff", 31 0, v0xd47930_0;  1 drivers
v0xd6bd50_0 .net "fetch_valid", 0 0, v0xd479f0_0;  1 drivers
v0xd6bdf0_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd6be90_0 .net "i_data_abort", 0 0, L_0xd85c20;  alias, 1 drivers
v0xd6bf30_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd6bfd0_0 .net "i_fiq", 0 0, v0xd71b80_0;  1 drivers
v0xd6c0c0_0 .net "i_instr_abort", 0 0, L_0xd85810;  alias, 1 drivers
v0xd6c160_0 .net "i_instruction", 31 0, L_0xd855b0;  alias, 1 drivers
v0xd6c200_0 .net "i_irq", 0 0, v0xd71d60_0;  1 drivers
v0xd6c2f0_0 .net "i_rd_data", 31 0, L_0xd85ae0;  alias, 1 drivers
v0xd6c3e0_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd6c480_0 .net "i_valid", 0 0, L_0xd856e0;  alias, 1 drivers
v0xd6c520_0 .net "issue_abt_ff", 0 0, v0xd52250_0;  1 drivers
v0xd6c610_0 .net "issue_alu_operation_ff", 4 0, v0xd522f0_0;  1 drivers
v0xd6c700_0 .net "issue_alu_source_ff", 32 0, v0xd523d0_0;  1 drivers
v0xd6c7f0_0 .net "issue_alu_source_value_ff", 31 0, v0xd524b0_0;  1 drivers
v0xd6c900_0 .net "issue_condition_code_ff", 3 0, v0xd52670_0;  1 drivers
v0xd6ca10_0 .net "issue_destination_index_ff", 5 0, v0xd52750_0;  1 drivers
v0xd6cb20_0 .net "issue_fiq_ff", 0 0, v0xd52830_0;  1 drivers
v0xd6cc10_0 .net "issue_flag_update_ff", 0 0, v0xd528f0_0;  1 drivers
v0xd6cd00_0 .net "issue_irq_ff", 0 0, v0xd529b0_0;  1 drivers
v0xd6cdf0_0 .net "issue_mem_load_ff", 0 0, v0xd52a70_0;  1 drivers
v0xd6cee0_0 .net "issue_mem_pre_index_ff", 0 0, v0xd52b30_0;  1 drivers
v0xd6cfd0_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0xd52bf0_0;  1 drivers
v0xd6d0c0_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0xd52cb0_0;  1 drivers
v0xd6d1b0_0 .net "issue_mem_srcdest_index_ff", 5 0, v0xd52d70_0;  1 drivers
v0xd50270_0 .net "issue_mem_srcdest_value_ff", 31 0, v0xd52e50_0;  1 drivers
v0xd6b500_0 .net "issue_mem_store_ff", 0 0, v0xd51630_0;  1 drivers
v0xd6b5f0_0 .net "issue_mem_translate_ff", 0 0, v0xd53300_0;  1 drivers
v0xd6d660_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0xd533a0_0;  1 drivers
v0xd6d700_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0xd53440_0;  1 drivers
v0xd6d7a0_0 .net "issue_pc_plus_8_ff", 31 0, v0xd534e0_0;  1 drivers
v0xd6d890_0 .net "issue_shift_length_ff", 32 0, v0xd53940_0;  1 drivers
v0xd6d980_0 .net "issue_shift_length_value_ff", 31 0, v0xd53a20_0;  1 drivers
v0xd6da70_0 .net "issue_shift_operation_ff", 2 0, v0xd53be0_0;  1 drivers
v0xd6db10_0 .net "issue_shift_source_ff", 32 0, v0xd53cc0_0;  1 drivers
v0xd6dc00_0 .net "issue_shift_source_value_ff", 31 0, v0xd53da0_0;  1 drivers
v0xd6dca0_0 .net "issue_shifter_disable_ff", 0 0, v0xd53f60_0;  1 drivers
v0xd6dd90_0 .net "issue_swi_ff", 0 0, v0xd54210_0;  1 drivers
v0xd6de80_0 .net "memory_alu_result_ff", 31 0, v0xd59180_0;  1 drivers
v0xd6df20_0 .net "memory_dav_ff", 0 0, v0xd59220_0;  1 drivers
v0xd6dfc0_0 .net "memory_destination_index_ff", 5 0, v0xd593d0_0;  1 drivers
v0xd6e060_0 .net "memory_fiq_ff", 0 0, v0xd59470_0;  1 drivers
v0xd6e150_0 .net "memory_flags_ff", 3 0, v0xd59510_0;  1 drivers
v0xd6e240_0 .net "memory_instr_abort_ff", 0 0, v0xd595b0_0;  1 drivers
v0xd6e330_0 .net "memory_irq_ff", 0 0, v0xd59650_0;  1 drivers
v0xd6e420_0 .net "memory_mem_load_ff", 0 0, v0xd596f0_0;  1 drivers
v0xd6e510_0 .net "memory_mem_srcdest_index_ff", 5 0, v0xd59790_0;  1 drivers
v0xd6e5b0_0 .net "memory_pc_plus_8_ff", 31 0, v0xd59830_0;  1 drivers
v0xd6e6a0_0 .net "memory_swi_ff", 0 0, v0xd598d0_0;  1 drivers
v0xd6e790_0 .net "o_address", 31 0, v0xd273d0_0;  alias, 1 drivers
v0xd6e880_0 .net "o_cpsr", 31 0, v0xd601b0_0;  alias, 1 drivers
v0xd6e920_0 .net "o_fiq_ack", 0 0, v0xd602c0_0;  alias, 1 drivers
v0xd6e9c0_0 .net "o_irq_ack", 0 0, v0xd5f620_0;  alias, 1 drivers
v0xd6ea60_0 .net "o_mem_reset", 0 0, L_0xd72c60;  alias, 1 drivers
v0xd6eb00_0 .net "o_mem_translate", 0 0, v0xd278f0_0;  alias, 1 drivers
v0xd6eba0_0 .net "o_pc", 31 0, v0xd60570_0;  alias, 1 drivers
v0xd6ec40_0 .net "o_read_en", 0 0, L_0xd85420;  alias, 1 drivers
v0xd6ece0_0 .net "o_signed_byte_en", 0 0, v0xd27530_0;  alias, 1 drivers
v0xd6ed80_0 .net "o_signed_halfword_en", 0 0, v0xd275f0_0;  alias, 1 drivers
v0xd6ee20_0 .net "o_unsigned_byte_en", 0 0, v0xd27990_0;  alias, 1 drivers
v0xd6eec0_0 .net "o_unsigned_halfword_en", 0 0, v0xd27a30_0;  alias, 1 drivers
v0xd6ef60_0 .net "o_wr_data", 31 0, v0xd27790_0;  alias, 1 drivers
v0xd6f050_0 .net "o_write_en", 0 0, v0xd27850_0;  alias, 1 drivers
v0xd6f140_0 .net "pc_from_alu", 31 0, v0xd27af0_0;  1 drivers
v0xd6f230_0 .net "rd_data_0", 31 0, v0xd60660_0;  1 drivers
v0xd6f320_0 .net "rd_data_1", 31 0, v0xd60720_0;  1 drivers
v0xd6f410_0 .net "rd_data_2", 31 0, v0xd607c0_0;  1 drivers
v0xd6f500_0 .net "rd_data_3", 31 0, v0xd60860_0;  1 drivers
v0xd6f5f0_0 .net "rd_index_0", 5 0, v0xd535c0_0;  1 drivers
v0xd6f6e0_0 .net "rd_index_1", 5 0, v0xd536a0_0;  1 drivers
v0xd6f7d0_0 .net "rd_index_2", 5 0, v0xd53780_0;  1 drivers
v0xd6f8c0_0 .net "rd_index_3", 5 0, v0xd53860_0;  1 drivers
v0xd6f9b0_0 .net "shifter_abt_ff", 0 0, v0xd67a60_0;  1 drivers
v0xd6faa0_0 .net "shifter_alu_operation_ff", 4 0, v0xd67b00_0;  1 drivers
v0xd6fb90_0 .net "shifter_alu_source_value_ff", 31 0, v0xd67ba0_0;  1 drivers
v0xd6fc80_0 .net "shifter_condition_code_ff", 3 0, v0xd67c70_0;  1 drivers
v0xd6fd70_0 .net "shifter_destination_index_ff", 5 0, v0xd67d40_0;  1 drivers
v0xd6fe10_0 .net "shifter_fiq_ff", 0 0, v0xd67e30_0;  1 drivers
v0xd6ff00_0 .net "shifter_flag_update_ff", 0 0, v0xd67ed0_0;  1 drivers
v0xd6fff0_0 .net "shifter_irq_ff", 0 0, v0xd67fa0_0;  1 drivers
v0xd700e0_0 .net "shifter_mem_load_ff", 0 0, v0xd68070_0;  1 drivers
v0xd70180_0 .net "shifter_mem_pre_index_ff", 0 0, v0xd68160_0;  1 drivers
v0xd70270_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0xd68200_0;  1 drivers
v0xd70360_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0xd682d0_0;  1 drivers
v0xd70450_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0xd683a0_0;  1 drivers
v0xd704f0_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0xd68490_0;  1 drivers
v0xd705e0_0 .net "shifter_mem_store_ff", 0 0, v0xd68530_0;  1 drivers
v0xd706d0_0 .net "shifter_mem_translate_ff", 0 0, v0xd68600_0;  1 drivers
v0xd707c0_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0xd686d0_0;  1 drivers
v0xd6d250_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0xd687a0_0;  1 drivers
v0xd6d340_0 .net "shifter_pc_plus_8_ff", 31 0, v0xd68870_0;  1 drivers
v0xd6d450_0 .net "shifter_rrx_ff", 0 0, v0xd68940_0;  1 drivers
v0xd6d540_0 .net "shifter_shift_carry_ff", 0 0, v0xd68a10_0;  1 drivers
v0xd71070_0 .net "shifter_shift_operation_ff", 2 0, v0xd68ae0_0;  1 drivers
v0xd71110_0 .net "shifter_shifted_source_value_ff", 31 0, v0xd68b80_0;  1 drivers
v0xd711b0_0 .net "shifter_swi_ff", 0 0, v0xd68c50_0;  1 drivers
v0xd71250_0 .net "stall_from_decode", 0 0, v0xd46100_0;  1 drivers
v0xd712f0_0 .net "stall_from_issue", 0 0, v0xd540e0_0;  1 drivers
S_0xca6000 .scope module, "u_zap_alu_main" "zap_alu_main" 5 507, 6 24 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 6 /INPUT 32 "i_alu_source_value_ff"
    .port_info 7 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 8 /INPUT 1 "i_shift_carry_ff"
    .port_info 9 /INPUT 1 "i_rrx_ff"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 1 "i_abt_ff"
    .port_info 12 /INPUT 1 "i_irq_ff"
    .port_info 13 /INPUT 1 "i_fiq_ff"
    .port_info 14 /INPUT 1 "i_swi_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 4 "i_condition_code_ff"
    .port_info 25 /INPUT 6 "i_destination_index_ff"
    .port_info 26 /INPUT 5 "i_alu_operation_ff"
    .port_info 27 /INPUT 1 "i_flag_update_ff"
    .port_info 28 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 29 /OUTPUT 32 "o_alu_result_ff"
    .port_info 30 /OUTPUT 1 "o_abt_ff"
    .port_info 31 /OUTPUT 1 "o_irq_ff"
    .port_info 32 /OUTPUT 1 "o_fiq_ff"
    .port_info 33 /OUTPUT 1 "o_swi_ff"
    .port_info 34 /OUTPUT 1 "o_dav_ff"
    .port_info 35 /OUTPUT 1 "o_dav_nxt"
    .port_info 36 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 37 /OUTPUT 32 "o_mem_address_ff"
    .port_info 38 /OUTPUT 1 "o_clear_from_alu"
    .port_info 39 /OUTPUT 32 "o_pc_from_alu"
    .port_info 40 /OUTPUT 6 "o_destination_index_ff"
    .port_info 41 /OUTPUT 4 "o_flags_ff"
    .port_info 42 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 43 /OUTPUT 1 "o_mem_load_ff"
    .port_info 44 /OUTPUT 1 "o_mem_store_ff"
    .port_info 45 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 46 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 47 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 49 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 50 /OUTPUT 1 "o_mem_translate_ff"
P_0xd24a60 .param/l "ADC" 0 7 7, C4<0101>;
P_0xd24aa0 .param/l "ADD" 0 7 6, C4<0100>;
P_0xd24ae0 .param/l "AL" 0 3 16, C4<1110>;
P_0xd24b20 .param/l "ALU_OPS" 0 6 27, +C4<00000000000000000000000000100000>;
P_0xd24b60 .param/l "AND" 0 7 2, C4<0000>;
P_0xd24ba0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd24be0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd24c20 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd24c60 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd24ca0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd24ce0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd24d20 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd24d60 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd24da0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd24de0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd24e20 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd24e60 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd24ea0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd24ee0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd24f20 .param/l "BIC" 0 7 16, C4<1110>;
P_0xd24f60 .param/l "C" 1 6 103, +C4<00000000000000000000000000000001>;
P_0xd24fa0 .param/l "CC" 0 3 5, C4<0011>;
P_0xd24fe0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xd25020 .param/l "CMN" 0 7 13, C4<1011>;
P_0xd25060 .param/l "CMP" 0 7 12, C4<1010>;
P_0xd250a0 .param/l "CS" 0 3 4, C4<0010>;
P_0xd250e0 .param/l "EOR" 0 7 3, C4<0001>;
P_0xd25120 .param/l "EQ" 0 3 2, C4<0000>;
P_0xd25160 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xd251a0 .param/l "GE" 0 3 12, C4<1010>;
P_0xd251e0 .param/l "GT" 0 3 14, C4<1100>;
P_0xd25220 .param/l "HI" 0 3 10, C4<1000>;
P_0xd25260 .param/l "LE" 0 3 15, C4<1101>;
P_0xd252a0 .param/l "LS" 0 3 11, C4<1001>;
P_0xd252e0 .param/l "LT" 0 3 13, C4<1011>;
P_0xd25320 .param/l "MI" 0 3 6, C4<0100>;
P_0xd25360 .param/l "MLA" 0 7 19, C4<10001>;
P_0xd253a0 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xd253e0 .param/l "MOV" 0 7 15, C4<1101>;
P_0xd25420 .param/l "MUL" 0 7 18, C4<10000>;
P_0xd25460 .param/l "MVN" 0 7 17, C4<1111>;
P_0xd254a0 .param/l "N" 1 6 101, +C4<00000000000000000000000000000011>;
P_0xd254e0 .param/l "NE" 0 3 3, C4<0001>;
P_0xd25520 .param/l "NV" 0 3 17, C4<1111>;
P_0xd25560 .param/l "ORR" 0 7 14, C4<1100>;
P_0xd255a0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd255e0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd25620 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd25660 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd256a0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd256e0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd25720 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd25760 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd257a0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd257e0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd25820 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd25860 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd258a0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd258e0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd25920 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd25960 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd259a0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd259e0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd25a20 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd25a60 .param/l "PHY_REGS" 0 6 25, +C4<00000000000000000000000000101110>;
P_0xd25aa0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd25ae0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd25b20 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd25b60 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd25ba0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd25be0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd25c20 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd25c60 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd25ca0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd25ce0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd25d20 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd25d60 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd25da0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd25de0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd25e20 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd25e60 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd25ea0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd25ee0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd25f20 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd25f60 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd25fa0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd25fe0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd26020 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd26060 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd260a0 .param/l "PL" 0 3 7, C4<0101>;
P_0xd260e0 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd26120 .param/l "RSB" 0 7 5, C4<0011>;
P_0xd26160 .param/l "RSC" 0 7 9, C4<0111>;
P_0xd261a0 .param/l "SBC" 0 7 8, C4<0110>;
P_0xd261e0 .param/l "SHIFT_OPS" 0 6 26, +C4<00000000000000000000000000000101>;
P_0xd26220 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xd26260 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xd262a0 .param/l "SUB" 0 7 4, C4<0010>;
P_0xd262e0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xd26320 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd26360 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xd263a0 .param/l "TST" 0 7 10, C4<1000>;
P_0xd263e0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xd26420 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xd26460 .param/l "V" 1 6 104, +C4<00000000000000000000000000000000>;
P_0xd264a0 .param/l "VC" 0 3 9, C4<0111>;
P_0xd264e0 .param/l "VS" 0 3 8, C4<0110>;
P_0xd26520 .param/l "Z" 1 6 102, +C4<00000000000000000000000000000010>;
v0xb61560_0 .var "flags_ff", 3 0;
v0xb61660_0 .var "flags_nxt", 3 0;
v0xb98350_0 .net "i_abt_ff", 0 0, v0xd67a60_0;  alias, 1 drivers
v0xb983f0_0 .net "i_alu_operation_ff", 4 0, v0xd67b00_0;  alias, 1 drivers
v0xb984d0_0 .net "i_alu_source_value_ff", 31 0, v0xd67ba0_0;  alias, 1 drivers
v0xb985b0_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xb98670_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xba6770_0 .net "i_condition_code_ff", 3 0, v0xd67c70_0;  alias, 1 drivers
v0xba6850_0 .net "i_cpsr_ff", 31 0, v0xd601b0_0;  alias, 1 drivers
v0xba69c0_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xba6a80_0 .net "i_destination_index_ff", 5 0, v0xd67d40_0;  alias, 1 drivers
v0xbc09a0_0 .net "i_fiq_ff", 0 0, v0xd67e30_0;  alias, 1 drivers
v0xbc0a40_0 .net "i_flag_update_ff", 0 0, v0xd67ed0_0;  alias, 1 drivers
v0xbc0b00_0 .net "i_irq_ff", 0 0, v0xd67fa0_0;  alias, 1 drivers
v0xbc0bc0_0 .net "i_mem_load_ff", 0 0, v0xd68070_0;  alias, 1 drivers
v0xbc0c80_0 .net "i_mem_pre_index_ff", 0 0, v0xd68160_0;  alias, 1 drivers
v0xbed5c0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0xd68200_0;  alias, 1 drivers
v0xbed770_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0xd682d0_0;  alias, 1 drivers
v0xbed830_0 .net "i_mem_srcdest_index_ff", 5 0, v0xd683a0_0;  alias, 1 drivers
v0xbe0dd0_0 .net "i_mem_srcdest_value_ff", 31 0, v0xd68490_0;  alias, 1 drivers
v0xbe0eb0_0 .net "i_mem_store_ff", 0 0, v0xd68530_0;  alias, 1 drivers
v0xbe0f70_0 .net "i_mem_translate_ff", 0 0, v0xd68600_0;  alias, 1 drivers
v0xbe1030_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0xd686d0_0;  alias, 1 drivers
v0xbe10f0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0xd687a0_0;  alias, 1 drivers
v0xa7f870_0 .net "i_pc_plus_8_ff", 31 0, v0xd68870_0;  alias, 1 drivers
v0xa7f950_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xa7f9f0_0 .net "i_rrx_ff", 0 0, v0xd68940_0;  alias, 1 drivers
v0xa7fab0_0 .net "i_shift_carry_ff", 0 0, v0xd68a10_0;  alias, 1 drivers
v0xa7fb70_0 .net "i_shifted_source_value_ff", 31 0, v0xd68b80_0;  alias, 1 drivers
v0xd26a40_0 .net "i_swi_ff", 0 0, v0xd68c50_0;  alias, 1 drivers
v0xd26ae0_0 .var "mem_address_nxt", 31 0;
v0xd26b80_0 .var "o_abt_ff", 0 0;
v0xd26c20_0 .var "o_alu_result_ff", 31 0;
v0xbed660_0 .var "o_alu_result_nxt", 31 0;
v0xd26ed0_0 .var "o_clear_from_alu", 0 0;
v0xd26f70_0 .var "o_dav_ff", 0 0;
v0xd27010_0 .var "o_dav_nxt", 0 0;
v0xd270b0_0 .var "o_destination_index_ff", 5 0;
v0xd27170_0 .var "o_fiq_ff", 0 0;
v0xd27230_0 .var "o_flags_ff", 3 0;
v0xd27310_0 .var "o_irq_ff", 0 0;
v0xd273d0_0 .var "o_mem_address_ff", 31 0;
v0xd27490_0 .var "o_mem_load_ff", 0 0;
v0xd27530_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xd275f0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xd276b0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xd27790_0 .var "o_mem_srcdest_value_ff", 31 0;
v0xd27850_0 .var "o_mem_store_ff", 0 0;
v0xd278f0_0 .var "o_mem_translate_ff", 0 0;
v0xd27990_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xd27a30_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xd27af0_0 .var "o_pc_from_alu", 31 0;
v0xd27bd0_0 .var "o_pc_plus_8_ff", 31 0;
v0xd27cb0_0 .var "o_swi_ff", 0 0;
v0xd27d70_0 .var "rm", 31 0;
v0xd27e50_0 .var "rn", 31 0;
E_0xca5840/0 .event edge, v0xb983f0_0, v0xba6770_0, v0xb61560_0, v0xaaf160_0;
E_0xca5840/1 .event edge, v0xd27e50_0, v0xd27d70_0, v0xa7f9f0_0, v0xbc0a40_0;
E_0xca5840/2 .event edge, v0xba6850_0, v0xca5310_0, v0xcb6030_0, v0xbc0c80_0;
E_0xca5840/3 .event edge, v0xaaf240_0;
E_0xca5840 .event/or E_0xca5840/0, E_0xca5840/1, E_0xca5840/2, E_0xca5840/3;
E_0xca5970 .event edge, v0xba6770_0, v0xb61560_0;
E_0xd15e10 .event edge, v0xba6a80_0, v0xbed660_0;
E_0xcb5f50 .event edge, v0xa7fb70_0, v0xb984d0_0, v0xb61560_0;
S_0xcb13b0 .scope begin, "blk1" "blk1" 6 218, 6 218 0, S_0xca6000;
 .timescale 0 0;
v0xaaf160_0 .var "opcode", 4 0;
v0xaaf240_0 .var "rd", 31 0;
S_0xca64d0 .scope begin, "blk2" "blk2" 6 236, 6 236 0, S_0xcb13b0;
 .timescale 0 0;
v0xcb6030_0 .var "exp_mask", 31 0;
v0xca5310_0 .var/i "i", 31 0;
S_0xca48a0 .scope begin, "blk3" "blk3" 6 256, 6 256 0, S_0xcb13b0;
 .timescale 0 0;
S_0xc46ae0 .scope function, "is_cc_satisfied" "is_cc_satisfied" 6 357, 6 357 0, S_0xca6000;
 .timescale 0 0;
v0xbaeee0_0 .var "c", 0 0;
v0xbaef80_0 .var "cc", 3 0;
v0xbcbc60_0 .var "fl", 3 0;
v0xbcbd20_0 .var "is_cc_satisfied", 0 0;
v0xbcbde0_0 .var "n", 0 0;
v0xbe5c90_0 .var "ok", 0 0;
v0xbe5d50_0 .var "v", 0 0;
v0xbe5e10_0 .var "z", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0xbcbc60_0;
    %split/vec4 1;
    %store/vec4 v0xbe5d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xbaeee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xbe5e10_0, 0, 1;
    %store/vec4 v0xbcbde0_0, 0, 1;
    %load/vec4 v0xbaef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v0xbe5e10_0;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v0xbe5e10_0;
    %nor/r;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v0xbaeee0_0;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v0xbaeee0_0;
    %nor/r;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v0xbcbde0_0;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v0xbcbde0_0;
    %nor/r;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v0xbe5d50_0;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v0xbe5d50_0;
    %nor/r;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0xbaeee0_0;
    %load/vec4 v0xbe5e10_0;
    %nor/r;
    %and;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0xbaeee0_0;
    %nor/r;
    %load/vec4 v0xbe5e10_0;
    %or;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0xbcbde0_0;
    %load/vec4 v0xbe5d50_0;
    %xor;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0xbcbde0_0;
    %load/vec4 v0xbe5d50_0;
    %xor;
    %nor/r;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0xbcbde0_0;
    %load/vec4 v0xbe5d50_0;
    %xor;
    %load/vec4 v0xbe5e10_0;
    %nor/r;
    %and;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0xbcbde0_0;
    %load/vec4 v0xbe5d50_0;
    %xor;
    %nor/r;
    %load/vec4 v0xbe5e10_0;
    %or;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe5c90_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0xbe5c90_0;
    %store/vec4 v0xbcbd20_0, 0, 1;
    %end;
S_0xbe5ed0 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 6 313, 6 313 0, S_0xca6000;
 .timescale 0 0;
v0xb29260_0 .var "flags", 3 0;
v0xb29360_0 .var "i_flag_upd", 0 0;
v0xb29420_0 .var "op", 4 0;
v0xad8610_0 .var "process_arithmetic_instructions", 35 0;
v0xad86f0_0 .var "rm", 31 0;
v0xad87d0_0 .var "rn", 31 0;
v0xad88b0_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_1, S_0xaa5a10;
    %jmp t_0;
    .scope S_0xaa5a10;
t_1 ;
    %load/vec4 v0xad88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0xb29260_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xad86f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xad86f0_0, 0, 32;
T_1.17 ;
    %load/vec4 v0xb29420_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0xb29260_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0xb29260_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0xb29260_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0xad86f0_0;
    %pad/u 33;
    %load/vec4 v0xad87d0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xb291a0_0, 0, 32;
    %store/vec4 v0xaa5be0_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %load/vec4 v0xb29260_0;
    %store/vec4 v0xaa5cc0_0, 0, 4;
    %load/vec4 v0xb29360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0xb291a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa5cc0_0, 4, 1;
T_1.30 ;
    %load/vec4 v0xb291a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa5cc0_0, 4, 1;
T_1.32 ;
    %load/vec4 v0xaa5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa5cc0_0, 4, 1;
T_1.34 ;
    %load/vec4 v0xad87d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xad86f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb291a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xad87d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa5cc0_0, 4, 1;
T_1.36 ;
T_1.28 ;
    %load/vec4 v0xaa5cc0_0;
    %load/vec4 v0xb291a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xad8610_0, 0, 36;
    %end;
    .scope S_0xbe5ed0;
t_0 %join;
    %end;
S_0xaa5a10 .scope begin, "blk3" "blk3" 6 315, 6 315 0, S_0xbe5ed0;
 .timescale 0 0;
v0xaa5be0_0 .var "c", 0 0;
v0xaa5cc0_0 .var "flags_out", 3 0;
v0xb291a0_0 .var "rd", 31 0;
S_0xadf0f0 .scope function, "process_logical_instructions" "process_logical_instructions" 6 271, 6 271 0, S_0xca6000;
 .timescale 0 0;
v0xb06520_0 .var "flags", 3 0;
v0xb5ac50_0 .var "i_flag_upd", 0 0;
v0xb5ad10_0 .var "op", 4 0;
v0xb5ae00_0 .var "process_logical_instructions", 35 0;
v0xb5aee0_0 .var "rm", 31 0;
v0xb613c0_0 .var "rn", 31 0;
v0xb614a0_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_3, S_0xadf2c0;
    %jmp t_2;
    .scope S_0xadf2c0;
t_3 ;
    %load/vec4 v0xb614a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v0xb06520_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xb5aee0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xb5aee0_0, 0, 32;
    %load/vec4 v0xb5aee0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xb06480_0, 0, 1;
T_2.38 ;
    %load/vec4 v0xb5ad10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.40 ;
    %load/vec4 v0xb613c0_0;
    %load/vec4 v0xb5aee0_0;
    %and;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.41 ;
    %load/vec4 v0xb613c0_0;
    %load/vec4 v0xb5aee0_0;
    %xor;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.42 ;
    %load/vec4 v0xb613c0_0;
    %load/vec4 v0xb5aee0_0;
    %inv;
    %and;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.43 ;
    %load/vec4 v0xb5aee0_0;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.44 ;
    %load/vec4 v0xb5aee0_0;
    %inv;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.45 ;
    %load/vec4 v0xb613c0_0;
    %load/vec4 v0xb5aee0_0;
    %or;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.46 ;
    %load/vec4 v0xb613c0_0;
    %load/vec4 v0xb5aee0_0;
    %and;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %load/vec4 v0xb613c0_0;
    %load/vec4 v0xb613c0_0;
    %xor;
    %store/vec4 v0xb063a0_0, 0, 32;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %load/vec4 v0xb06520_0;
    %store/vec4 v0xb062a0_0, 0, 4;
    %load/vec4 v0xb614a0_0;
    %load/vec4 v0xb5ac50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.49, 8;
    %load/vec4 v0xb06480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb062a0_0, 4, 1;
T_2.49 ;
    %load/vec4 v0xb063a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb5ac50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb062a0_0, 4, 1;
T_2.51 ;
    %load/vec4 v0xb063a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xb5ac50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb062a0_0, 4, 1;
T_2.53 ;
    %load/vec4 v0xb062a0_0;
    %load/vec4 v0xb063a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xb5ae00_0, 0, 36;
    %end;
    .scope S_0xadf0f0;
t_2 %join;
    %end;
S_0xadf2c0 .scope begin, "blk2" "blk2" 6 273, 6 273 0, S_0xadf0f0;
 .timescale 0 0;
v0xb062a0_0 .var "flags_out", 3 0;
v0xb063a0_0 .var "rd", 31 0;
v0xb06480_0 .var "tmp_carry", 0 0;
S_0xcb3970 .scope module, "u_zap_decode_main" "zap_decode_main" 5 279, 9 25 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_issue"
    .port_info 6 /INPUT 1 "i_irq"
    .port_info 7 /INPUT 1 "i_fiq"
    .port_info 8 /INPUT 1 "i_abt"
    .port_info 9 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 10 /INPUT 32 "i_cpu_mode"
    .port_info 11 /INPUT 32 "i_instruction"
    .port_info 12 /INPUT 1 "i_instruction_valid"
    .port_info 13 /OUTPUT 4 "o_condition_code_ff"
    .port_info 14 /OUTPUT 6 "o_destination_index_ff"
    .port_info 15 /OUTPUT 33 "o_alu_source_ff"
    .port_info 16 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 17 /OUTPUT 33 "o_shift_source_ff"
    .port_info 18 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 19 /OUTPUT 33 "o_shift_length_ff"
    .port_info 20 /OUTPUT 1 "o_flag_update_ff"
    .port_info 21 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 22 /OUTPUT 1 "o_mem_load_ff"
    .port_info 23 /OUTPUT 1 "o_mem_store_ff"
    .port_info 24 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 25 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 26 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 30 /OUTPUT 1 "o_stall_from_decode"
    .port_info 31 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 32 /OUTPUT 1 "o_irq_ff"
    .port_info 33 /OUTPUT 1 "o_fiq_ff"
    .port_info 34 /OUTPUT 1 "o_abt_ff"
    .port_info 35 /OUTPUT 1 "o_swi_ff"
P_0xd28780 .param/l "ABT" 0 10 4, C4<10111>;
P_0xd287c0 .param/l "AL" 0 3 16, C4<1110>;
P_0xd28800 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0xd28840 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd28880 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd288c0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd28900 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd28940 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd28980 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd289c0 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0xd28a00 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd28a40 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd28a80 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd28ac0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd28b00 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd28b40 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd28b80 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd28bc0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd28c00 .param/l "CC" 0 3 5, C4<0011>;
P_0xd28c40 .param/l "CS" 0 3 4, C4<0010>;
P_0xd28c80 .param/l "EQ" 0 3 2, C4<0000>;
P_0xd28cc0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0xd28d00 .param/l "GE" 0 3 12, C4<1010>;
P_0xd28d40 .param/l "GT" 0 3 14, C4<1100>;
P_0xd28d80 .param/l "HI" 0 3 10, C4<1000>;
P_0xd28dc0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xd28e00 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xd28e40 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0xd28e80 .param/l "LE" 0 3 15, C4<1101>;
P_0xd28ec0 .param/l "LS" 0 3 11, C4<1001>;
P_0xd28f00 .param/l "LT" 0 3 13, C4<1011>;
P_0xd28f40 .param/l "MI" 0 3 6, C4<0100>;
P_0xd28f80 .param/l "NE" 0 3 3, C4<0001>;
P_0xd28fc0 .param/l "NV" 0 3 17, C4<1111>;
P_0xd29000 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd29040 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd29080 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd290c0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd29100 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd29140 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd29180 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd291c0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd29200 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd29240 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd29280 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd292c0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd29300 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd29340 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd29380 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd293c0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd29400 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd29440 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd29480 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd294c0 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000000101110>;
P_0xd29500 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd29540 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd29580 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd295c0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd29600 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd29640 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd29680 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd296c0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd29700 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd29740 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd29780 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd297c0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd29800 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd29840 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd29880 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd298c0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd29900 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd29940 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd29980 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd299c0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd29a00 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd29a40 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd29a80 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd29ac0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd29b00 .param/l "PL" 0 3 7, C4<0101>;
P_0xd29b40 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd29b80 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0xd29bc0 .param/l "SVC" 0 10 5, C4<10011>;
P_0xd29c00 .param/l "SYS" 0 10 7, C4<11111>;
P_0xd29c40 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd29c80 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xd29cc0 .param/l "UND" 0 10 8, C4<11011>;
P_0xd29d00 .param/l "USR" 0 10 6, C4<10000>;
P_0xd29d40 .param/l "VC" 0 3 9, C4<0111>;
P_0xd29d80 .param/l "VS" 0 3 8, C4<0110>;
L_0xd72cd0 .functor BUFZ 1, v0xd477c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f91db0bc018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xd73a50 .functor XNOR 1, L_0xd73960, L_0x7f91db0bc018, C4<0>, C4<0>;
L_0x7f91db0bc0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xd841a0 .functor XNOR 1, L_0xd84100, L_0x7f91db0bc0a8, C4<0>, C4<0>;
L_0x7f91db0bc138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xd84540 .functor XNOR 1, L_0xd84940, L_0x7f91db0bc138, C4<0>, C4<0>;
v0xd415b0_0 .net/2u *"_s10", 0 0, L_0x7f91db0bc018;  1 drivers
v0xd41650_0 .net *"_s12", 0 0, L_0xd73a50;  1 drivers
v0xd416f0_0 .net *"_s15", 4 0, L_0xd73b10;  1 drivers
v0xd41800_0 .net *"_s19", 5 0, L_0xd73bb0;  1 drivers
v0xd418e0_0 .net *"_s21", 4 0, L_0xd73ca0;  1 drivers
v0xd419c0_0 .net *"_s22", 32 0, L_0xd73d90;  1 drivers
L_0x7f91db0bc060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd41aa0_0 .net *"_s25", 26 0, L_0x7f91db0bc060;  1 drivers
v0xd41b80_0 .net *"_s29", 0 0, L_0xd84100;  1 drivers
v0xd41c60_0 .net *"_s3", 4 0, L_0xd737d0;  1 drivers
v0xd41dd0_0 .net/2u *"_s30", 0 0, L_0x7f91db0bc0a8;  1 drivers
v0xd41eb0_0 .net *"_s32", 0 0, L_0xd841a0;  1 drivers
v0xd41f70_0 .net *"_s35", 4 0, L_0xd842b0;  1 drivers
v0xd42050_0 .net *"_s39", 5 0, L_0xd843b0;  1 drivers
v0xd42130_0 .net *"_s41", 4 0, L_0xd84450;  1 drivers
v0xd42210_0 .net *"_s42", 32 0, L_0xd845b0;  1 drivers
L_0x7f91db0bc0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd422f0_0 .net *"_s45", 26 0, L_0x7f91db0bc0f0;  1 drivers
v0xd423d0_0 .net *"_s49", 0 0, L_0xd84940;  1 drivers
v0xd42580_0 .net/2u *"_s50", 0 0, L_0x7f91db0bc138;  1 drivers
v0xd42620_0 .net *"_s52", 0 0, L_0xd84540;  1 drivers
v0xd426e0_0 .net *"_s55", 4 0, L_0xd84ad0;  1 drivers
v0xd427c0_0 .net *"_s59", 5 0, L_0xd84c80;  1 drivers
v0xd428a0_0 .net *"_s61", 4 0, L_0xd84d70;  1 drivers
v0xd42980_0 .net *"_s62", 32 0, L_0xd84f00;  1 drivers
L_0x7f91db0bc180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd42a60_0 .net *"_s65", 26 0, L_0x7f91db0bc180;  1 drivers
v0xd42b40_0 .net *"_s69", 4 0, L_0xd851d0;  1 drivers
v0xd42c20_0 .net *"_s9", 0 0, L_0xd73960;  1 drivers
v0xd42d00_0 .net "alu_source_nxt", 32 0, v0xd38710_0;  1 drivers
v0xd42dc0_0 .net "bl_fetch_stall", 0 0, v0xd2e9b0_0;  1 drivers
v0xd42e60_0 .net "bl_instruction", 34 0, v0xd2e750_0;  1 drivers
v0xd42f00_0 .net "bl_instruction_valid", 0 0, v0xd2e830_0;  1 drivers
v0xd42fa0_0 .net "destination_index_nxt", 4 0, v0xd38900_0;  1 drivers
v0xd43040_0 .net "i_abt", 0 0, v0xd477c0_0;  alias, 1 drivers
v0xd430e0_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd42470_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd43390_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd43430_0 .net "i_cpu_mode", 31 0, v0xd601b0_0;  alias, 1 drivers
v0xd434d0_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd43570_0 .net "i_fiq", 0 0, v0xd71b80_0;  alias, 1 drivers
v0xd43610_0 .net "i_instruction", 31 0, v0xd47890_0;  alias, 1 drivers
v0xd436e0_0 .net "i_instruction_valid", 0 0, v0xd479f0_0;  alias, 1 drivers
v0xd437b0_0 .net "i_irq", 0 0, v0xd71d60_0;  alias, 1 drivers
v0xd43880_0 .net "i_pc_plus_8_ff", 31 0, v0xd47930_0;  alias, 1 drivers
v0xd43920_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd439c0_0 .net "i_stall_from_issue", 0 0, v0xd540e0_0;  alias, 1 drivers
v0xd43ab0_0 .net "mem_fetch_stall", 0 0, v0xd40a50_0;  1 drivers
v0xd43b50_0 .net "mem_fiq", 0 0, v0xd406c0_0;  1 drivers
v0xd43c40_0 .net "mem_instruction", 34 0, v0xd40870_0;  1 drivers
v0xd43d30_0 .net "mem_instruction_valid", 0 0, v0xd40910_0;  1 drivers
v0xd43e20_0 .net "mem_irq", 0 0, v0xd409b0_0;  1 drivers
v0xd43f10_0 .net "mem_srcdest_index_nxt", 4 0, v0xd38e30_0;  1 drivers
v0xd43fb0_0 .var "o_abt_ff", 0 0;
v0xd44050_0 .net "o_abt_nxt", 0 0, L_0xd72cd0;  1 drivers
v0xd440f0_0 .var "o_alu_operation_ff", 4 0;
v0xd44190_0 .net "o_alu_operation_nxt", 4 0, v0xd38640_0;  1 drivers
v0xd44230_0 .var "o_alu_source_ff", 32 0;
v0xd442f0_0 .net "o_alu_source_nxt", 32 0, L_0xd83ee0;  1 drivers
v0xd443d0_0 .var "o_condition_code_ff", 3 0;
v0xd444b0_0 .net "o_condition_code_nxt", 3 0, v0xd387d0_0;  1 drivers
v0xd445a0_0 .var "o_destination_index_ff", 5 0;
v0xd44660_0 .net "o_destination_index_nxt", 5 0, L_0xd73870;  1 drivers
v0xd44740_0 .var "o_fiq_ff", 0 0;
v0xd44800_0 .net "o_fiq_nxt", 0 0, v0xd2e690_0;  1 drivers
v0xd448d0_0 .var "o_flag_update_ff", 0 0;
v0xd44970_0 .net "o_flag_update_nxt", 0 0, v0xd389e0_0;  1 drivers
v0xd44a40_0 .var "o_irq_ff", 0 0;
v0xd43180_0 .net "o_irq_nxt", 0 0, v0xd2e8f0_0;  1 drivers
v0xd43250_0 .var "o_mem_load_ff", 0 0;
v0xd432f0_0 .net "o_mem_load_nxt", 0 0, v0xd38aa0_0;  1 drivers
v0xd44f20_0 .var "o_mem_pre_index_ff", 0 0;
v0xd44fc0_0 .net "o_mem_pre_index_nxt", 0 0, v0xd38b60_0;  1 drivers
v0xd45090_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xd45130_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0xd38cb0_0;  1 drivers
v0xd45200_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xd452a0_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0xd38d70_0;  1 drivers
v0xd45370_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xd45430_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0xd85270;  1 drivers
v0xd45510_0 .var "o_mem_store_ff", 0 0;
v0xd455d0_0 .net "o_mem_store_nxt", 0 0, v0xd38f10_0;  1 drivers
v0xd456a0_0 .var "o_mem_translate_ff", 0 0;
v0xd45740_0 .net "o_mem_translate_nxt", 0 0, v0xd38fd0_0;  1 drivers
v0xd45810_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xd458b0_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0xd39090_0;  1 drivers
v0xd45980_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xd45a20_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0xd39150_0;  1 drivers
v0xd45af0_0 .var "o_pc_plus_8_ff", 31 0;
v0xd45bb0_0 .var "o_shift_length_ff", 32 0;
v0xd45c90_0 .net "o_shift_length_nxt", 32 0, L_0xd84ff0;  1 drivers
v0xd45d70_0 .var "o_shift_operation_ff", 2 0;
v0xd45e50_0 .net "o_shift_operation_nxt", 2 0, v0xd393c0_0;  1 drivers
v0xd45f40_0 .var "o_shift_source_ff", 32 0;
v0xd46020_0 .net "o_shift_source_nxt", 32 0, L_0xd846f0;  1 drivers
v0xd46100_0 .var "o_stall_from_decode", 0 0;
v0xd461c0_0 .var "o_swi_ff", 0 0;
v0xd46280_0 .var "o_swi_nxt", 0 0;
v0xd46340_0 .net "shift_length_nxt", 32 0, v0xd39210_0;  1 drivers
v0xd46400_0 .net "shift_source_nxt", 32 0, v0xd39460_0;  1 drivers
E_0xd2cf10 .event edge, v0xd2e9b0_0, v0xd40a50_0;
E_0xd2cf70 .event edge, v0xd3ffc0_0;
E_0xd2cfd0 .event edge, v0xd38e30_0, v0xba6850_0;
E_0xd2d030 .event edge, v0xd39210_0, v0xba6850_0;
E_0xd2d0a0 .event edge, v0xd39460_0, v0xba6850_0;
E_0xd2d100 .event edge, v0xd38710_0, v0xba6850_0;
E_0xd2d1a0 .event edge, v0xd38900_0, v0xba6850_0;
L_0xd737d0 .part v0xd601b0_0, 0, 5;
L_0xd73870 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xd2d1a0, v0xd38900_0, L_0xd737d0 (v0xd2d6c0_0, v0xd2d5e0_0) v0xd2d7a0_0 S_0xd2d3f0;
L_0xd73960 .part v0xd38710_0, 32, 1;
L_0xd73b10 .part v0xd601b0_0, 0, 5;
L_0xd73bb0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xd2d100, L_0xd73ca0, L_0xd73b10 (v0xd2d6c0_0, v0xd2d5e0_0) v0xd2d7a0_0 S_0xd2d3f0;
L_0xd73ca0 .part v0xd38710_0, 0, 5;
L_0xd73d90 .concat [ 6 27 0 0], L_0xd73bb0, L_0x7f91db0bc060;
L_0xd83ee0 .functor MUXZ 33, L_0xd73d90, v0xd38710_0, L_0xd73a50, C4<>;
L_0xd84100 .part v0xd39460_0, 32, 1;
L_0xd842b0 .part v0xd601b0_0, 0, 5;
L_0xd843b0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xd2d0a0, L_0xd84450, L_0xd842b0 (v0xd2d6c0_0, v0xd2d5e0_0) v0xd2d7a0_0 S_0xd2d3f0;
L_0xd84450 .part v0xd39460_0, 0, 5;
L_0xd845b0 .concat [ 6 27 0 0], L_0xd843b0, L_0x7f91db0bc0f0;
L_0xd846f0 .functor MUXZ 33, L_0xd845b0, v0xd39460_0, L_0xd841a0, C4<>;
L_0xd84940 .part v0xd39210_0, 32, 1;
L_0xd84ad0 .part v0xd601b0_0, 0, 5;
L_0xd84c80 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xd2d030, L_0xd84d70, L_0xd84ad0 (v0xd2d6c0_0, v0xd2d5e0_0) v0xd2d7a0_0 S_0xd2d3f0;
L_0xd84d70 .part v0xd39210_0, 0, 5;
L_0xd84f00 .concat [ 6 27 0 0], L_0xd84c80, L_0x7f91db0bc180;
L_0xd84ff0 .functor MUXZ 33, L_0xd84f00, v0xd39210_0, L_0xd84540, C4<>;
L_0xd851d0 .part v0xd601b0_0, 0, 5;
L_0xd85270 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xd2cfd0, v0xd38e30_0, L_0xd851d0 (v0xd2d6c0_0, v0xd2d5e0_0) v0xd2d7a0_0 S_0xd2d3f0;
S_0xd2d200 .scope task, "clear" "clear" 9 204, 9 204 0, S_0xcb3970;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd461c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd43fb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd443d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd445a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd44230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd440f0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd45f40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd45d70_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd45bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd448d0_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0xd45370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd43250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd44f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd45980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd456a0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0xd45af0_0, 0;
    %end;
S_0xd2d3f0 .scope function, "translate" "translate" 12 4, 12 4 0, S_0xcb3970;
 .timescale 0 0;
v0xd2d5e0_0 .var "cpu_mode", 4 0;
v0xd2d6c0_0 .var "index", 4 0;
v0xd2d7a0_0 .var "translate", 5 0;
TD_zap_test.u_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0xd2d6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %jmp T_4.83;
T_4.55 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.56 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.57 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.58 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.59 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.60 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.61 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.62 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.63 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.64 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.65 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.66 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.67 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.68 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.69 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.70 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.71 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.72 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.73 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.74 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.75 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.76 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.77 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.78 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.79 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.80 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.81 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.82 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.83;
T_4.83 ;
    %pop/vec4 1;
    %load/vec4 v0xd2d5e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %jmp T_4.89;
T_4.84 ;
    %load/vec4 v0xd2d6c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.92, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.97, 6;
    %jmp T_4.98;
T_4.90 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.91 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.92 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.93 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.94 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.95 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.96 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.97 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.98;
T_4.98 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.85 ;
    %load/vec4 v0xd2d6c0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %jmp T_4.102;
T_4.99 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.102;
T_4.100 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.102;
T_4.101 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.102;
T_4.102 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.86 ;
    %load/vec4 v0xd2d6c0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.103, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.104, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.105, 6;
    %jmp T_4.106;
T_4.103 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.106;
T_4.104 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.106;
T_4.105 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.106;
T_4.106 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.87 ;
    %load/vec4 v0xd2d6c0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.107, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.108, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.109, 6;
    %jmp T_4.110;
T_4.107 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.110;
T_4.108 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.110;
T_4.109 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.110;
T_4.110 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.88 ;
    %load/vec4 v0xd2d6c0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.111, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.112, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.113, 6;
    %jmp T_4.114;
T_4.111 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.114;
T_4.112 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.114;
T_4.113 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0xd2d7a0_0, 0, 6;
    %jmp T_4.114;
T_4.114 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.89 ;
    %pop/vec4 1;
    %end;
S_0xd2d860 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 268, 13 30 0, S_0xcb3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 35 "i_instruction"
    .port_info 9 /INPUT 1 "i_instruction_valid"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_fiq"
    .port_info 14 /OUTPUT 1 "o_irq"
P_0xd2da60 .param/l "S0" 1 13 68, +C4<00000000000000000000000000000000>;
P_0xd2daa0 .param/l "S1" 1 13 69, +C4<00000000000000000000000000000001>;
v0xd2de60_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd2df50_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd2e010_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd2e0e0_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd2e1b0_0 .net "i_fiq", 0 0, v0xd406c0_0;  alias, 1 drivers
v0xd2e2a0_0 .net "i_instruction", 34 0, v0xd40870_0;  alias, 1 drivers
v0xd2e340_0 .net "i_instruction_valid", 0 0, v0xd40910_0;  alias, 1 drivers
v0xd2e3e0_0 .net "i_irq", 0 0, v0xd409b0_0;  alias, 1 drivers
v0xd2e4a0_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd2e5d0_0 .net "i_stall_from_issue", 0 0, v0xd540e0_0;  alias, 1 drivers
v0xd2e690_0 .var "o_fiq", 0 0;
v0xd2e750_0 .var "o_instruction", 34 0;
v0xd2e830_0 .var "o_instruction_valid", 0 0;
v0xd2e8f0_0 .var "o_irq", 0 0;
v0xd2e9b0_0 .var "o_stall_from_decode", 0 0;
v0xd2ea70_0 .var "state_ff", 0 0;
v0xd2eb30_0 .var "state_nxt", 0 0;
E_0xd2ddf0/0 .event edge, v0xd2e2a0_0, v0xd2e340_0, v0xd2e3e0_0, v0xd2e1b0_0;
E_0xd2ddf0/1 .event edge, v0xd2ea70_0;
E_0xd2ddf0 .event/or E_0xd2ddf0/0, E_0xd2ddf0/1;
S_0xd2eee0 .scope module, "u_zap_decode" "zap_decode" 9 323, 14 33 0, S_0xcb3970;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
P_0xd2f060 .param/l "ABT" 0 10 4, C4<10111>;
P_0xd2f0a0 .param/l "ADC" 0 7 7, C4<0101>;
P_0xd2f0e0 .param/l "ADD" 0 7 6, C4<0100>;
P_0xd2f120 .param/l "AL" 0 3 16, C4<1110>;
P_0xd2f160 .param/l "ALU_OPS" 0 14 43, +C4<00000000000000000000000000100000>;
P_0xd2f1a0 .param/l "AND" 0 7 2, C4<0000>;
P_0xd2f1e0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd2f220 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd2f260 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd2f2a0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd2f2e0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd2f320 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd2f360 .param/l "ARCH_REGS" 0 14 39, +C4<00000000000000000000000000100000>;
P_0xd2f3a0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd2f3e0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd2f420 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd2f460 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd2f4a0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd2f4e0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd2f520 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd2f560 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd2f5a0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0xd2f5e0 .param/l "BIC" 0 7 16, C4<1110>;
P_0xd2f620 .param/l "BRANCH_INSTRUCTION" 1 16 10, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xd2f660 .param/l "BX_INST" 1 16 22, C4<zzzz000100101111111111110001zzzz>;
P_0xd2f6a0 .param/l "C" 0 17 4, +C4<00000000000000000000000000011101>;
P_0xd2f6e0 .param/l "CC" 0 3 5, C4<0011>;
P_0xd2f720 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xd2f760 .param/l "CLZ_INST" 1 16 20, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0xd2f7a0 .param/l "CMN" 0 7 13, C4<1011>;
P_0xd2f7e0 .param/l "CMP" 0 7 12, C4<1010>;
P_0xd2f820 .param/l "CS" 0 3 4, C4<0010>;
P_0xd2f860 .param/l "DATA_PROCESSING_IMMEDIATE" 1 16 5, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xd2f8a0 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 16 7, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0xd2f8e0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 16 6, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0xd2f920 .param/l "EOR" 0 7 3, C4<0001>;
P_0xd2f960 .param/l "EQ" 0 3 2, C4<0000>;
P_0xd2f9a0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0xd2f9e0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xd2fa20 .param/l "GE" 0 3 12, C4<1010>;
P_0xd2fa60 .param/l "GT" 0 3 14, C4<1100>;
P_0xd2faa0 .param/l "HALFWORD_LS" 1 16 27, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0xd2fae0 .param/l "HI" 0 3 10, C4<1000>;
P_0xd2fb20 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xd2fb60 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xd2fba0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0xd2fbe0 .param/l "LE" 0 3 15, C4<1101>;
P_0xd2fc20 .param/l "LS" 0 3 11, C4<1001>;
P_0xd2fc60 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0xd2fca0 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xd2fce0 .param/l "LS_IMMEDIATE" 1 16 18, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xd2fd20 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 16 17, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xd2fd60 .param/l "LT" 0 3 13, C4<1011>;
P_0xd2fda0 .param/l "MI" 0 3 6, C4<0100>;
P_0xd2fde0 .param/l "MLA" 0 7 19, C4<10001>;
P_0xd2fe20 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xd2fe60 .param/l "MOV" 0 7 15, C4<1101>;
P_0xd2fea0 .param/l "MRS" 1 16 12, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0xd2fee0 .param/l "MSR" 1 16 15, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0xd2ff20 .param/l "MSR_IMMEDIATE" 1 16 13, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0xd2ff60 .param/l "MUL" 0 7 18, C4<10000>;
P_0xd2ffa0 .param/l "MULT_INST" 1 16 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0xd2ffe0 .param/l "MVN" 0 7 17, C4<1111>;
P_0xd30020 .param/l "N" 0 17 2, +C4<00000000000000000000000000011111>;
P_0xd30060 .param/l "NE" 0 3 3, C4<0001>;
P_0xd300a0 .param/l "NV" 0 3 17, C4<1111>;
P_0xd300e0 .param/l "ORR" 0 7 14, C4<1100>;
P_0xd30120 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd30160 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd301a0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd301e0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd30220 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd30260 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd302a0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd302e0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd30320 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd30360 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd303a0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd303e0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd30420 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd30460 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd304a0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd304e0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd30520 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd30560 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd305a0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd305e0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd30620 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd30660 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd306a0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd306e0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd30720 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd30760 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd307a0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd307e0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd30820 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd30860 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd308a0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd308e0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd30920 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd30960 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd309a0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd309e0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd30a20 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd30a60 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd30aa0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd30ae0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd30b20 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd30b60 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd30ba0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd30be0 .param/l "PL" 0 3 7, C4<0101>;
P_0xd30c20 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd30c60 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0xd30ca0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0xd30ce0 .param/l "RSB" 0 7 5, C4<0011>;
P_0xd30d20 .param/l "RSC" 0 7 9, C4<0111>;
P_0xd30d60 .param/l "SBC" 0 7 8, C4<0110>;
P_0xd30da0 .param/l "SHIFT_OPS" 0 14 47, +C4<00000000000000000000000000000101>;
P_0xd30de0 .param/l "SIGNED_BYTE" 0 18 1, C4<00>;
P_0xd30e20 .param/l "SIGNED_HALF_WORD" 0 18 3, C4<10>;
P_0xd30e60 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xd30ea0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xd30ee0 .param/l "SOFTWARE_INTERRUPT" 1 16 30, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xd30f20 .param/l "SUB" 0 7 4, C4<0010>;
P_0xd30f60 .param/l "SVC" 0 10 5, C4<10011>;
P_0xd30fa0 .param/l "SYS" 0 10 7, C4<11111>;
P_0xd30fe0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xd31020 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd31060 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xd310a0 .param/l "TST" 0 7 10, C4<1000>;
P_0xd310e0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xd31120 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xd31160 .param/l "UND" 0 10 8, C4<11011>;
P_0xd311a0 .param/l "UNSIGNED_HALF_WORD" 0 18 2, C4<01>;
P_0xd311e0 .param/l "USR" 0 10 6, C4<10000>;
P_0xd31220 .param/l "V" 0 17 5, +C4<00000000000000000000000000100110>;
P_0xd31260 .param/l "VC" 0 3 9, C4<0111>;
P_0xd312a0 .param/l "VS" 0 3 8, C4<0110>;
P_0xd312e0 .param/l "Z" 0 17 3, +C4<00000000000000000000000000011110>;
v0xd38490_0 .net "i_instruction", 34 0, v0xd2e750_0;  alias, 1 drivers
v0xd38570_0 .net "i_instruction_valid", 0 0, v0xd2e830_0;  alias, 1 drivers
v0xd38640_0 .var "o_alu_operation", 4 0;
v0xd38710_0 .var "o_alu_source", 32 0;
v0xd387d0_0 .var "o_condition_code", 3 0;
v0xd38900_0 .var "o_destination_index", 4 0;
v0xd389e0_0 .var "o_flag_update", 0 0;
v0xd38aa0_0 .var "o_mem_load", 0 0;
v0xd38b60_0 .var "o_mem_pre_index", 0 0;
v0xd38cb0_0 .var "o_mem_signed_byte_enable", 0 0;
v0xd38d70_0 .var "o_mem_signed_halfword_enable", 0 0;
v0xd38e30_0 .var "o_mem_srcdest_index", 4 0;
v0xd38f10_0 .var "o_mem_store", 0 0;
v0xd38fd0_0 .var "o_mem_translate", 0 0;
v0xd39090_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0xd39150_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0xd39210_0 .var "o_shift_length", 32 0;
v0xd393c0_0 .var "o_shift_operation", 2 0;
v0xd39460_0 .var "o_shift_source", 32 0;
E_0xd356c0 .event edge, v0xd2e830_0, v0xd2e750_0;
S_0xd359f0 .scope task, "decode_branch" "decode_branch" 14 373, 14 373 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %vpi_call/w 14 376 "$display", $time, "%m: B decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39460_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %pushi/vec4 2, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %end;
S_0xd35bc0 .scope task, "decode_bx" "decode_bx" 14 237, 14 237 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_5, S_0xd35db0;
    %jmp t_4;
    .scope S_0xd35db0;
t_5 ;
    %load/vec4 v0xd38490_0;
    %pad/u 32;
    %store/vec4 v0xd35fa0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd35fa0_0, 4, 8;
    %vpi_call/w 14 243 "$display", $time, "%m: BX decode..." {0 0 0};
    %load/vec4 v0xd35fa0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xd380c0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xd37ef0;
    %join;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %end;
    .scope S_0xd35bc0;
t_4 %join;
    %end;
S_0xd35db0 .scope begin, "tskDecodeBx" "tskDecodeBx" 14 238, 14 238 0, S_0xd35bc0;
 .timescale 0 0;
v0xd35fa0_0 .var "temp", 31 0;
S_0xd360a0 .scope task, "decode_clz" "decode_clz" 14 259, 14 259 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_7, S_0xd36270;
    %jmp t_6;
    .scope S_0xd36270;
t_7 ;
    %vpi_call/w 14 265 "$display", $time, "%m: CLZ decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %pad/u 32;
    %store/vec4 v0xd36440_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd36440_0, 4, 1;
    %load/vec4 v0xd36440_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xd380c0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xd37ef0;
    %join;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd38900_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %end;
    .scope S_0xd360a0;
t_6 %join;
    %end;
S_0xd36270 .scope begin, "tskDecodeClz" "tskDecodeClz" 14 260, 14 260 0, S_0xd360a0;
 .timescale 0 0;
v0xd36440_0 .var "temp", 31 0;
S_0xd36540 .scope task, "decode_data_processing" "decode_data_processing" 14 394, 14 394 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %vpi_call/w 14 397 "$display", $time, "%m: Normal DP decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xd389e0_0, 0, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %load/vec4 v0xd38640_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0xd38640_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xd38640_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xd38640_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.115, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xd38900_0, 0, 5;
T_8.115 ;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd38490_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_8.117, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_8.118, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_8.119, 4;
    %jmp T_8.120;
T_8.117 ;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0xd37df0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xd37c20;
    %join;
    %jmp T_8.120;
T_8.118 ;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xd380c0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xd37ef0;
    %join;
    %jmp T_8.120;
T_8.119 ;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xd38390_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0xd381c0;
    %join;
    %jmp T_8.120;
T_8.120 ;
    %pop/vec4 1;
    %end;
S_0xd36710 .scope task, "decode_halfword_ls" "decode_halfword_ls" 14 161, 14 161 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_9, S_0xd36930;
    %jmp t_8;
    .scope S_0xd36930;
t_9 ;
    %vpi_call/w 14 165 "$display", $time, "%m: Halfword decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %pad/u 12;
    %store/vec4 v0xd36b20_0, 0, 12;
    %load/vec4 v0xd38490_0;
    %pad/u 12;
    %store/vec4 v0xd36c20_0, 0, 12;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %load/vec4 v0xd36b20_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd36b20_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd36b20_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd36c20_0, 4, 8;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.121, 8;
    %load/vec4 v0xd36b20_0;
    %store/vec4 v0xd37df0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xd37c20;
    %join;
    %jmp T_9.122;
T_9.121 ;
    %load/vec4 v0xd36c20_0;
    %pad/u 34;
    %store/vec4 v0xd380c0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xd37ef0;
    %join;
T_9.122 ;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.123, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_9.124, 8;
T_9.123 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_9.124, 8;
 ; End of false expr.
    %blend;
T_9.124;
    %store/vec4 v0xd38640_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xd38aa0_0, 0, 1;
    %load/vec4 v0xd38aa0_0;
    %nor/r;
    %store/vec4 v0xd38f10_0, 0, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0xd38b60_0, 0, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0xd38b60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.125, 9;
    %load/vec4 v0xd38710_0;
    %jmp/1 T_9.126, 9;
T_9.125 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_9.126, 9;
 ; End of false expr.
    %blend;
T_9.126;
    %pad/u 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd38e30_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.127, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.128, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.129, 6;
    %jmp T_9.130;
T_9.127 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd38cb0_0, 0, 1;
    %jmp T_9.130;
T_9.128 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd39150_0, 0, 1;
    %jmp T_9.130;
T_9.129 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd38d70_0, 0, 1;
    %jmp T_9.130;
T_9.130 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd36710;
t_8 %join;
    %end;
S_0xd36930 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 14 162, 14 162 0, S_0xd36710;
 .timescale 0 0;
v0xd36b20_0 .var "temp", 11 0;
v0xd36c20_0 .var "temp1", 11 0;
S_0xd36d00 .scope task, "decode_ls" "decode_ls" 14 283, 14 283 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_11, S_0xd36ed0;
    %jmp t_10;
    .scope S_0xd36ed0;
t_11 ;
    %vpi_call/w 14 286 "$display", $time, "%m: LS decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39460_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %jmp T_10.132;
T_10.131 ;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xd380c0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xd37ef0;
    %join;
T_10.132 ;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.133, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.134, 8;
T_10.133 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.134, 8;
 ; End of false expr.
    %blend;
T_10.134;
    %store/vec4 v0xd38640_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xd38aa0_0, 0, 1;
    %load/vec4 v0xd38aa0_0;
    %nor/r;
    %store/vec4 v0xd38f10_0, 0, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0xd38b60_0, 0, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0xd38b60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.135, 9;
    %load/vec4 v0xd38710_0;
    %jmp/1 T_10.136, 9;
T_10.135 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.136, 9;
 ; End of false expr.
    %blend;
T_10.136;
    %pad/u 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0xd39090_0, 0, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd38e30_0, 0, 5;
    %load/vec4 v0xd38b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.139, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd38fd0_0, 0, 1;
T_10.139 ;
T_10.137 ;
    %end;
    .scope S_0xd36d00;
t_10 %join;
    %end;
S_0xd36ed0 .scope begin, "tskDecodeLs" "tskDecodeLs" 14 284, 14 284 0, S_0xd36d00;
 .timescale 0 0;
S_0xd370c0 .scope task, "decode_mrs" "decode_mrs" 14 333, 14 333 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %vpi_call/w 14 336 "$display", $time, "%m: MRS decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0xd37df0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xd37c20;
    %join;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.141, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_11.142, 8;
T_11.141 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_11.142, 8;
 ; End of false expr.
    %blend;
T_11.142;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %end;
S_0xd37290 .scope task, "decode_msr" "decode_msr" 14 348, 14 348 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %vpi_call/w 14 351 "$display", $time, "%m: MSR decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.143, 8;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0xd37df0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xd37c20;
    %join;
    %jmp T_12.144;
T_12.143 ;
    %load/vec4 v0xd38490_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xd380c0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xd37ef0;
    %join;
T_12.144 ;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.145, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_12.146, 8;
T_12.145 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_12.146, 8;
 ; End of false expr.
    %blend;
T_12.146;
    %pad/s 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.147, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_12.148, 8;
T_12.147 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_12.148, 8;
 ; End of false expr.
    %blend;
T_12.148;
    %store/vec4 v0xd38640_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.149, 8;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_12.150, 8;
T_12.149 ; End of true expr.
    %load/vec4 v0xd38490_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_12.150, 8;
 ; End of false expr.
    %blend;
T_12.150;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %end;
S_0xd37460 .scope task, "decode_mult" "decode_mult" 14 209, 14 209 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_13, S_0xd376c0;
    %jmp t_12;
    .scope S_0xd376c0;
t_13 ;
    %vpi_call/w 14 212 "$display", $time, "%m: MLT decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.151, 8;
    %pushi/vec4 17, 0, 5;
    %jmp/1 T_13.152, 8;
T_13.151 ; End of true expr.
    %pushi/vec4 16, 0, 5;
    %jmp/0 T_13.152, 8;
 ; End of false expr.
    %blend;
T_13.152;
    %store/vec4 v0xd38640_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xd38490_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39460_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %end;
    .scope S_0xd37460;
t_12 %join;
    %end;
S_0xd376c0 .scope begin, "tskDecodeMult" "tskDecodeMult" 14 210, 14 210 0, S_0xd37460;
 .timescale 0 0;
S_0xd37860 .scope task, "decode_swi" "decode_swi" 14 142, 14 142 0, S_0xd2eee0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_15, S_0xd37a30;
    %jmp t_14;
    .scope S_0xd37a30;
t_15 ;
    %vpi_call/w 14 146 "$display", $time, "%m:SWI decode..." {0 0 0};
    %load/vec4 v0xd38490_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd387d0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd38710_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %load/vec4 v0xd38490_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %end;
    .scope S_0xd37860;
t_14 %join;
    %end;
S_0xd37a30 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 14 143, 14 143 0, S_0xd37860;
 .timescale 0 0;
S_0xd37c20 .scope task, "process_immediate" "process_immediate" 14 423, 14 423 0, S_0xd2eee0;
 .timescale 0 0;
v0xd37df0_0 .var "instruction", 11 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %vpi_call/w 14 426 "$display", "%m Process immediate..." {0 0 0};
    %load/vec4 v0xd37df0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %load/vec4 v0xd37df0_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39460_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %end;
S_0xd37ef0 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 14 437, 14 437 0, S_0xd2eee0;
 .timescale 0 0;
v0xd380c0_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %vpi_call/w 14 440 "$display", "%m Process instruction specified shift..." {0 0 0};
    %load/vec4 v0xd380c0_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xd380c0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39460_0, 4, 1;
    %load/vec4 v0xd380c0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %load/vec4 v0xd393c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.153, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.154, 6;
    %jmp T_16.155;
T_16.153 ;
    %load/vec4 v0xd39210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.156, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
T_16.156 ;
    %jmp T_16.155;
T_16.154 ;
    %load/vec4 v0xd39210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.158, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
T_16.158 ;
    %jmp T_16.155;
T_16.155 ;
    %pop/vec4 1;
    %end;
S_0xd381c0 .scope task, "process_register_specified_shift" "process_register_specified_shift" 14 458, 14 458 0, S_0xd2eee0;
 .timescale 0 0;
v0xd38390_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %vpi_call/w 14 461 "$display", "%m Process register specified shift..." {0 0 0};
    %load/vec4 v0xd38390_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39210_0, 4, 1;
    %load/vec4 v0xd38490_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xd38390_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd39460_0, 4, 1;
    %load/vec4 v0xd38390_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %end;
S_0xd39840 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 247, 19 21 0, S_0xcb3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_issue_stall"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_irq"
    .port_info 14 /OUTPUT 1 "o_fiq"
P_0xd399c0 .param/l "ADC" 0 7 7, C4<0101>;
P_0xd39a00 .param/l "ADD" 0 7 6, C4<0100>;
P_0xd39a40 .param/l "AND" 0 7 2, C4<0000>;
P_0xd39a80 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd39ac0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd39b00 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd39b40 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd39b80 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd39bc0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd39c00 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd39c40 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd39c80 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd39cc0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd39d00 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd39d40 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd39d80 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd39dc0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd39e00 .param/l "BIC" 0 7 16, C4<1110>;
P_0xd39e40 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xd39e80 .param/l "CMN" 0 7 13, C4<1011>;
P_0xd39ec0 .param/l "CMP" 0 7 12, C4<1010>;
P_0xd39f00 .param/l "EOR" 0 7 3, C4<0001>;
P_0xd39f40 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xd39f80 .param/l "IDLE" 1 19 76, +C4<00000000000000000000000000000000>;
P_0xd39fc0 .param/l "MEMOP" 1 19 77, +C4<00000000000000000000000000000001>;
P_0xd3a000 .param/l "MLA" 0 7 19, C4<10001>;
P_0xd3a040 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xd3a080 .param/l "MOV" 0 7 15, C4<1101>;
P_0xd3a0c0 .param/l "MUL" 0 7 18, C4<10000>;
P_0xd3a100 .param/l "MVN" 0 7 17, C4<1111>;
P_0xd3a140 .param/l "ORR" 0 7 14, C4<1100>;
P_0xd3a180 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd3a1c0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd3a200 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd3a240 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd3a280 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd3a2c0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd3a300 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd3a340 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd3a380 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd3a3c0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd3a400 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd3a440 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd3a480 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd3a4c0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd3a500 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd3a540 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd3a580 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd3a5c0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd3a600 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd3a640 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd3a680 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd3a6c0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd3a700 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd3a740 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd3a780 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd3a7c0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd3a800 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd3a840 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd3a880 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd3a8c0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd3a900 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd3a940 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd3a980 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd3a9c0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd3aa00 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd3aa40 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd3aa80 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd3aac0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd3ab00 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd3ab40 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd3ab80 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd3abc0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd3ac00 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd3ac40 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd3ac80 .param/l "RSB" 0 7 5, C4<0011>;
P_0xd3acc0 .param/l "RSC" 0 7 9, C4<0111>;
P_0xd3ad00 .param/l "SBC" 0 7 8, C4<0110>;
P_0xd3ad40 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xd3ad80 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xd3adc0 .param/l "SUB" 0 7 4, C4<0010>;
P_0xd3ae00 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xd3ae40 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd3ae80 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xd3aec0 .param/l "TST" 0 7 10, C4<1000>;
P_0xd3af00 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xd3af40 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xd3af80 .param/l "WRITE_PC" 1 19 78, +C4<00000000000000000000000000000010>;
v0xd3f830_0 .net "base", 3 0, L_0xd72d40;  1 drivers
v0xd3f930_0 .net "branch_offset", 11 0, L_0xd73730;  1 drivers
v0xd3fa10_0 .net "cc", 3 0, L_0xd72f10;  1 drivers
v0xd3fb00_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd3fbf0_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd3fd30_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd3fe60_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd3ff00_0 .net "i_fiq", 0 0, v0xd71b80_0;  alias, 1 drivers
v0xd3ffc0_0 .net "i_instruction", 31 0, v0xd47890_0;  alias, 1 drivers
v0xd40130_0 .net "i_instruction_valid", 0 0, v0xd479f0_0;  alias, 1 drivers
v0xd401f0_0 .net "i_irq", 0 0, v0xd71d60_0;  alias, 1 drivers
v0xd402b0_0 .net "i_issue_stall", 0 0, v0xd540e0_0;  alias, 1 drivers
v0xd40350_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd40480_0 .net "id", 2 0, L_0xd72fb0;  1 drivers
v0xd40540_0 .net "link", 0 0, L_0xd73620;  1 drivers
v0xd40600_0 .net "load", 0 0, L_0xd733e0;  1 drivers
v0xd406c0_0 .var "o_fiq", 0 0;
v0xd40870_0 .var "o_instruction", 34 0;
v0xd40910_0 .var "o_instruction_valid", 0 0;
v0xd409b0_0 .var "o_irq", 0 0;
v0xd40a50_0 .var "o_stall_from_decode", 0 0;
v0xd40af0_0 .net "pre_index", 0 0, L_0xd73050;  1 drivers
v0xd40b90_0 .net "reglist", 15 0, L_0xd73580;  1 drivers
v0xd40c30_0 .var "reglist_ff", 15 0;
v0xd40cd0_0 .var "reglist_nxt", 15 0;
v0xd40db0_0 .net "s_bit", 0 0, L_0xd732a0;  1 drivers
v0xd40e70_0 .net "srcdest", 3 0, L_0xd72e70;  1 drivers
v0xd40f50_0 .var "state_ff", 2 0;
v0xd41030_0 .var "state_nxt", 2 0;
v0xd41110_0 .net "store", 0 0, L_0xd73480;  1 drivers
v0xd411d0_0 .net "up", 0 0, L_0xd73200;  1 drivers
v0xd41290_0 .net "writeback", 0 0, L_0xd73340;  1 drivers
E_0xd3dd50/0 .event edge, v0xd40f50_0, v0xd40480_0, v0xd40130_0, v0xd3fa10_0;
E_0xd3dd50/1 .event edge, v0xd3f830_0, v0xd40b90_0, v0xd3ffc0_0, v0xd401f0_0;
E_0xd3dd50/2 .event edge, v0xd3ff00_0, v0xd40c30_0, v0xd3f0b0_0, v0xd40600_0;
E_0xd3dd50/3 .event edge, v0xd40db0_0;
E_0xd3dd50 .event/or E_0xd3dd50/0, E_0xd3dd50/1, E_0xd3dd50/2, E_0xd3dd50/3;
L_0xd72d40 .part v0xd47890_0, 16, 4;
L_0xd72e70 .part v0xd47890_0, 12, 4;
L_0xd72f10 .part v0xd47890_0, 28, 4;
L_0xd72fb0 .part v0xd47890_0, 25, 3;
L_0xd73050 .part v0xd47890_0, 24, 1;
L_0xd73200 .part v0xd47890_0, 23, 1;
L_0xd732a0 .part v0xd47890_0, 22, 1;
L_0xd73340 .part v0xd47890_0, 21, 1;
L_0xd733e0 .part v0xd47890_0, 20, 1;
L_0xd73480 .reduce/nor L_0xd733e0;
L_0xd73580 .part v0xd47890_0, 0, 16;
L_0xd73620 .part v0xd47890_0, 24, 1;
L_0xd73730 .part v0xd47890_0, 0, 12;
S_0xd3de00 .scope task, "clear" "clear" 19 262, 19 262 0, S_0xd39840;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd40f50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xd40c30_0, 0;
    %end;
S_0xd3dff0 .scope function, "map" "map" 19 168, 19 168 0, S_0xd39840;
 .timescale 0 0;
v0xd3e1e0_0 .var "base", 3 0;
v0xd3e2c0_0 .var "cc", 3 0;
v0xd3e3a0_0 .var "enc", 3 0;
v0xd3e490_0 .var "id", 2 0;
v0xd3e570_0 .var "instr", 31 0;
v0xd3e6a0_0 .var "list", 15 0;
v0xd3e780_0 .var "load", 0 0;
v0xd3e840_0 .var "map", 33 0;
v0xd3e920_0 .var "pre_index", 0 0;
v0xd3ea70_0 .var "reglist", 15 0;
v0xd3eb50_0 .var "s_bit", 0 0;
v0xd3ec10_0 .var "srcdest", 3 0;
v0xd3ecf0_0 .var "store", 0 0;
v0xd3edb0_0 .var "up", 0 0;
v0xd3ee70_0 .var "writeback", 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0xd3e570_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0xd3e1e0_0, 0, 4;
    %load/vec4 v0xd3e570_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0xd3ec10_0, 0, 4;
    %load/vec4 v0xd3e570_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xd3e2c0_0, 0, 4;
    %load/vec4 v0xd3e570_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0xd3e490_0, 0, 3;
    %load/vec4 v0xd3e570_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0xd3e920_0, 0, 1;
    %load/vec4 v0xd3e570_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0xd3edb0_0, 0, 1;
    %load/vec4 v0xd3e570_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0xd3eb50_0, 0, 1;
    %load/vec4 v0xd3e570_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0xd3ee70_0, 0, 1;
    %load/vec4 v0xd3e570_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xd3e780_0, 0, 1;
    %load/vec4 v0xd3e780_0;
    %nor/r;
    %store/vec4 v0xd3ecf0_0, 0, 1;
    %load/vec4 v0xd3e570_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0xd3ea70_0, 0, 16;
    %load/vec4 v0xd3e570_0;
    %pad/u 34;
    %store/vec4 v0xd3e840_0, 0, 34;
    %load/vec4 v0xd3e840_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0xd3e840_0, 0, 34;
    %load/vec4 v0xd3e840_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0xd3e840_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 12;
    %load/vec4 v0xd3e3a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %load/vec4 v0xd3e6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.160, 4;
    %load/vec4 v0xd3ee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.162, 8;
    %load/vec4 v0xd3e2c0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0xd3e1e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0xd3e840_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.163;
T_19.162 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0xd3e840_0, 0, 34;
T_19.163 ;
    %jmp T_19.161;
T_19.160 ;
    %load/vec4 v0xd3ecf0_0;
    %load/vec4 v0xd3eb50_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xd3e780_0;
    %load/vec4 v0xd3eb50_0;
    %and;
    %load/vec4 v0xd3e6a0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.164, 9;
    %load/vec4 v0xd3e840_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.166, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.167, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.168, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.169, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.170, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.171, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.172, 6;
    %jmp T_19.173;
T_19.166 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.167 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.168 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.169 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.170 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.171 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.172 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
    %jmp T_19.173;
T_19.173 ;
    %pop/vec4 1;
    %jmp T_19.165;
T_19.164 ;
    %load/vec4 v0xd3e780_0;
    %load/vec4 v0xd3e3a0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.174, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e840_0, 4, 1;
T_19.174 ;
T_19.165 ;
T_19.161 ;
    %end;
S_0xd3ef30 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 19 122, 19 122 0, S_0xd39840;
 .timescale 0 0;
v0xd3f0b0_0 .var "pri_enc_out", 3 0;
S_0xd3f190 .scope function, "pri_enc" "pri_enc" 19 237, 19 237 0, S_0xd39840;
 .timescale 0 0;
v0xd3f650_0 .var "in", 15 0;
v0xd3f750_0 .var "pri_enc", 3 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_17, S_0xd3f360;
    %jmp t_16;
    .scope S_0xd3f360;
t_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xd3f750_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0xd3f550_0, 0, 32;
T_20.176 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xd3f550_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_20.177, 5;
    %load/vec4 v0xd3f650_0;
    %load/vec4 v0xd3f550_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.178, 4;
    %load/vec4 v0xd3f550_0;
    %pad/s 4;
    %store/vec4 v0xd3f750_0, 0, 4;
T_20.178 ;
    %load/vec4 v0xd3f550_0;
    %subi 1, 0, 32;
    %store/vec4 v0xd3f550_0, 0, 32;
    %jmp T_20.176;
T_20.177 ;
    %end;
    .scope S_0xd3f190;
t_16 %join;
    %end;
S_0xd3f360 .scope begin, "priEncFn" "priEncFn" 19 238, 19 238 0, S_0xd3f190;
 .timescale 0 0;
v0xd3f550_0 .var/i "i", 31 0;
S_0xd46a60 .scope module, "u_zap_fetch_main" "zap_fetch_main" 5 249, 20 17 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_issue"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 32 "i_pc_ff"
    .port_info 8 /INPUT 32 "i_instruction"
    .port_info 9 /INPUT 1 "i_valid"
    .port_info 10 /INPUT 1 "i_instr_abort"
    .port_info 11 /OUTPUT 32 "o_instruction"
    .port_info 12 /OUTPUT 1 "o_valid"
    .port_info 13 /OUTPUT 1 "o_instr_abort"
    .port_info 14 /OUTPUT 32 "o_pc_plus_8_ff"
P_0xd2caf0 .param/l "ABORT_PAYLOAD" 1 20 54, C4<00000000000000000000000000000000>;
v0xd46e10_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd46f40_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd47090_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd47160_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd47290_0 .net "i_instr_abort", 0 0, L_0xd85810;  alias, 1 drivers
v0xd47330_0 .net "i_instruction", 31 0, L_0xd855b0;  alias, 1 drivers
v0xd473f0_0 .net "i_pc_ff", 31 0, v0xd60570_0;  alias, 1 drivers
v0xd474b0_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd47550_0 .net "i_stall_from_decode", 0 0, v0xd46100_0;  alias, 1 drivers
v0xd47680_0 .net "i_stall_from_issue", 0 0, v0xd540e0_0;  alias, 1 drivers
v0xd47720_0 .net "i_valid", 0 0, L_0xd856e0;  alias, 1 drivers
v0xd477c0_0 .var "o_instr_abort", 0 0;
v0xd47890_0 .var "o_instruction", 31 0;
v0xd47930_0 .var "o_pc_plus_8_ff", 31 0;
v0xd479f0_0 .var "o_valid", 0 0;
v0xd47a90_0 .var "pc_buff", 31 0;
S_0xd47db0 .scope module, "u_zap_issue_main" "zap_issue_main" 5 329, 21 22 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 6 /INPUT 4 "i_condition_code_ff"
    .port_info 7 /INPUT 6 "i_destination_index_ff"
    .port_info 8 /INPUT 33 "i_alu_source_ff"
    .port_info 9 /INPUT 5 "i_alu_operation_ff"
    .port_info 10 /INPUT 33 "i_shift_source_ff"
    .port_info 11 /INPUT 3 "i_shift_operation_ff"
    .port_info 12 /INPUT 33 "i_shift_length_ff"
    .port_info 13 /INPUT 1 "i_flag_update_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /INPUT 1 "i_mem_load_ff"
    .port_info 16 /INPUT 1 "i_mem_store_ff"
    .port_info 17 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 18 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 19 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_translate_ff"
    .port_info 23 /INPUT 1 "i_irq_ff"
    .port_info 24 /INPUT 1 "i_fiq_ff"
    .port_info 25 /INPUT 1 "i_abt_ff"
    .port_info 26 /INPUT 1 "i_swi_ff"
    .port_info 27 /INPUT 32 "i_rd_data_0"
    .port_info 28 /INPUT 32 "i_rd_data_1"
    .port_info 29 /INPUT 32 "i_rd_data_2"
    .port_info 30 /INPUT 32 "i_rd_data_3"
    .port_info 31 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 32 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 33 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 34 /INPUT 1 "i_alu_dav_nxt"
    .port_info 35 /INPUT 1 "i_alu_dav_ff"
    .port_info 36 /INPUT 1 "i_memory_dav_ff"
    .port_info 37 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 38 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 39 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 40 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 41 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 42 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 43 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 44 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 45 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 46 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 47 /OUTPUT 6 "o_rd_index_0"
    .port_info 48 /OUTPUT 6 "o_rd_index_1"
    .port_info 49 /OUTPUT 6 "o_rd_index_2"
    .port_info 50 /OUTPUT 6 "o_rd_index_3"
    .port_info 51 /OUTPUT 4 "o_condition_code_ff"
    .port_info 52 /OUTPUT 6 "o_destination_index_ff"
    .port_info 53 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 54 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 55 /OUTPUT 1 "o_flag_update_ff"
    .port_info 56 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 57 /OUTPUT 1 "o_mem_load_ff"
    .port_info 58 /OUTPUT 1 "o_mem_store_ff"
    .port_info 59 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 60 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 61 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 63 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 64 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 65 /OUTPUT 1 "o_irq_ff"
    .port_info 66 /OUTPUT 1 "o_fiq_ff"
    .port_info 67 /OUTPUT 1 "o_abt_ff"
    .port_info 68 /OUTPUT 1 "o_swi_ff"
    .port_info 69 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 70 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 71 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 72 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 73 /OUTPUT 33 "o_alu_source_ff"
    .port_info 74 /OUTPUT 33 "o_shift_source_ff"
    .port_info 75 /OUTPUT 33 "o_shift_length_ff"
    .port_info 76 /OUTPUT 1 "o_stall_from_issue"
    .port_info 77 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 78 /OUTPUT 1 "o_shifter_disable_ff"
P_0xd47f30 .param/l "ADC" 0 7 7, C4<0101>;
P_0xd47f70 .param/l "ADD" 0 7 6, C4<0100>;
P_0xd47fb0 .param/l "AL" 0 3 16, C4<1110>;
P_0xd47ff0 .param/l "ALU_OPS" 0 21 31, +C4<00000000000000000000000000100000>;
P_0xd48030 .param/l "AND" 0 7 2, C4<0000>;
P_0xd48070 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd480b0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd480f0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd48130 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd48170 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd481b0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd481f0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd48230 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd48270 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd482b0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd482f0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd48330 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd48370 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd483b0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd483f0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0xd48430 .param/l "BIC" 0 7 16, C4<1110>;
P_0xd48470 .param/l "CC" 0 3 5, C4<0011>;
P_0xd484b0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xd484f0 .param/l "CMN" 0 7 13, C4<1011>;
P_0xd48530 .param/l "CMP" 0 7 12, C4<1010>;
P_0xd48570 .param/l "CS" 0 3 4, C4<0010>;
P_0xd485b0 .param/l "EOR" 0 7 3, C4<0001>;
P_0xd485f0 .param/l "EQ" 0 3 2, C4<0000>;
P_0xd48630 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xd48670 .param/l "GE" 0 3 12, C4<1010>;
P_0xd486b0 .param/l "GT" 0 3 14, C4<1100>;
P_0xd486f0 .param/l "HI" 0 3 10, C4<1000>;
P_0xd48730 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xd48770 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xd487b0 .param/l "LE" 0 3 15, C4<1101>;
P_0xd487f0 .param/l "LS" 0 3 11, C4<1001>;
P_0xd48830 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0xd48870 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xd488b0 .param/l "LT" 0 3 13, C4<1011>;
P_0xd488f0 .param/l "MI" 0 3 6, C4<0100>;
P_0xd48930 .param/l "MLA" 0 7 19, C4<10001>;
P_0xd48970 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xd489b0 .param/l "MOV" 0 7 15, C4<1101>;
P_0xd489f0 .param/l "MUL" 0 7 18, C4<10000>;
P_0xd48a30 .param/l "MVN" 0 7 17, C4<1111>;
P_0xd48a70 .param/l "NE" 0 3 3, C4<0001>;
P_0xd48ab0 .param/l "NV" 0 3 17, C4<1111>;
P_0xd48af0 .param/l "ORR" 0 7 14, C4<1100>;
P_0xd48b30 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd48b70 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd48bb0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd48bf0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd48c30 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd48c70 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd48cb0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd48cf0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd48d30 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd48d70 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd48db0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd48df0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd48e30 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd48e70 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd48eb0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd48ef0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd48f30 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd48f70 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd48fb0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd48ff0 .param/l "PHY_REGS" 0 21 27, +C4<00000000000000000000000000101110>;
P_0xd49030 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd49070 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd490b0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd490f0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd49130 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd49170 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd491b0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd491f0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd49230 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd49270 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd492b0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd492f0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd49330 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd49370 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd493b0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd493f0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd49430 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd49470 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd494b0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd494f0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd49530 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd49570 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd495b0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd495f0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd49630 .param/l "PL" 0 3 7, C4<0101>;
P_0xd49670 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd496b0 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0xd496f0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0xd49730 .param/l "RSB" 0 7 5, C4<0011>;
P_0xd49770 .param/l "RSC" 0 7 9, C4<0111>;
P_0xd497b0 .param/l "SBC" 0 7 8, C4<0110>;
P_0xd497f0 .param/l "SHIFT_OPS" 0 21 35, +C4<00000000000000000000000000000101>;
P_0xd49830 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xd49870 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xd498b0 .param/l "SUB" 0 7 4, C4<0010>;
P_0xd498f0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xd49930 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd49970 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xd499b0 .param/l "TST" 0 7 10, C4<1000>;
P_0xd499f0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xd49a30 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xd49a70 .param/l "VC" 0 3 9, C4<0111>;
P_0xd49ab0 .param/l "VS" 0 3 8, C4<0110>;
v0xd4fae0_0 .net "i_abt_ff", 0 0, v0xd43fb0_0;  alias, 1 drivers
v0xd4fbd0_0 .net "i_alu_dav_ff", 0 0, v0xd26f70_0;  alias, 1 drivers
v0xd4fca0_0 .net "i_alu_dav_nxt", 0 0, v0xd27010_0;  alias, 1 drivers
v0xd4fda0_0 .net "i_alu_destination_index_ff", 5 0, v0xd270b0_0;  alias, 1 drivers
v0xd4fe70_0 .net "i_alu_destination_value_ff", 31 0, v0xd26c20_0;  alias, 1 drivers
v0xd4ff60_0 .net "i_alu_destination_value_nxt", 31 0, v0xbed660_0;  alias, 1 drivers
v0xd50030_0 .net "i_alu_mem_load_ff", 0 0, v0xd27490_0;  alias, 1 drivers
v0xd50100_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0xd276b0_0;  alias, 1 drivers
v0xd501d0_0 .net "i_alu_operation_ff", 4 0, v0xd440f0_0;  alias, 1 drivers
v0xd50330_0 .net "i_alu_source_ff", 32 0, v0xd44230_0;  alias, 1 drivers
v0xd503d0_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd50470_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd50510_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd505b0_0 .net "i_condition_code_ff", 3 0, v0xd443d0_0;  alias, 1 drivers
v0xd50680_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd50720_0 .net "i_destination_index_ff", 5 0, v0xd445a0_0;  alias, 1 drivers
v0xd507f0_0 .net "i_fiq_ff", 0 0, v0xd44740_0;  alias, 1 drivers
v0xd509a0_0 .net "i_flag_update_ff", 0 0, v0xd448d0_0;  alias, 1 drivers
v0xd50a40_0 .net "i_irq_ff", 0 0, v0xd44a40_0;  alias, 1 drivers
v0xd50ae0_0 .net "i_mem_load_ff", 0 0, v0xd43250_0;  alias, 1 drivers
v0xd50bb0_0 .net "i_mem_pre_index_ff", 0 0, v0xd44f20_0;  alias, 1 drivers
v0xd50c80_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0xd45090_0;  alias, 1 drivers
v0xd50d50_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0xd45200_0;  alias, 1 drivers
v0xd50e20_0 .net "i_mem_srcdest_index_ff", 5 0, v0xd45370_0;  alias, 1 drivers
v0xd50ef0_0 .net "i_mem_store_ff", 0 0, v0xd45510_0;  alias, 1 drivers
v0xd50fc0_0 .net "i_mem_translate_ff", 0 0, v0xd456a0_0;  alias, 1 drivers
v0xd51090_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0xd45810_0;  alias, 1 drivers
v0xd51160_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0xd45980_0;  alias, 1 drivers
v0xd51230_0 .net "i_memory_dav_ff", 0 0, v0xd59220_0;  alias, 1 drivers
v0xd512d0_0 .net "i_memory_destination_index_ff", 5 0, v0xd593d0_0;  alias, 1 drivers
v0xd51370_0 .net "i_memory_destination_value_ff", 31 0, v0xd59180_0;  alias, 1 drivers
v0xd51410_0 .net "i_memory_mem_load_ff", 0 0, v0xd596f0_0;  alias, 1 drivers
v0xd514b0_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0xd59790_0;  alias, 1 drivers
v0xd50890_0 .net "i_memory_mem_srcdest_value_ff", 31 0, L_0xd85ae0;  alias, 1 drivers
v0xd51760_0 .net "i_pc_plus_8_ff", 31 0, v0xd45af0_0;  alias, 1 drivers
v0xd51800_0 .net "i_rd_data_0", 31 0, v0xd60660_0;  alias, 1 drivers
v0xd518a0_0 .net "i_rd_data_1", 31 0, v0xd60720_0;  alias, 1 drivers
v0xd51940_0 .net "i_rd_data_2", 31 0, v0xd607c0_0;  alias, 1 drivers
v0xd519e0_0 .net "i_rd_data_3", 31 0, v0xd60860_0;  alias, 1 drivers
v0xd51aa0_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd51b40_0 .net "i_shift_length_ff", 32 0, v0xd45bb0_0;  alias, 1 drivers
v0xd51c30_0 .net "i_shift_operation_ff", 2 0, v0xd45d70_0;  alias, 1 drivers
v0xd51d00_0 .net "i_shift_source_ff", 32 0, v0xd45f40_0;  alias, 1 drivers
v0xd51dd0_0 .net "i_shifter_destination_index_ff", 5 0, v0xd67d40_0;  alias, 1 drivers
v0xd51ea0_0 .net "i_shifter_mem_load_ff", 0 0, v0xd68070_0;  alias, 1 drivers
v0xd51f70_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0xd683a0_0;  alias, 1 drivers
v0xd52040_0 .net "i_swi_ff", 0 0, v0xd461c0_0;  alias, 1 drivers
v0xd52110_0 .var "load_lock", 0 0;
v0xd521b0_0 .var "lock", 0 0;
v0xd52250_0 .var "o_abt_ff", 0 0;
v0xd522f0_0 .var "o_alu_operation_ff", 4 0;
v0xd523d0_0 .var "o_alu_source_ff", 32 0;
v0xd524b0_0 .var "o_alu_source_value_ff", 31 0;
v0xd52590_0 .var "o_alu_source_value_nxt", 31 0;
v0xd52670_0 .var "o_condition_code_ff", 3 0;
v0xd52750_0 .var "o_destination_index_ff", 5 0;
v0xd52830_0 .var "o_fiq_ff", 0 0;
v0xd528f0_0 .var "o_flag_update_ff", 0 0;
v0xd529b0_0 .var "o_irq_ff", 0 0;
v0xd52a70_0 .var "o_mem_load_ff", 0 0;
v0xd52b30_0 .var "o_mem_pre_index_ff", 0 0;
v0xd52bf0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xd52cb0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xd52d70_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xd52e50_0 .var "o_mem_srcdest_value_ff", 31 0;
v0xd51550_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0xd51630_0 .var "o_mem_store_ff", 0 0;
v0xd53300_0 .var "o_mem_translate_ff", 0 0;
v0xd533a0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xd53440_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xd534e0_0 .var "o_pc_plus_8_ff", 31 0;
v0xd535c0_0 .var "o_rd_index_0", 5 0;
v0xd536a0_0 .var "o_rd_index_1", 5 0;
v0xd53780_0 .var "o_rd_index_2", 5 0;
v0xd53860_0 .var "o_rd_index_3", 5 0;
v0xd53940_0 .var "o_shift_length_ff", 32 0;
v0xd53a20_0 .var "o_shift_length_value_ff", 31 0;
v0xd53b00_0 .var "o_shift_length_value_nxt", 31 0;
v0xd53be0_0 .var "o_shift_operation_ff", 2 0;
v0xd53cc0_0 .var "o_shift_source_ff", 32 0;
v0xd53da0_0 .var "o_shift_source_value_ff", 31 0;
v0xd53e80_0 .var "o_shift_source_value_nxt", 31 0;
v0xd53f60_0 .var "o_shifter_disable_ff", 0 0;
v0xd54020_0 .var "o_shifter_disable_nxt", 0 0;
v0xd540e0_0 .var "o_stall_from_issue", 0 0;
v0xd54210_0 .var "o_swi_ff", 0 0;
v0xd542d0_0 .var "shift_lock", 0 0;
E_0xd4dae0/0 .event edge, v0xd44230_0, v0xd52d70_0, v0xd52670_0, v0xd52a70_0;
E_0xd4dae0/1 .event edge, v0xbed830_0, v0xd27010_0, v0xbc0bc0_0, v0xd276b0_0;
E_0xd4dae0/2 .event edge, v0xd26f70_0, v0xd27490_0, v0xd45f40_0, v0xd45bb0_0;
E_0xd4dae0/3 .event edge, v0xd45d70_0, v0xd52750_0;
E_0xd4dae0 .event/or E_0xd4dae0/0, E_0xd4dae0/1, E_0xd4dae0/2, E_0xd4dae0/3;
E_0xd4dba0 .event edge, v0xd521b0_0;
E_0xd4dc00 .event edge, v0xd44230_0, v0xd45f40_0, v0xd45bb0_0, v0xd45370_0;
E_0xd4dc70/0 .event edge, v0xd44230_0, v0xba6a80_0, v0xd27010_0, v0xbed660_0;
E_0xd4dc70/1 .event edge, v0xd26c20_0, v0xd270b0_0, v0xd26f70_0, v0xd512d0_0;
E_0xd4dc70/2 .event edge, v0xd51230_0, v0xd45f40_0, v0xd45bb0_0, v0xd45370_0;
E_0xd4dc70 .event/or E_0xd4dc70/0, E_0xd4dc70/1, E_0xd4dc70/2;
E_0xd4dd50 .event edge, v0xd542d0_0, v0xd52110_0;
S_0xd4dd90 .scope function, "determine_load_lock" "determine_load_lock" 21 479, 21 479 0, S_0xd47db0;
 .timescale 0 0;
v0xd4df80_0 .var "determine_load_lock", 0 0;
v0xd4e060_0 .var "i_alu_dav_ff", 0 0;
v0xd4e120_0 .var "i_alu_dav_nxt", 0 0;
v0xd4e1f0_0 .var "i_alu_mem_load_ff", 0 0;
v0xd4e2b0_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0xd4e3e0_0 .var "i_shifter_mem_load_ff", 0 0;
v0xd4e4a0_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0xd4e580_0 .var "index", 32 0;
v0xd4e660_0 .var "o_condition_code_ff", 3 0;
v0xd4e7d0_0 .var "o_mem_load_ff", 0 0;
v0xd4e890_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4df80_0, 0, 1;
    %load/vec4 v0xd4e580_0;
    %load/vec4 v0xd4e890_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4e660_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xd4e7d0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xd4e580_0;
    %load/vec4 v0xd4e4a0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4e120_0;
    %and;
    %load/vec4 v0xd4e3e0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xd4e580_0;
    %load/vec4 v0xd4e2b0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4e060_0;
    %and;
    %load/vec4 v0xd4e1f0_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_21.180, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd4df80_0, 0, 1;
T_21.180 ;
    %load/vec4 v0xd4e580_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.182, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4df80_0, 0, 1;
T_21.182 ;
    %end;
S_0xd4e970 .scope function, "get_register_value" "get_register_value" 21 361, 21 361 0, S_0xd47db0;
 .timescale 0 0;
v0xd4eb10_0 .var "get", 31 0;
v0xd4ebf0_0 .var "get_register_value", 31 0;
v0xd4ecd0_0 .var "i_alu_dav_ff", 0 0;
v0xd4ed70_0 .var "i_alu_dav_nxt", 0 0;
v0xd4ee30_0 .var "i_alu_destination_index_ff", 5 0;
v0xd4ef60_0 .var "i_alu_destination_value_ff", 31 0;
v0xd4f040_0 .var "i_alu_destination_value_nxt", 31 0;
v0xd4f120_0 .var "i_memory_dav_ff", 0 0;
v0xd4f1e0_0 .var "i_memory_destination_index_ff", 5 0;
v0xd4f350_0 .var "i_shifter_destination_index_ff", 32 0;
v0xd4f430_0 .var "index", 32 0;
v0xd4f510_0 .var "rd_port", 1 0;
TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0xd4f430_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.184, 8;
    %load/vec4 v0xd4f430_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.185;
T_22.184 ;
    %load/vec4 v0xd4f430_0;
    %load/vec4 v0xd4f350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4ed70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.186, 8;
    %load/vec4 v0xd4f040_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.187;
T_22.186 ;
    %load/vec4 v0xd4f430_0;
    %load/vec4 v0xd4ee30_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4ecd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.188, 8;
    %load/vec4 v0xd4ef60_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.189;
T_22.188 ;
    %load/vec4 v0xd4f430_0;
    %load/vec4 v0xd4f1e0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4f120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.190, 8;
    %load/vec4 v0xd51370_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.191;
T_22.190 ;
    %load/vec4 v0xd4f510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.192, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.193, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.194, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.195, 6;
    %jmp T_22.196;
T_22.192 ;
    %load/vec4 v0xd51800_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.196;
T_22.193 ;
    %load/vec4 v0xd518a0_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.196;
T_22.194 ;
    %load/vec4 v0xd51940_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.196;
T_22.195 ;
    %load/vec4 v0xd519e0_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
    %jmp T_22.196;
T_22.196 ;
    %pop/vec4 1;
T_22.191 ;
T_22.189 ;
T_22.187 ;
T_22.185 ;
    %load/vec4 v0xd4f430_0;
    %load/vec4 v0xd50e20_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd51410_0;
    %and;
    %load/vec4 v0xd4f120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.197, 8;
    %load/vec4 v0xd50890_0;
    %store/vec4 v0xd4eb10_0, 0, 32;
T_22.197 ;
    %load/vec4 v0xd4eb10_0;
    %store/vec4 v0xd4ebf0_0, 0, 32;
    %end;
S_0xd4f5f0 .scope function, "shifter_lock_check" "shifter_lock_check" 21 460, 21 460 0, S_0xd47db0;
 .timescale 0 0;
v0xd4f770_0 .var "index", 32 0;
v0xd4f850_0 .var "o_condition_code_ff", 3 0;
v0xd4f930_0 .var "o_destination_index_ff", 5 0;
v0xd4fa20_0 .var "shifter_lock_check", 0 0;
TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0xd4f930_0;
    %pad/u 33;
    %load/vec4 v0xd4f770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd4f850_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.199, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd4fa20_0, 0, 1;
    %jmp T_23.200;
T_23.199 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4fa20_0, 0, 1;
T_23.200 ;
    %load/vec4 v0xd4f770_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.201, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd4fa20_0, 0, 1;
T_23.201 ;
    %end;
S_0xd4d0f0 .scope module, "u_zap_memory_main" "zap_memory_main" 5 579, 22 13 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 1 "i_dav_ff"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 32 "i_alu_result_ff"
    .port_info 8 /INPUT 4 "i_flags_ff"
    .port_info 9 /INPUT 6 "i_destination_index_ff"
    .port_info 10 /INPUT 1 "i_irq_ff"
    .port_info 11 /INPUT 1 "i_fiq_ff"
    .port_info 12 /INPUT 1 "i_instr_abort_ff"
    .port_info 13 /INPUT 1 "i_swi_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /OUTPUT 32 "o_alu_result_ff"
    .port_info 16 /OUTPUT 4 "o_flags_ff"
    .port_info 17 /OUTPUT 6 "o_destination_index_ff"
    .port_info 18 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 19 /OUTPUT 1 "o_dav_ff"
    .port_info 20 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 21 /OUTPUT 1 "o_irq_ff"
    .port_info 22 /OUTPUT 1 "o_fiq_ff"
    .port_info 23 /OUTPUT 1 "o_swi_ff"
    .port_info 24 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 25 /OUTPUT 1 "o_mem_load_ff"
P_0xd54ff0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd55030 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd55070 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd550b0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd550f0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd55130 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd55170 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd551b0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd551f0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd55230 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd55270 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd552b0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd552f0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd55330 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd55370 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd553b0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd553f0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd55430 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd55470 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd554b0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd554f0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd55530 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd55570 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd555b0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd555f0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd55630 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd55670 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd556b0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd556f0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd55730 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd55770 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd557b0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd557f0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd55830 .param/l "PHY_REGS" 0 22 16, +C4<00000000000000000000000000101110>;
P_0xd55870 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd558b0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd558f0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd55930 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd55970 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd559b0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd559f0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd55a30 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd55a70 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd55ab0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd55af0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd55b30 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd55b70 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd55bb0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd55bf0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd55c30 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd55c70 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd55cb0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd55cf0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd55d30 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd55d70 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd55db0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd55df0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd55e30 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd55e70 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd55eb0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd55ef0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
v0xd583d0_0 .net "i_alu_result_ff", 31 0, v0xd26c20_0;  alias, 1 drivers
v0xd58500_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd585c0_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd58770_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd58810_0 .net "i_dav_ff", 0 0, v0xd26f70_0;  alias, 1 drivers
v0xd58900_0 .net "i_destination_index_ff", 5 0, v0xd270b0_0;  alias, 1 drivers
v0xd589f0_0 .net "i_fiq_ff", 0 0, v0xd27170_0;  alias, 1 drivers
v0xd58a90_0 .net "i_flags_ff", 3 0, v0xd27230_0;  alias, 1 drivers
v0xd58b30_0 .net "i_instr_abort_ff", 0 0, v0xd26b80_0;  alias, 1 drivers
v0xd58c60_0 .net "i_irq_ff", 0 0, v0xd27310_0;  alias, 1 drivers
v0xd58d00_0 .net "i_mem_load_ff", 0 0, v0xd27490_0;  alias, 1 drivers
v0xd58da0_0 .net "i_mem_srcdest_index_ff", 5 0, v0xd276b0_0;  alias, 1 drivers
v0xd58e90_0 .net "i_pc_plus_8_ff", 31 0, v0xd27bd0_0;  alias, 1 drivers
v0xd58f30_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd590e0_0 .net "i_swi_ff", 0 0, v0xd27cb0_0;  alias, 1 drivers
v0xd59180_0 .var "o_alu_result_ff", 31 0;
v0xd59220_0 .var "o_dav_ff", 0 0;
v0xd593d0_0 .var "o_destination_index_ff", 5 0;
v0xd59470_0 .var "o_fiq_ff", 0 0;
v0xd59510_0 .var "o_flags_ff", 3 0;
v0xd595b0_0 .var "o_instr_abort_ff", 0 0;
v0xd59650_0 .var "o_irq_ff", 0 0;
v0xd596f0_0 .var "o_mem_load_ff", 0 0;
v0xd59790_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xd59830_0 .var "o_pc_plus_8_ff", 31 0;
v0xd598d0_0 .var "o_swi_ff", 0 0;
S_0xd58200 .scope task, "clear_interrupts" "clear_interrupts" 22 127, 22 127 0, S_0xd4d0f0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_memory_main.clear_interrupts ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd595b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd596f0_0, 0;
    %end;
S_0xd59db0 .scope module, "u_zap_regf" "zap_register_file" 5 625, 23 20 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 32 "i_data_abort_vector"
    .port_info 9 /INPUT 32 "i_fiq_vector"
    .port_info 10 /INPUT 32 "i_irq_vector"
    .port_info 11 /INPUT 32 "i_instruction_abort_vector"
    .port_info 12 /INPUT 32 "i_swi_vector"
    .port_info 13 /INPUT 32 "i_und_vector"
    .port_info 14 /INPUT 6 "i_rd_index_0"
    .port_info 15 /INPUT 6 "i_rd_index_1"
    .port_info 16 /INPUT 6 "i_rd_index_2"
    .port_info 17 /INPUT 6 "i_rd_index_3"
    .port_info 18 /INPUT 6 "i_wr_index"
    .port_info 19 /INPUT 32 "i_wr_data"
    .port_info 20 /INPUT 4 "i_flags"
    .port_info 21 /INPUT 6 "i_wr_index_1"
    .port_info 22 /INPUT 32 "i_wr_data_1"
    .port_info 23 /INPUT 1 "i_irq"
    .port_info 24 /INPUT 1 "i_fiq"
    .port_info 25 /INPUT 1 "i_instr_abt"
    .port_info 26 /INPUT 1 "i_data_abt"
    .port_info 27 /INPUT 1 "i_swi"
    .port_info 28 /INPUT 1 "i_und"
    .port_info 29 /INPUT 32 "i_pc_buf_ff"
    .port_info 30 /OUTPUT 32 "o_rd_data_0"
    .port_info 31 /OUTPUT 32 "o_rd_data_1"
    .port_info 32 /OUTPUT 32 "o_rd_data_2"
    .port_info 33 /OUTPUT 32 "o_rd_data_3"
    .port_info 34 /OUTPUT 32 "o_pc"
    .port_info 35 /OUTPUT 32 "o_cpsr"
    .port_info 36 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 37 /OUTPUT 1 "o_fiq_ack"
    .port_info 38 /OUTPUT 1 "o_irq_ack"
P_0xd59f30 .param/l "ABT" 0 10 4, C4<10111>;
P_0xd59f70 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xd59fb0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xd59ff0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xd5a030 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xd5a070 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xd5a0b0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xd5a0f0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xd5a130 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xd5a170 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xd5a1b0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xd5a1f0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xd5a230 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xd5a270 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xd5a2b0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xd5a2f0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0xd5a330 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0xd5a370 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xd5a3b0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xd5a3f0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xd5a430 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xd5a470 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xd5a4b0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xd5a4f0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xd5a530 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xd5a570 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xd5a5b0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xd5a5f0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xd5a630 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xd5a670 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xd5a6b0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xd5a6f0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xd5a730 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xd5a770 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xd5a7b0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xd5a7f0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xd5a830 .param/l "PHY_REGS" 0 23 21, +C4<00000000000000000000000000101110>;
P_0xd5a870 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xd5a8b0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xd5a8f0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xd5a930 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xd5a970 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xd5a9b0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xd5a9f0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xd5aa30 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xd5aa70 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xd5aab0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xd5aaf0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xd5ab30 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xd5ab70 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xd5abb0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xd5abf0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xd5ac30 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xd5ac70 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xd5acb0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xd5acf0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xd5ad30 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xd5ad70 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xd5adb0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xd5adf0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xd5ae30 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xd5ae70 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xd5aeb0 .param/l "SVC" 0 10 5, C4<10011>;
P_0xd5aef0 .param/l "SYS" 0 10 7, C4<11111>;
P_0xd5af30 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xd5af70 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xd5afb0 .param/l "UND" 0 10 8, C4<11011>;
P_0xd5aff0 .param/l "USR" 0 10 6, C4<10000>;
v0xd5e830_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd5e8f0_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
L_0x7f91db0bc1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd5e9b0_0 .net "i_data_abort_vector", 31 0, L_0x7f91db0bc1c8;  1 drivers
v0xd5ea80_0 .net "i_data_abt", 0 0, L_0xd85c20;  alias, 1 drivers
v0xd5eb40_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd5ec30_0 .net "i_fiq", 0 0, v0xd59470_0;  alias, 1 drivers
L_0x7f91db0bc210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xd5ecd0_0 .net "i_fiq_vector", 31 0, L_0x7f91db0bc210;  1 drivers
v0xd5ed90_0 .net "i_flags", 3 0, v0xd59510_0;  alias, 1 drivers
v0xd5ee80_0 .net "i_instr_abt", 0 0, v0xd595b0_0;  alias, 1 drivers
L_0x7f91db0bc2a0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0xd5efe0_0 .net "i_instruction_abort_vector", 31 0, L_0x7f91db0bc2a0;  1 drivers
v0xd5f080_0 .net "i_irq", 0 0, v0xd59650_0;  alias, 1 drivers
L_0x7f91db0bc258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xd5f150_0 .net "i_irq_vector", 31 0, L_0x7f91db0bc258;  1 drivers
v0xd5f210_0 .net "i_pc_buf_ff", 31 0, v0xd59830_0;  alias, 1 drivers
v0xd5f300_0 .net "i_pc_from_alu", 31 0, v0xd27af0_0;  alias, 1 drivers
v0xd5f3c0_0 .net "i_rd_index_0", 5 0, v0xd535c0_0;  alias, 1 drivers
v0xd5f490_0 .net "i_rd_index_1", 5 0, v0xd536a0_0;  alias, 1 drivers
v0xd5f560_0 .net "i_rd_index_2", 5 0, v0xd53780_0;  alias, 1 drivers
v0xd5f710_0 .net "i_rd_index_3", 5 0, v0xd53860_0;  alias, 1 drivers
v0xd5f7b0_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd5f850_0 .net "i_stall_from_decode", 0 0, v0xd46100_0;  alias, 1 drivers
v0xd5f8f0_0 .net "i_stall_from_issue", 0 0, v0xd540e0_0;  alias, 1 drivers
v0xd5f990_0 .net "i_swi", 0 0, v0xd598d0_0;  alias, 1 drivers
L_0x7f91db0bc2e8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xd5fa30_0 .net "i_swi_vector", 31 0, L_0x7f91db0bc2e8;  1 drivers
L_0x7f91db0bc378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd5fad0_0 .net "i_und", 0 0, L_0x7f91db0bc378;  1 drivers
L_0x7f91db0bc330 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0xd5fb70_0 .net "i_und_vector", 31 0, L_0x7f91db0bc330;  1 drivers
v0xd5fc50_0 .net "i_valid", 0 0, v0xd59220_0;  alias, 1 drivers
v0xd5fd40_0 .net "i_wr_data", 31 0, v0xd59180_0;  alias, 1 drivers
v0xd5fe50_0 .net "i_wr_data_1", 31 0, L_0xd85ae0;  alias, 1 drivers
v0xd5ff10_0 .net "i_wr_index", 5 0, v0xd593d0_0;  alias, 1 drivers
v0xd60000_0 .net "i_wr_index_1", 5 0, v0xd59790_0;  alias, 1 drivers
v0xd60110_0 .var "o_clear_from_writeback", 0 0;
v0xd601b0_0 .var "o_cpsr", 31 0;
v0xd602c0_0 .var "o_fiq_ack", 0 0;
v0xd5f620_0 .var "o_irq_ack", 0 0;
v0xd60570_0 .var "o_pc", 31 0;
v0xd60660_0 .var "o_rd_data_0", 31 0;
v0xd60720_0 .var "o_rd_data_1", 31 0;
v0xd607c0_0 .var "o_rd_data_2", 31 0;
v0xd60860_0 .var "o_rd_data_3", 31 0;
v0xd60900 .array "r_ff", 0 45, 31 0;
v0xd610e0 .array "r_nxt", 0 45, 31 0;
v0xd60900_0 .array/port v0xd60900, 0;
v0xd60900_1 .array/port v0xd60900, 1;
v0xd60900_2 .array/port v0xd60900, 2;
E_0xd5d800/0 .event edge, v0xd5e180_0, v0xd60900_0, v0xd60900_1, v0xd60900_2;
v0xd60900_3 .array/port v0xd60900, 3;
v0xd60900_4 .array/port v0xd60900, 4;
v0xd60900_5 .array/port v0xd60900, 5;
v0xd60900_6 .array/port v0xd60900, 6;
E_0xd5d800/1 .event edge, v0xd60900_3, v0xd60900_4, v0xd60900_5, v0xd60900_6;
v0xd60900_7 .array/port v0xd60900, 7;
v0xd60900_8 .array/port v0xd60900, 8;
v0xd60900_9 .array/port v0xd60900, 9;
v0xd60900_10 .array/port v0xd60900, 10;
E_0xd5d800/2 .event edge, v0xd60900_7, v0xd60900_8, v0xd60900_9, v0xd60900_10;
v0xd60900_11 .array/port v0xd60900, 11;
v0xd60900_12 .array/port v0xd60900, 12;
v0xd60900_13 .array/port v0xd60900, 13;
v0xd60900_14 .array/port v0xd60900, 14;
E_0xd5d800/3 .event edge, v0xd60900_11, v0xd60900_12, v0xd60900_13, v0xd60900_14;
v0xd60900_15 .array/port v0xd60900, 15;
v0xd60900_16 .array/port v0xd60900, 16;
v0xd60900_17 .array/port v0xd60900, 17;
v0xd60900_18 .array/port v0xd60900, 18;
E_0xd5d800/4 .event edge, v0xd60900_15, v0xd60900_16, v0xd60900_17, v0xd60900_18;
v0xd60900_19 .array/port v0xd60900, 19;
v0xd60900_20 .array/port v0xd60900, 20;
v0xd60900_21 .array/port v0xd60900, 21;
v0xd60900_22 .array/port v0xd60900, 22;
E_0xd5d800/5 .event edge, v0xd60900_19, v0xd60900_20, v0xd60900_21, v0xd60900_22;
v0xd60900_23 .array/port v0xd60900, 23;
v0xd60900_24 .array/port v0xd60900, 24;
v0xd60900_25 .array/port v0xd60900, 25;
v0xd60900_26 .array/port v0xd60900, 26;
E_0xd5d800/6 .event edge, v0xd60900_23, v0xd60900_24, v0xd60900_25, v0xd60900_26;
v0xd60900_27 .array/port v0xd60900, 27;
v0xd60900_28 .array/port v0xd60900, 28;
v0xd60900_29 .array/port v0xd60900, 29;
v0xd60900_30 .array/port v0xd60900, 30;
E_0xd5d800/7 .event edge, v0xd60900_27, v0xd60900_28, v0xd60900_29, v0xd60900_30;
v0xd60900_31 .array/port v0xd60900, 31;
v0xd60900_32 .array/port v0xd60900, 32;
v0xd60900_33 .array/port v0xd60900, 33;
v0xd60900_34 .array/port v0xd60900, 34;
E_0xd5d800/8 .event edge, v0xd60900_31, v0xd60900_32, v0xd60900_33, v0xd60900_34;
v0xd60900_35 .array/port v0xd60900, 35;
v0xd60900_36 .array/port v0xd60900, 36;
v0xd60900_37 .array/port v0xd60900, 37;
v0xd60900_38 .array/port v0xd60900, 38;
E_0xd5d800/9 .event edge, v0xd60900_35, v0xd60900_36, v0xd60900_37, v0xd60900_38;
v0xd60900_39 .array/port v0xd60900, 39;
v0xd60900_40 .array/port v0xd60900, 40;
v0xd60900_41 .array/port v0xd60900, 41;
v0xd60900_42 .array/port v0xd60900, 42;
E_0xd5d800/10 .event edge, v0xd60900_39, v0xd60900_40, v0xd60900_41, v0xd60900_42;
v0xd60900_43 .array/port v0xd60900, 43;
v0xd60900_44 .array/port v0xd60900, 44;
v0xd60900_45 .array/port v0xd60900, 45;
E_0xd5d800/11 .event edge, v0xd60900_43, v0xd60900_44, v0xd60900_45, v0xba69c0_0;
E_0xd5d800/12 .event edge, v0xd26ed0_0, v0xd27af0_0, v0xd46100_0, v0xd2e5d0_0;
E_0xd5d800/13 .event edge, v0xd5ea80_0, v0xd59470_0, v0xd59650_0, v0xd595b0_0;
E_0xd5d800/14 .event edge, v0xd598d0_0, v0xd5fad0_0, v0xd5e9b0_0, v0xd59830_0;
E_0xd5d800/15 .event edge, v0xd5ecd0_0, v0xd5f150_0, v0xd5efe0_0, v0xd5fa30_0;
E_0xd5d800/16 .event edge, v0xd5fb70_0, v0xd51230_0, v0xd59510_0, v0xd51370_0;
v0xd610e0_0 .array/port v0xd610e0, 0;
E_0xd5d800/17 .event edge, v0xd512d0_0, v0xd50890_0, v0xd514b0_0, v0xd610e0_0;
v0xd610e0_1 .array/port v0xd610e0, 1;
v0xd610e0_2 .array/port v0xd610e0, 2;
v0xd610e0_3 .array/port v0xd610e0, 3;
v0xd610e0_4 .array/port v0xd610e0, 4;
E_0xd5d800/18 .event edge, v0xd610e0_1, v0xd610e0_2, v0xd610e0_3, v0xd610e0_4;
v0xd610e0_5 .array/port v0xd610e0, 5;
v0xd610e0_6 .array/port v0xd610e0, 6;
v0xd610e0_7 .array/port v0xd610e0, 7;
v0xd610e0_8 .array/port v0xd610e0, 8;
E_0xd5d800/19 .event edge, v0xd610e0_5, v0xd610e0_6, v0xd610e0_7, v0xd610e0_8;
v0xd610e0_9 .array/port v0xd610e0, 9;
v0xd610e0_10 .array/port v0xd610e0, 10;
v0xd610e0_11 .array/port v0xd610e0, 11;
v0xd610e0_12 .array/port v0xd610e0, 12;
E_0xd5d800/20 .event edge, v0xd610e0_9, v0xd610e0_10, v0xd610e0_11, v0xd610e0_12;
v0xd610e0_13 .array/port v0xd610e0, 13;
v0xd610e0_14 .array/port v0xd610e0, 14;
v0xd610e0_15 .array/port v0xd610e0, 15;
v0xd610e0_16 .array/port v0xd610e0, 16;
E_0xd5d800/21 .event edge, v0xd610e0_13, v0xd610e0_14, v0xd610e0_15, v0xd610e0_16;
v0xd610e0_17 .array/port v0xd610e0, 17;
v0xd610e0_18 .array/port v0xd610e0, 18;
v0xd610e0_19 .array/port v0xd610e0, 19;
v0xd610e0_20 .array/port v0xd610e0, 20;
E_0xd5d800/22 .event edge, v0xd610e0_17, v0xd610e0_18, v0xd610e0_19, v0xd610e0_20;
v0xd610e0_21 .array/port v0xd610e0, 21;
v0xd610e0_22 .array/port v0xd610e0, 22;
v0xd610e0_23 .array/port v0xd610e0, 23;
v0xd610e0_24 .array/port v0xd610e0, 24;
E_0xd5d800/23 .event edge, v0xd610e0_21, v0xd610e0_22, v0xd610e0_23, v0xd610e0_24;
v0xd610e0_25 .array/port v0xd610e0, 25;
v0xd610e0_26 .array/port v0xd610e0, 26;
v0xd610e0_27 .array/port v0xd610e0, 27;
v0xd610e0_28 .array/port v0xd610e0, 28;
E_0xd5d800/24 .event edge, v0xd610e0_25, v0xd610e0_26, v0xd610e0_27, v0xd610e0_28;
v0xd610e0_29 .array/port v0xd610e0, 29;
v0xd610e0_30 .array/port v0xd610e0, 30;
v0xd610e0_31 .array/port v0xd610e0, 31;
v0xd610e0_32 .array/port v0xd610e0, 32;
E_0xd5d800/25 .event edge, v0xd610e0_29, v0xd610e0_30, v0xd610e0_31, v0xd610e0_32;
v0xd610e0_33 .array/port v0xd610e0, 33;
v0xd610e0_34 .array/port v0xd610e0, 34;
v0xd610e0_35 .array/port v0xd610e0, 35;
v0xd610e0_36 .array/port v0xd610e0, 36;
E_0xd5d800/26 .event edge, v0xd610e0_33, v0xd610e0_34, v0xd610e0_35, v0xd610e0_36;
v0xd610e0_37 .array/port v0xd610e0, 37;
v0xd610e0_38 .array/port v0xd610e0, 38;
v0xd610e0_39 .array/port v0xd610e0, 39;
v0xd610e0_40 .array/port v0xd610e0, 40;
E_0xd5d800/27 .event edge, v0xd610e0_37, v0xd610e0_38, v0xd610e0_39, v0xd610e0_40;
v0xd610e0_41 .array/port v0xd610e0, 41;
v0xd610e0_42 .array/port v0xd610e0, 42;
v0xd610e0_43 .array/port v0xd610e0, 43;
v0xd610e0_44 .array/port v0xd610e0, 44;
E_0xd5d800/28 .event edge, v0xd610e0_41, v0xd610e0_42, v0xd610e0_43, v0xd610e0_44;
v0xd610e0_45 .array/port v0xd610e0, 45;
E_0xd5d800/29 .event edge, v0xd610e0_45;
E_0xd5d800 .event/or E_0xd5d800/0, E_0xd5d800/1, E_0xd5d800/2, E_0xd5d800/3, E_0xd5d800/4, E_0xd5d800/5, E_0xd5d800/6, E_0xd5d800/7, E_0xd5d800/8, E_0xd5d800/9, E_0xd5d800/10, E_0xd5d800/11, E_0xd5d800/12, E_0xd5d800/13, E_0xd5d800/14, E_0xd5d800/15, E_0xd5d800/16, E_0xd5d800/17, E_0xd5d800/18, E_0xd5d800/19, E_0xd5d800/20, E_0xd5d800/21, E_0xd5d800/22, E_0xd5d800/23, E_0xd5d800/24, E_0xd5d800/25, E_0xd5d800/26, E_0xd5d800/27, E_0xd5d800/28, E_0xd5d800/29;
E_0xd5dbf0/0 .event edge, v0xd535c0_0, v0xd60900_0, v0xd60900_1, v0xd60900_2;
E_0xd5dbf0/1 .event edge, v0xd60900_3, v0xd60900_4, v0xd60900_5, v0xd60900_6;
E_0xd5dbf0/2 .event edge, v0xd60900_7, v0xd60900_8, v0xd60900_9, v0xd60900_10;
E_0xd5dbf0/3 .event edge, v0xd60900_11, v0xd60900_12, v0xd60900_13, v0xd60900_14;
E_0xd5dbf0/4 .event edge, v0xd60900_15, v0xd60900_16, v0xd60900_17, v0xd60900_18;
E_0xd5dbf0/5 .event edge, v0xd60900_19, v0xd60900_20, v0xd60900_21, v0xd60900_22;
E_0xd5dbf0/6 .event edge, v0xd60900_23, v0xd60900_24, v0xd60900_25, v0xd60900_26;
E_0xd5dbf0/7 .event edge, v0xd60900_27, v0xd60900_28, v0xd60900_29, v0xd60900_30;
E_0xd5dbf0/8 .event edge, v0xd60900_31, v0xd60900_32, v0xd60900_33, v0xd60900_34;
E_0xd5dbf0/9 .event edge, v0xd60900_35, v0xd60900_36, v0xd60900_37, v0xd60900_38;
E_0xd5dbf0/10 .event edge, v0xd60900_39, v0xd60900_40, v0xd60900_41, v0xd60900_42;
E_0xd5dbf0/11 .event edge, v0xd60900_43, v0xd60900_44, v0xd60900_45, v0xd536a0_0;
E_0xd5dbf0/12 .event edge, v0xd53780_0, v0xd53860_0;
E_0xd5dbf0 .event/or E_0xd5dbf0/0, E_0xd5dbf0/1, E_0xd5dbf0/2, E_0xd5dbf0/3, E_0xd5dbf0/4, E_0xd5dbf0/5, E_0xd5dbf0/6, E_0xd5dbf0/7, E_0xd5dbf0/8, E_0xd5dbf0/9, E_0xd5dbf0/10, E_0xd5dbf0/11, E_0xd5dbf0/12;
E_0xd5ddd0/0 .event edge, v0xd60900_0, v0xd60900_1, v0xd60900_2, v0xd60900_3;
E_0xd5ddd0/1 .event edge, v0xd60900_4, v0xd60900_5, v0xd60900_6, v0xd60900_7;
E_0xd5ddd0/2 .event edge, v0xd60900_8, v0xd60900_9, v0xd60900_10, v0xd60900_11;
E_0xd5ddd0/3 .event edge, v0xd60900_12, v0xd60900_13, v0xd60900_14, v0xd60900_15;
E_0xd5ddd0/4 .event edge, v0xd60900_16, v0xd60900_17, v0xd60900_18, v0xd60900_19;
E_0xd5ddd0/5 .event edge, v0xd60900_20, v0xd60900_21, v0xd60900_22, v0xd60900_23;
E_0xd5ddd0/6 .event edge, v0xd60900_24, v0xd60900_25, v0xd60900_26, v0xd60900_27;
E_0xd5ddd0/7 .event edge, v0xd60900_28, v0xd60900_29, v0xd60900_30, v0xd60900_31;
E_0xd5ddd0/8 .event edge, v0xd60900_32, v0xd60900_33, v0xd60900_34, v0xd60900_35;
E_0xd5ddd0/9 .event edge, v0xd60900_36, v0xd60900_37, v0xd60900_38, v0xd60900_39;
E_0xd5ddd0/10 .event edge, v0xd60900_40, v0xd60900_41, v0xd60900_42, v0xd60900_43;
E_0xd5ddd0/11 .event edge, v0xd60900_44, v0xd60900_45;
E_0xd5ddd0 .event/or E_0xd5ddd0/0, E_0xd5ddd0/1, E_0xd5ddd0/2, E_0xd5ddd0/3, E_0xd5ddd0/4, E_0xd5ddd0/5, E_0xd5ddd0/6, E_0xd5ddd0/7, E_0xd5ddd0/8, E_0xd5ddd0/9, E_0xd5ddd0/10, E_0xd5ddd0/11;
S_0xd5df90 .scope begin, "blk1" "blk1" 23 157, 23 157 0, S_0xd59db0;
 .timescale 0 0;
v0xd5e180_0 .var/i "i", 31 0;
S_0xd5e280 .scope begin, "otherBlock" "otherBlock" 23 291, 23 291 0, S_0xd59db0;
 .timescale 0 0;
v0xd5e470_0 .var/i "i", 31 0;
S_0xd5e550 .scope begin, "rstBlk" "rstBlk" 23 274, 23 274 0, S_0xd59db0;
 .timescale 0 0;
v0xd5e750_0 .var/i "i", 31 0;
S_0xd61f00 .scope module, "u_zap_shifter_main" "zap_shifter_main" 5 428, 24 14 0, S_0xca6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 32 "i_alu_value_nxt"
    .port_info 33 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 34 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 35 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 36 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 37 /OUTPUT 1 "o_rrx_ff"
    .port_info 38 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 39 /OUTPUT 1 "o_irq_ff"
    .port_info 40 /OUTPUT 1 "o_fiq_ff"
    .port_info 41 /OUTPUT 1 "o_abt_ff"
    .port_info 42 /OUTPUT 1 "o_swi_ff"
    .port_info 43 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 44 /OUTPUT 1 "o_mem_load_ff"
    .port_info 45 /OUTPUT 1 "o_mem_store_ff"
    .port_info 46 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 47 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 49 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
P_0xd62080 .param/l "ADC" 0 7 7, C4<0101>;
P_0xd620c0 .param/l "ADD" 0 7 6, C4<0100>;
P_0xd62100 .param/l "AL" 0 3 16, C4<1110>;
P_0xd62140 .param/l "ALU_OPS" 0 24 17, +C4<00000000000000000000000000100000>;
P_0xd62180 .param/l "AND" 0 7 2, C4<0000>;
P_0xd621c0 .param/l "BIC" 0 7 16, C4<1110>;
P_0xd62200 .param/l "CC" 0 3 5, C4<0011>;
P_0xd62240 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xd62280 .param/l "CMN" 0 7 13, C4<1011>;
P_0xd622c0 .param/l "CMP" 0 7 12, C4<1010>;
P_0xd62300 .param/l "CS" 0 3 4, C4<0010>;
P_0xd62340 .param/l "EOR" 0 7 3, C4<0001>;
P_0xd62380 .param/l "EQ" 0 3 2, C4<0000>;
P_0xd623c0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xd62400 .param/l "GE" 0 3 12, C4<1010>;
P_0xd62440 .param/l "GT" 0 3 14, C4<1100>;
P_0xd62480 .param/l "HI" 0 3 10, C4<1000>;
P_0xd624c0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xd62500 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xd62540 .param/l "LE" 0 3 15, C4<1101>;
P_0xd62580 .param/l "LS" 0 3 11, C4<1001>;
P_0xd625c0 .param/l "LT" 0 3 13, C4<1011>;
P_0xd62600 .param/l "MI" 0 3 6, C4<0100>;
P_0xd62640 .param/l "MLA" 0 7 19, C4<10001>;
P_0xd62680 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xd626c0 .param/l "MOV" 0 7 15, C4<1101>;
P_0xd62700 .param/l "MUL" 0 7 18, C4<10000>;
P_0xd62740 .param/l "MVN" 0 7 17, C4<1111>;
P_0xd62780 .param/l "NE" 0 3 3, C4<0001>;
P_0xd627c0 .param/l "NV" 0 3 17, C4<1111>;
P_0xd62800 .param/l "ORR" 0 7 14, C4<1100>;
P_0xd62840 .param/l "PHY_REGS" 0 24 16, +C4<00000000000000000000000000101110>;
P_0xd62880 .param/l "PL" 0 3 7, C4<0101>;
P_0xd628c0 .param/l "RSB" 0 7 5, C4<0011>;
P_0xd62900 .param/l "RSC" 0 7 9, C4<0111>;
P_0xd62940 .param/l "SBC" 0 7 8, C4<0110>;
P_0xd62980 .param/l "SHIFT_OPS" 0 24 18, +C4<00000000000000000000000000000101>;
P_0xd629c0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xd62a00 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xd62a40 .param/l "SUB" 0 7 4, C4<0010>;
P_0xd62a80 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xd62ac0 .param/l "TST" 0 7 10, C4<1000>;
P_0xd62b00 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xd62b40 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xd62b80 .param/l "VC" 0 3 9, C4<0111>;
P_0xd62bc0 .param/l "VS" 0 3 8, C4<0110>;
v0xd65d00_0 .net "i_abt_ff", 0 0, v0xd52250_0;  alias, 1 drivers
v0xd65dc0_0 .net "i_alu_operation_ff", 4 0, v0xd522f0_0;  alias, 1 drivers
v0xd65e90_0 .net "i_alu_source_ff", 32 0, v0xd523d0_0;  alias, 1 drivers
v0xd65f90_0 .net "i_alu_source_value_ff", 31 0, v0xd524b0_0;  alias, 1 drivers
v0xd66060_0 .net "i_alu_value_nxt", 31 0, v0xbed660_0;  alias, 1 drivers
v0xd661a0_0 .net "i_clear_from_alu", 0 0, v0xd26ed0_0;  alias, 1 drivers
v0xd66240_0 .net "i_clear_from_writeback", 0 0, v0xd60110_0;  alias, 1 drivers
v0xd663f0_0 .net "i_clk", 0 0, v0xd71910_0;  alias, 1 drivers
v0xd66490_0 .net "i_condition_code_ff", 3 0, v0xd52670_0;  alias, 1 drivers
v0xd66530_0 .net "i_data_stall", 0 0, L_0xd85b80;  alias, 1 drivers
v0xd666e0_0 .net "i_destination_index_ff", 5 0, v0xd52750_0;  alias, 1 drivers
v0xd66780_0 .net "i_disable_shifter_ff", 0 0, v0xd53f60_0;  alias, 1 drivers
v0xd66820_0 .net "i_fiq_ff", 0 0, v0xd52830_0;  alias, 1 drivers
v0xd668c0_0 .net "i_flag_update_ff", 0 0, v0xd528f0_0;  alias, 1 drivers
v0xd66960_0 .net "i_irq_ff", 0 0, v0xd529b0_0;  alias, 1 drivers
v0xd66a30_0 .net "i_mem_load_ff", 0 0, v0xd52a70_0;  alias, 1 drivers
v0xd66b00_0 .net "i_mem_pre_index_ff", 0 0, v0xd52b30_0;  alias, 1 drivers
v0xd66cb0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0xd52bf0_0;  alias, 1 drivers
v0xd66d50_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0xd52cb0_0;  alias, 1 drivers
v0xd66df0_0 .net "i_mem_srcdest_index_ff", 5 0, v0xd52d70_0;  alias, 1 drivers
v0xd66ec0_0 .net "i_mem_srcdest_value_ff", 31 0, v0xd52e50_0;  alias, 1 drivers
v0xd66f90_0 .net "i_mem_store_ff", 0 0, v0xd51630_0;  alias, 1 drivers
v0xd67030_0 .net "i_mem_translate_ff", 0 0, v0xd53300_0;  alias, 1 drivers
v0xd67100_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0xd533a0_0;  alias, 1 drivers
v0xd671d0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0xd53440_0;  alias, 1 drivers
v0xd672a0_0 .net "i_pc_plus_8_ff", 31 0, v0xd534e0_0;  alias, 1 drivers
v0xd67340_0 .net "i_reset", 0 0, v0xd71f30_0;  alias, 1 drivers
v0xd673e0_0 .net "i_shift_length_ff", 32 0, v0xd53940_0;  alias, 1 drivers
v0xd674b0_0 .net "i_shift_length_value_ff", 31 0, v0xd53a20_0;  alias, 1 drivers
v0xd67580_0 .net "i_shift_operation_ff", 2 0, v0xd53be0_0;  alias, 1 drivers
v0xd67620_0 .net "i_shift_source_ff", 32 0, v0xd53cc0_0;  alias, 1 drivers
v0xd676c0_0 .net "i_shift_source_value_ff", 31 0, v0xd53da0_0;  alias, 1 drivers
v0xd677b0_0 .net "i_swi_ff", 0 0, v0xd54210_0;  alias, 1 drivers
v0xd66ba0_0 .var "mem_srcdest_value", 31 0;
v0xd67a60_0 .var "o_abt_ff", 0 0;
v0xd67b00_0 .var "o_alu_operation_ff", 4 0;
v0xd67ba0_0 .var "o_alu_source_value_ff", 31 0;
v0xd67c70_0 .var "o_condition_code_ff", 3 0;
v0xd67d40_0 .var "o_destination_index_ff", 5 0;
v0xd67e30_0 .var "o_fiq_ff", 0 0;
v0xd67ed0_0 .var "o_flag_update_ff", 0 0;
v0xd67fa0_0 .var "o_irq_ff", 0 0;
v0xd68070_0 .var "o_mem_load_ff", 0 0;
v0xd68160_0 .var "o_mem_pre_index_ff", 0 0;
v0xd68200_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xd682d0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xd683a0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xd68490_0 .var "o_mem_srcdest_value_ff", 31 0;
v0xd68530_0 .var "o_mem_store_ff", 0 0;
v0xd68600_0 .var "o_mem_translate_ff", 0 0;
v0xd686d0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xd687a0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xd68870_0 .var "o_pc_plus_8_ff", 31 0;
v0xd68940_0 .var "o_rrx_ff", 0 0;
v0xd68a10_0 .var "o_shift_carry_ff", 0 0;
v0xd68ae0_0 .var "o_shift_operation_ff", 2 0;
v0xd68b80_0 .var "o_shifted_source_value_ff", 31 0;
v0xd68c50_0 .var "o_swi_ff", 0 0;
v0xd68d20_0 .var "rm", 31 0;
v0xd68dc0_0 .var "rn", 31 0;
v0xd68e60_0 .net "rrx", 0 0, v0xd654c0_0;  1 drivers
v0xd68f30_0 .net "shcarry", 0 0, v0xd65310_0;  1 drivers
v0xd69000_0 .net "shout", 31 0, v0xd653b0_0;  1 drivers
E_0xd646b0 .event edge, v0xd52d70_0, v0xd52e50_0, v0xba6a80_0, v0xbed660_0;
E_0xd64720 .event edge, v0xd53cc0_0, v0xd53da0_0, v0xba6a80_0, v0xbed660_0;
E_0xd64790/0 .event edge, v0xd53f60_0, v0xd653b0_0, v0xd523d0_0, v0xd524b0_0;
E_0xd64790/1 .event edge, v0xba6a80_0, v0xbed660_0;
E_0xd64790 .event/or E_0xd64790/0, E_0xd64790/1;
L_0xd85090 .part v0xd53a20_0, 0, 8;
S_0xd64810 .scope module, "U_SHIFT" "zap_shift_shifter" 24 251, 25 14 0, S_0xd61f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
P_0xd64a00 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0xd64a40 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0xd64a80 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xd64ac0 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0xd64b00 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0xd64b40 .param/l "SHIFT_OPS" 0 25 16, +C4<00000000000000000000000000000101>;
v0xd65020_0 .net "i_amount", 7 0, L_0xd85090;  1 drivers
v0xd65120_0 .net "i_shift_type", 2 0, v0xd53be0_0;  alias, 1 drivers
v0xd65210_0 .net "i_source", 31 0, v0xd53da0_0;  alias, 1 drivers
v0xd65310_0 .var "o_carry", 0 0;
v0xd653b0_0 .var "o_result", 31 0;
v0xd654c0_0 .var "o_rrx", 0 0;
E_0xd64fa0 .event edge, v0xd53be0_0, v0xd53da0_0, v0xd65020_0;
S_0xd65680 .scope function, "resolve_conflict" "resolve_conflict" 24 301, 24 301 0, S_0xd61f00;
 .timescale 0 0;
v0xd65870_0 .var "index_from_issue", 32 0;
v0xd65950_0 .var "index_from_this_stage", 5 0;
v0xd65a30_0 .var "resolve_conflict", 31 0;
v0xd65af0_0 .var "result_from_alu", 31 0;
v0xd65bd0_0 .var "value_from_issue", 31 0;
TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0xd65870_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.203, 4;
    %load/vec4 v0xd65870_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0xd65a30_0, 0, 32;
    %jmp T_25.204;
T_25.203 ;
    %load/vec4 v0xd65950_0;
    %load/vec4 v0xd65870_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.205, 4;
    %load/vec4 v0xd65af0_0;
    %store/vec4 v0xd65a30_0, 0, 32;
    %jmp T_25.206;
T_25.205 ;
    %load/vec4 v0xd65bd0_0;
    %store/vec4 v0xd65a30_0, 0, 32;
T_25.206 ;
T_25.204 ;
    %end;
    .scope S_0xd46a60;
T_26 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd474b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd479f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd47890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd477c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd47a90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xd46f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd479f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd477c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd47890_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0xd47160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0xd46e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd479f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd477c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd47890_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0xd47680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0xd47550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0xd47290_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.13, 8;
T_26.12 ; End of true expr.
    %load/vec4 v0xd47720_0;
    %jmp/0 T_26.13, 8;
 ; End of false expr.
    %blend;
T_26.13;
    %assign/vec4 v0xd479f0_0, 0;
    %load/vec4 v0xd47290_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %load/vec4 v0xd47330_0;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0xd47890_0, 0;
    %load/vec4 v0xd47290_0;
    %assign/vec4 v0xd477c0_0, 0;
    %load/vec4 v0xd47720_0;
    %flag_set/vec4 8;
    %load/vec4 v0xd47290_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_26.16, 9;
    %load/vec4 v0xd473f0_0;
    %jmp/1 T_26.17, 9;
T_26.16 ; End of true expr.
    %load/vec4 v0xd47a90_0;
    %jmp/0 T_26.17, 9;
 ; End of false expr.
    %blend;
T_26.17;
    %assign/vec4 v0xd47a90_0, 0;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0xd474b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0xd47930_0, 0;
    %jmp T_26.19;
T_26.18 ;
    %load/vec4 v0xd47a90_0;
    %addi 8, 0, 32;
    %assign/vec4 v0xd47930_0, 0;
T_26.19 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xd39840;
T_27 ;
    %wait E_0xd3dd50;
    %load/vec4 v0xd40f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0xd40480_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd40130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0xd3fa10_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0xd3f830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0xd40870_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40870_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40870_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd40910_0, 0, 1;
    %load/vec4 v0xd40b90_0;
    %store/vec4 v0xd40cd0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd41030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd40a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd409b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd406c0_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0xd40f50_0;
    %store/vec4 v0xd41030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd40a50_0, 0, 1;
    %load/vec4 v0xd3ffc0_0;
    %pad/u 35;
    %store/vec4 v0xd40870_0, 0, 35;
    %load/vec4 v0xd40130_0;
    %store/vec4 v0xd40910_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xd40cd0_0, 0, 16;
    %load/vec4 v0xd401f0_0;
    %store/vec4 v0xd409b0_0, 0, 1;
    %load/vec4 v0xd3ff00_0;
    %store/vec4 v0xd406c0_0, 0, 1;
T_27.5 ;
    %jmp T_27.3;
T_27.1 ;
    %fork t_19, S_0xd3ef30;
    %jmp t_18;
    .scope S_0xd3ef30;
t_19 ;
    %load/vec4 v0xd40c30_0;
    %store/vec4 v0xd3f650_0, 0, 16;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0xd3f190;
    %join;
    %load/vec4  v0xd3f750_0;
    %store/vec4 v0xd3f0b0_0, 0, 4;
    %load/vec4 v0xd40c30_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0xd3f0b0_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0xd40cd0_0, 0, 16;
    %load/vec4 v0xd3ffc0_0;
    %load/vec4 v0xd3f0b0_0;
    %load/vec4 v0xd40c30_0;
    %store/vec4 v0xd3e6a0_0, 0, 16;
    %store/vec4 v0xd3e3a0_0, 0, 4;
    %store/vec4 v0xd3e570_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0xd3dff0;
    %join;
    %load/vec4  v0xd3e840_0;
    %pad/u 35;
    %store/vec4 v0xd40870_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd40910_0, 0, 1;
    %load/vec4 v0xd40c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0xd3ffc0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd40600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd40a50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd41030_0, 0, 3;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd40a50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd41030_0, 0, 3;
T_27.9 ;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd41030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd40a50_0, 0, 1;
T_27.7 ;
    %end;
    .scope S_0xd39840;
t_18 %join;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd41030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd40a50_0, 0, 1;
    %load/vec4 v0xd3fa10_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0xd40db0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0xd40870_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40870_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd40870_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd40910_0, 0, 1;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xd39840;
T_28 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd40350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0xd3de00;
    %join;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xd3fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0xd3de00;
    %join;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0xd3fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0xd3fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0xd3de00;
    %join;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0xd402b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0xd41030_0;
    %assign/vec4 v0xd40f50_0, 0;
    %load/vec4 v0xd40cd0_0;
    %assign/vec4 v0xd40c30_0, 0;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xd2d860;
T_29 ;
    %wait E_0xd2ddf0;
    %load/vec4 v0xd2e2a0_0;
    %store/vec4 v0xd2e750_0, 0, 35;
    %load/vec4 v0xd2e340_0;
    %store/vec4 v0xd2e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2eb30_0, 0, 1;
    %load/vec4 v0xd2e3e0_0;
    %store/vec4 v0xd2e8f0_0, 0, 1;
    %load/vec4 v0xd2e1b0_0;
    %store/vec4 v0xd2e690_0, 0, 1;
    %load/vec4 v0xd2e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0xd2ea70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0xd2e2a0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd2e2a0_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd2eb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd2e9b0_0, 0, 1;
    %load/vec4 v0xd2e2a0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %pad/u 35;
    %store/vec4 v0xd2e750_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd2e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e690_0, 0, 1;
T_29.5 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0xd2e2a0_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0xd2e750_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2e690_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xd2d860;
T_30 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd2e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2ea70_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xd2df50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2ea70_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0xd2de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd2ea70_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0xd2e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0xd2ea70_0;
    %assign/vec4 v0xd2ea70_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0xd2eb30_0;
    %assign/vec4 v0xd2ea70_0, 0;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xd2eee0;
T_31 ;
    %wait E_0xd356c0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0xd387d0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xd38900_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd38710_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xd38640_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd39460_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd393c0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xd39210_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd389e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xd38e30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd39090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd39150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd38fd0_0, 0, 1;
    %load/vec4 v0xd38570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0xd38490_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_31.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_31.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_31.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_31.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_31.15, 4;
    %jmp T_31.16;
T_31.2 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0xd36540;
    %join;
    %jmp T_31.16;
T_31.3 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0xd36540;
    %join;
    %jmp T_31.16;
T_31.4 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0xd36540;
    %join;
    %jmp T_31.16;
T_31.5 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0xd359f0;
    %join;
    %jmp T_31.16;
T_31.6 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0xd370c0;
    %join;
    %jmp T_31.16;
T_31.7 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0xd37290;
    %join;
    %jmp T_31.16;
T_31.8 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0xd37290;
    %join;
    %jmp T_31.16;
T_31.9 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0xd36d00;
    %join;
    %jmp T_31.16;
T_31.10 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0xd36d00;
    %join;
    %jmp T_31.16;
T_31.11 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0xd360a0;
    %join;
    %jmp T_31.16;
T_31.12 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0xd35bc0;
    %join;
    %jmp T_31.16;
T_31.13 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0xd37460;
    %join;
    %jmp T_31.16;
T_31.14 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0xd36710;
    %join;
    %jmp T_31.16;
T_31.15 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0xd37860;
    %join;
    %jmp T_31.16;
T_31.16 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xcb3970;
T_32 ;
    %wait E_0xd2cf70;
    %load/vec4 v0xd43610_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0xd46280_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xcb3970;
T_33 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd43920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0xd2d200;
    %join;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xd42470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0xd2d200;
    %join;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0xd434d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0xd430e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0xd2d200;
    %join;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0xd439c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0xd43180_0;
    %assign/vec4 v0xd44a40_0, 0;
    %load/vec4 v0xd44800_0;
    %assign/vec4 v0xd44740_0, 0;
    %load/vec4 v0xd46280_0;
    %assign/vec4 v0xd461c0_0, 0;
    %load/vec4 v0xd44050_0;
    %assign/vec4 v0xd43fb0_0, 0;
    %load/vec4 v0xd444b0_0;
    %assign/vec4 v0xd443d0_0, 0;
    %load/vec4 v0xd44660_0;
    %assign/vec4 v0xd445a0_0, 0;
    %load/vec4 v0xd442f0_0;
    %assign/vec4 v0xd44230_0, 0;
    %load/vec4 v0xd44190_0;
    %assign/vec4 v0xd440f0_0, 0;
    %load/vec4 v0xd46020_0;
    %assign/vec4 v0xd45f40_0, 0;
    %load/vec4 v0xd45e50_0;
    %assign/vec4 v0xd45d70_0, 0;
    %load/vec4 v0xd45c90_0;
    %assign/vec4 v0xd45bb0_0, 0;
    %load/vec4 v0xd44970_0;
    %assign/vec4 v0xd448d0_0, 0;
    %load/vec4 v0xd45430_0;
    %assign/vec4 v0xd45370_0, 0;
    %load/vec4 v0xd432f0_0;
    %assign/vec4 v0xd43250_0, 0;
    %load/vec4 v0xd455d0_0;
    %assign/vec4 v0xd45510_0, 0;
    %load/vec4 v0xd44fc0_0;
    %assign/vec4 v0xd44f20_0, 0;
    %load/vec4 v0xd458b0_0;
    %assign/vec4 v0xd45810_0, 0;
    %load/vec4 v0xd45130_0;
    %assign/vec4 v0xd45090_0, 0;
    %load/vec4 v0xd452a0_0;
    %assign/vec4 v0xd45200_0, 0;
    %load/vec4 v0xd45a20_0;
    %assign/vec4 v0xd45980_0, 0;
    %load/vec4 v0xd45740_0;
    %assign/vec4 v0xd456a0_0, 0;
    %load/vec4 v0xd43880_0;
    %assign/vec4 v0xd45af0_0, 0;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xcb3970;
T_34 ;
    %wait E_0xd2cf10;
    %load/vec4 v0xd42dc0_0;
    %load/vec4 v0xd43ab0_0;
    %or;
    %store/vec4 v0xd46100_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0xd47db0;
T_35 ;
    %wait E_0xd4dd50;
    %load/vec4 v0xd542d0_0;
    %load/vec4 v0xd52110_0;
    %or;
    %store/vec4 v0xd521b0_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xd47db0;
T_36 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd51aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd52670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd52750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd522f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd53be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd528f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd52d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd51630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd533a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd529b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd54210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd534e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53f60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd523d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd53cc0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd53940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd524b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd53da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd53a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd52e50_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xd50680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0xd503d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd52670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd52750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd522f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd53be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd528f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd52d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd51630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd533a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd529b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd54210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd534e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53f60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd523d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd53cc0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd53940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd524b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd53da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd53a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd52e50_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0xd521b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd52670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd52750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd522f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd53be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd528f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd52d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd51630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd533a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd529b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd52250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd54210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd534e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd53f60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd523d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd53cc0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xd53940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd524b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd53da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd53a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd52e50_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0xd505b0_0;
    %assign/vec4 v0xd52670_0, 0;
    %load/vec4 v0xd50720_0;
    %assign/vec4 v0xd52750_0, 0;
    %load/vec4 v0xd501d0_0;
    %assign/vec4 v0xd522f0_0, 0;
    %load/vec4 v0xd51c30_0;
    %assign/vec4 v0xd53be0_0, 0;
    %load/vec4 v0xd509a0_0;
    %assign/vec4 v0xd528f0_0, 0;
    %load/vec4 v0xd50e20_0;
    %assign/vec4 v0xd52d70_0, 0;
    %load/vec4 v0xd50ae0_0;
    %assign/vec4 v0xd52a70_0, 0;
    %load/vec4 v0xd50ef0_0;
    %assign/vec4 v0xd51630_0, 0;
    %load/vec4 v0xd50bb0_0;
    %assign/vec4 v0xd52b30_0, 0;
    %load/vec4 v0xd51090_0;
    %assign/vec4 v0xd533a0_0, 0;
    %load/vec4 v0xd50c80_0;
    %assign/vec4 v0xd52bf0_0, 0;
    %load/vec4 v0xd50d50_0;
    %assign/vec4 v0xd52cb0_0, 0;
    %load/vec4 v0xd51160_0;
    %assign/vec4 v0xd53440_0, 0;
    %load/vec4 v0xd50fc0_0;
    %assign/vec4 v0xd53300_0, 0;
    %load/vec4 v0xd50a40_0;
    %assign/vec4 v0xd529b0_0, 0;
    %load/vec4 v0xd507f0_0;
    %assign/vec4 v0xd52830_0, 0;
    %load/vec4 v0xd4fae0_0;
    %assign/vec4 v0xd52250_0, 0;
    %load/vec4 v0xd52040_0;
    %assign/vec4 v0xd54210_0, 0;
    %load/vec4 v0xd51760_0;
    %assign/vec4 v0xd534e0_0, 0;
    %load/vec4 v0xd54020_0;
    %assign/vec4 v0xd53f60_0, 0;
    %load/vec4 v0xd50330_0;
    %assign/vec4 v0xd523d0_0, 0;
    %load/vec4 v0xd51d00_0;
    %assign/vec4 v0xd53cc0_0, 0;
    %load/vec4 v0xd51b40_0;
    %assign/vec4 v0xd53940_0, 0;
    %load/vec4 v0xd52590_0;
    %assign/vec4 v0xd524b0_0, 0;
    %load/vec4 v0xd53e80_0;
    %assign/vec4 v0xd53da0_0, 0;
    %load/vec4 v0xd53b00_0;
    %assign/vec4 v0xd53a20_0, 0;
    %load/vec4 v0xd51550_0;
    %assign/vec4 v0xd52e50_0, 0;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xd47db0;
T_37 ;
    %wait E_0xd4dc70;
    %load/vec4 v0xd50330_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xd51dd0_0;
    %pad/u 33;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd4ff60_0;
    %load/vec4 v0xd4fe70_0;
    %load/vec4 v0xd4fda0_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd512d0_0;
    %load/vec4 v0xd51230_0;
    %store/vec4 v0xd4f120_0, 0, 1;
    %store/vec4 v0xd4f1e0_0, 0, 6;
    %store/vec4 v0xd4ecd0_0, 0, 1;
    %store/vec4 v0xd4ee30_0, 0, 6;
    %store/vec4 v0xd4ef60_0, 0, 32;
    %store/vec4 v0xd4f040_0, 0, 32;
    %store/vec4 v0xd4ed70_0, 0, 1;
    %store/vec4 v0xd4f350_0, 0, 33;
    %store/vec4 v0xd4f510_0, 0, 2;
    %store/vec4 v0xd4f430_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xd4e970;
    %join;
    %load/vec4  v0xd4ebf0_0;
    %store/vec4 v0xd52590_0, 0, 32;
    %load/vec4 v0xd51d00_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xd51dd0_0;
    %pad/u 33;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd4ff60_0;
    %load/vec4 v0xd4fe70_0;
    %load/vec4 v0xd4fda0_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd512d0_0;
    %load/vec4 v0xd51230_0;
    %store/vec4 v0xd4f120_0, 0, 1;
    %store/vec4 v0xd4f1e0_0, 0, 6;
    %store/vec4 v0xd4ecd0_0, 0, 1;
    %store/vec4 v0xd4ee30_0, 0, 6;
    %store/vec4 v0xd4ef60_0, 0, 32;
    %store/vec4 v0xd4f040_0, 0, 32;
    %store/vec4 v0xd4ed70_0, 0, 1;
    %store/vec4 v0xd4f350_0, 0, 33;
    %store/vec4 v0xd4f510_0, 0, 2;
    %store/vec4 v0xd4f430_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xd4e970;
    %join;
    %load/vec4  v0xd4ebf0_0;
    %store/vec4 v0xd53e80_0, 0, 32;
    %load/vec4 v0xd51b40_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0xd51dd0_0;
    %pad/u 33;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd4ff60_0;
    %load/vec4 v0xd4fe70_0;
    %load/vec4 v0xd4fda0_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd512d0_0;
    %load/vec4 v0xd51230_0;
    %store/vec4 v0xd4f120_0, 0, 1;
    %store/vec4 v0xd4f1e0_0, 0, 6;
    %store/vec4 v0xd4ecd0_0, 0, 1;
    %store/vec4 v0xd4ee30_0, 0, 6;
    %store/vec4 v0xd4ef60_0, 0, 32;
    %store/vec4 v0xd4f040_0, 0, 32;
    %store/vec4 v0xd4ed70_0, 0, 1;
    %store/vec4 v0xd4f350_0, 0, 33;
    %store/vec4 v0xd4f510_0, 0, 2;
    %store/vec4 v0xd4f430_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xd4e970;
    %join;
    %load/vec4  v0xd4ebf0_0;
    %store/vec4 v0xd53b00_0, 0, 32;
    %load/vec4 v0xd50e20_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0xd51dd0_0;
    %pad/u 33;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd4ff60_0;
    %load/vec4 v0xd4fe70_0;
    %load/vec4 v0xd4fda0_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd512d0_0;
    %load/vec4 v0xd51230_0;
    %store/vec4 v0xd4f120_0, 0, 1;
    %store/vec4 v0xd4f1e0_0, 0, 6;
    %store/vec4 v0xd4ecd0_0, 0, 1;
    %store/vec4 v0xd4ee30_0, 0, 6;
    %store/vec4 v0xd4ef60_0, 0, 32;
    %store/vec4 v0xd4f040_0, 0, 32;
    %store/vec4 v0xd4ed70_0, 0, 1;
    %store/vec4 v0xd4f350_0, 0, 33;
    %store/vec4 v0xd4f510_0, 0, 2;
    %store/vec4 v0xd4f430_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xd4e970;
    %join;
    %load/vec4  v0xd4ebf0_0;
    %store/vec4 v0xd51550_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xd47db0;
T_38 ;
    %wait E_0xd4dc00;
    %load/vec4 v0xd50330_0;
    %pad/u 6;
    %store/vec4 v0xd535c0_0, 0, 6;
    %load/vec4 v0xd51d00_0;
    %pad/u 6;
    %store/vec4 v0xd536a0_0, 0, 6;
    %load/vec4 v0xd51b40_0;
    %pad/u 6;
    %store/vec4 v0xd53780_0, 0, 6;
    %load/vec4 v0xd50e20_0;
    %store/vec4 v0xd53860_0, 0, 6;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xd47db0;
T_39 ;
    %wait E_0xd4dba0;
    %load/vec4 v0xd521b0_0;
    %store/vec4 v0xd540e0_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xd47db0;
T_40 ;
    %wait E_0xd4dae0;
    %load/vec4 v0xd50330_0;
    %load/vec4 v0xd52d70_0;
    %load/vec4 v0xd52670_0;
    %load/vec4 v0xd52a70_0;
    %load/vec4 v0xd51f70_0;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd51ea0_0;
    %load/vec4 v0xd50100_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd50030_0;
    %store/vec4 v0xd4e1f0_0, 0, 1;
    %store/vec4 v0xd4e060_0, 0, 1;
    %store/vec4 v0xd4e2b0_0, 0, 6;
    %store/vec4 v0xd4e3e0_0, 0, 1;
    %store/vec4 v0xd4e120_0, 0, 1;
    %store/vec4 v0xd4e4a0_0, 0, 6;
    %store/vec4 v0xd4e7d0_0, 0, 1;
    %store/vec4 v0xd4e660_0, 0, 4;
    %store/vec4 v0xd4e890_0, 0, 6;
    %store/vec4 v0xd4e580_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0xd4dd90;
    %join;
    %load/vec4  v0xd4df80_0;
    %load/vec4 v0xd51d00_0;
    %load/vec4 v0xd52d70_0;
    %load/vec4 v0xd52670_0;
    %load/vec4 v0xd52a70_0;
    %load/vec4 v0xd51f70_0;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd51ea0_0;
    %load/vec4 v0xd50100_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd50030_0;
    %store/vec4 v0xd4e1f0_0, 0, 1;
    %store/vec4 v0xd4e060_0, 0, 1;
    %store/vec4 v0xd4e2b0_0, 0, 6;
    %store/vec4 v0xd4e3e0_0, 0, 1;
    %store/vec4 v0xd4e120_0, 0, 1;
    %store/vec4 v0xd4e4a0_0, 0, 6;
    %store/vec4 v0xd4e7d0_0, 0, 1;
    %store/vec4 v0xd4e660_0, 0, 4;
    %store/vec4 v0xd4e890_0, 0, 6;
    %store/vec4 v0xd4e580_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0xd4dd90;
    %join;
    %load/vec4  v0xd4df80_0;
    %or;
    %load/vec4 v0xd51b40_0;
    %load/vec4 v0xd52d70_0;
    %load/vec4 v0xd52670_0;
    %load/vec4 v0xd52a70_0;
    %load/vec4 v0xd51f70_0;
    %load/vec4 v0xd4fca0_0;
    %load/vec4 v0xd51ea0_0;
    %load/vec4 v0xd50100_0;
    %load/vec4 v0xd4fbd0_0;
    %load/vec4 v0xd50030_0;
    %store/vec4 v0xd4e1f0_0, 0, 1;
    %store/vec4 v0xd4e060_0, 0, 1;
    %store/vec4 v0xd4e2b0_0, 0, 6;
    %store/vec4 v0xd4e3e0_0, 0, 1;
    %store/vec4 v0xd4e120_0, 0, 1;
    %store/vec4 v0xd4e4a0_0, 0, 6;
    %store/vec4 v0xd4e7d0_0, 0, 1;
    %store/vec4 v0xd4e660_0, 0, 4;
    %store/vec4 v0xd4e890_0, 0, 6;
    %store/vec4 v0xd4e580_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0xd4dd90;
    %join;
    %load/vec4  v0xd4df80_0;
    %or;
    %store/vec4 v0xd52110_0, 0, 1;
    %load/vec4 v0xd51c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd51b40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xd51b40_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0xd51c30_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0xd51d00_0;
    %load/vec4 v0xd52750_0;
    %load/vec4 v0xd52670_0;
    %store/vec4 v0xd4f850_0, 0, 4;
    %store/vec4 v0xd4f930_0, 0, 6;
    %store/vec4 v0xd4f770_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xd4f5f0;
    %join;
    %load/vec4  v0xd4fa20_0;
    %load/vec4 v0xd51b40_0;
    %load/vec4 v0xd52750_0;
    %load/vec4 v0xd52670_0;
    %store/vec4 v0xd4f850_0, 0, 4;
    %store/vec4 v0xd4f930_0, 0, 6;
    %store/vec4 v0xd4f770_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xd4f5f0;
    %join;
    %load/vec4  v0xd4fa20_0;
    %or;
    %load/vec4 v0xd50330_0;
    %load/vec4 v0xd52750_0;
    %load/vec4 v0xd52670_0;
    %store/vec4 v0xd4f850_0, 0, 4;
    %store/vec4 v0xd4f930_0, 0, 6;
    %store/vec4 v0xd4f770_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xd4f5f0;
    %join;
    %load/vec4  v0xd4fa20_0;
    %or;
    %and;
    %store/vec4 v0xd542d0_0, 0, 1;
    %load/vec4 v0xd51c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd51b40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xd51b40_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0xd54020_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xd64810;
T_41 ;
    %wait E_0xd64fa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd654c0_0, 0, 1;
    %load/vec4 v0xd65120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.0 ;
    %load/vec4 v0xd65210_0;
    %pad/u 33;
    %ix/getv 4, v0xd65020_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0xd653b0_0, 0, 32;
    %store/vec4 v0xd65310_0, 0, 1;
    %jmp T_41.5;
T_41.1 ;
    %load/vec4 v0xd65210_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0xd65020_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0xd65310_0, 0, 1;
    %store/vec4 v0xd653b0_0, 0, 32;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0xd65210_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0xd65020_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0xd65310_0, 0, 1;
    %store/vec4 v0xd653b0_0, 0, 32;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0xd65210_0;
    %load/vec4 v0xd65020_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0xd65210_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0xd65020_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0xd653b0_0, 0, 32;
    %load/vec4 v0xd65020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0xd65210_0;
    %store/vec4 v0xd653b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd654c0_0, 0, 1;
T_41.6 ;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0xd65210_0;
    %load/vec4 v0xd65020_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0xd65210_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0xd65020_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0xd653b0_0, 0, 32;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xd61f00;
T_42 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd67340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd67d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd67b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd68ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67ed0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd683a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd686d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd682d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd687a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd67ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68940_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xd66240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd67d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd67b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd68ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67ed0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd683a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd686d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd682d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd687a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd67ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68940_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0xd66530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0xd661a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xd67c70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd67d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd67b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd68ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67ed0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd683a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd686d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd682d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd687a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd67ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd68b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd68940_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0xd66490_0;
    %assign/vec4 v0xd67c70_0, 0;
    %load/vec4 v0xd666e0_0;
    %assign/vec4 v0xd67d40_0, 0;
    %load/vec4 v0xd65dc0_0;
    %assign/vec4 v0xd67b00_0, 0;
    %load/vec4 v0xd67580_0;
    %assign/vec4 v0xd68ae0_0, 0;
    %load/vec4 v0xd668c0_0;
    %assign/vec4 v0xd67ed0_0, 0;
    %load/vec4 v0xd66df0_0;
    %assign/vec4 v0xd683a0_0, 0;
    %load/vec4 v0xd66a30_0;
    %assign/vec4 v0xd68070_0, 0;
    %load/vec4 v0xd66f90_0;
    %assign/vec4 v0xd68530_0, 0;
    %load/vec4 v0xd66b00_0;
    %assign/vec4 v0xd68160_0, 0;
    %load/vec4 v0xd67100_0;
    %assign/vec4 v0xd686d0_0, 0;
    %load/vec4 v0xd66cb0_0;
    %assign/vec4 v0xd68200_0, 0;
    %load/vec4 v0xd66d50_0;
    %assign/vec4 v0xd682d0_0, 0;
    %load/vec4 v0xd671d0_0;
    %assign/vec4 v0xd687a0_0, 0;
    %load/vec4 v0xd67030_0;
    %assign/vec4 v0xd68600_0, 0;
    %load/vec4 v0xd66960_0;
    %assign/vec4 v0xd67fa0_0, 0;
    %load/vec4 v0xd66820_0;
    %assign/vec4 v0xd67e30_0, 0;
    %load/vec4 v0xd65d00_0;
    %assign/vec4 v0xd67a60_0, 0;
    %load/vec4 v0xd677b0_0;
    %assign/vec4 v0xd68c50_0, 0;
    %load/vec4 v0xd672a0_0;
    %assign/vec4 v0xd68870_0, 0;
    %load/vec4 v0xd66ba0_0;
    %assign/vec4 v0xd68490_0, 0;
    %load/vec4 v0xd68dc0_0;
    %assign/vec4 v0xd67ba0_0, 0;
    %load/vec4 v0xd68d20_0;
    %assign/vec4 v0xd68b80_0, 0;
    %load/vec4 v0xd68f30_0;
    %assign/vec4 v0xd68a10_0, 0;
    %load/vec4 v0xd68e60_0;
    %assign/vec4 v0xd68940_0, 0;
T_42.7 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xd61f00;
T_43 ;
    %wait E_0xd64790;
    %load/vec4 v0xd66780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xd69000_0;
    %store/vec4 v0xd68dc0_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xd65e90_0;
    %load/vec4 v0xd65f90_0;
    %load/vec4 v0xd67d40_0;
    %load/vec4 v0xd66060_0;
    %store/vec4 v0xd65af0_0, 0, 32;
    %store/vec4 v0xd65950_0, 0, 6;
    %store/vec4 v0xd65bd0_0, 0, 32;
    %store/vec4 v0xd65870_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0xd65680;
    %join;
    %load/vec4  v0xd65a30_0;
    %store/vec4 v0xd68dc0_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xd61f00;
T_44 ;
    %wait E_0xd64720;
    %load/vec4 v0xd67620_0;
    %load/vec4 v0xd676c0_0;
    %load/vec4 v0xd67d40_0;
    %load/vec4 v0xd66060_0;
    %store/vec4 v0xd65af0_0, 0, 32;
    %store/vec4 v0xd65950_0, 0, 6;
    %store/vec4 v0xd65bd0_0, 0, 32;
    %store/vec4 v0xd65870_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0xd65680;
    %join;
    %load/vec4  v0xd65a30_0;
    %store/vec4 v0xd68d20_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xd61f00;
T_45 ;
    %wait E_0xd646b0;
    %load/vec4 v0xd66df0_0;
    %pad/u 33;
    %load/vec4 v0xd66ec0_0;
    %load/vec4 v0xd67d40_0;
    %load/vec4 v0xd66060_0;
    %store/vec4 v0xd65af0_0, 0, 32;
    %store/vec4 v0xd65950_0, 0, 6;
    %store/vec4 v0xd65bd0_0, 0, 32;
    %store/vec4 v0xd65870_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0xd65680;
    %join;
    %load/vec4  v0xd65a30_0;
    %store/vec4 v0xd66ba0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xca6000;
T_46 ;
    %wait E_0xcb5f50;
    %load/vec4 v0xa7fb70_0;
    %store/vec4 v0xd27d70_0, 0, 32;
    %load/vec4 v0xb984d0_0;
    %store/vec4 v0xd27e50_0, 0, 32;
    %load/vec4 v0xb61560_0;
    %store/vec4 v0xd27230_0, 0, 4;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xca6000;
T_47 ;
    %wait E_0xd15e10;
    %load/vec4 v0xba6a80_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd26ed0_0, 0, 1;
    %load/vec4 v0xbed660_0;
    %store/vec4 v0xd27af0_0, 0, 32;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd26ed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd27af0_0, 0, 32;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xca6000;
T_48 ;
    %wait E_0xca5970;
    %load/vec4 v0xba6770_0;
    %load/vec4 v0xb61560_0;
    %store/vec4 v0xbcbc60_0, 0, 4;
    %store/vec4 v0xbaef80_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0xc46ae0;
    %join;
    %load/vec4  v0xbcbd20_0;
    %store/vec4 v0xd27010_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xca6000;
T_49 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xa7f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd26c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd26f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd27bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd273d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd270b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb61560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd26b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27cb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd276b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd276b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd275f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd278f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd27790_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xb985b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd26c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd26f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd27bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd273d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd270b0_0, 0;
    %load/vec4 v0xba6850_0;
    %pad/u 4;
    %assign/vec4 v0xb61560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd26b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27cb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd276b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd276b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd275f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd27a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd278f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd27790_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0xba69c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0xbed660_0;
    %assign/vec4 v0xd26c20_0, 0;
    %load/vec4 v0xd27010_0;
    %assign/vec4 v0xd26f70_0, 0;
    %load/vec4 v0xa7f870_0;
    %assign/vec4 v0xd27bd0_0, 0;
    %load/vec4 v0xd26ae0_0;
    %assign/vec4 v0xd273d0_0, 0;
    %load/vec4 v0xba6a80_0;
    %assign/vec4 v0xd270b0_0, 0;
    %load/vec4 v0xd27010_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.6, 8;
    %load/vec4 v0xb61660_0;
    %jmp/1 T_49.7, 8;
T_49.6 ; End of true expr.
    %load/vec4 v0xb61560_0;
    %jmp/0 T_49.7, 8;
 ; End of false expr.
    %blend;
T_49.7;
    %assign/vec4 v0xb61560_0, 0;
    %load/vec4 v0xb98350_0;
    %assign/vec4 v0xd26b80_0, 0;
    %load/vec4 v0xbc0b00_0;
    %assign/vec4 v0xd27310_0, 0;
    %load/vec4 v0xbc09a0_0;
    %assign/vec4 v0xd27170_0, 0;
    %load/vec4 v0xd26a40_0;
    %assign/vec4 v0xd27cb0_0, 0;
    %load/vec4 v0xbed830_0;
    %assign/vec4 v0xd276b0_0, 0;
    %load/vec4 v0xbed830_0;
    %assign/vec4 v0xd276b0_0, 0;
    %load/vec4 v0xbc0bc0_0;
    %assign/vec4 v0xd27490_0, 0;
    %load/vec4 v0xbe0eb0_0;
    %assign/vec4 v0xd27850_0, 0;
    %load/vec4 v0xbe1030_0;
    %assign/vec4 v0xd27990_0, 0;
    %load/vec4 v0xbed5c0_0;
    %assign/vec4 v0xd27530_0, 0;
    %load/vec4 v0xbed770_0;
    %assign/vec4 v0xd275f0_0, 0;
    %load/vec4 v0xbe10f0_0;
    %assign/vec4 v0xd27a30_0, 0;
    %load/vec4 v0xbe0f70_0;
    %assign/vec4 v0xd278f0_0, 0;
    %load/vec4 v0xbe0dd0_0;
    %assign/vec4 v0xd27790_0, 0;
T_49.5 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xca6000;
T_50 ;
    %wait E_0xca5840;
    %fork t_21, S_0xcb13b0;
    %jmp t_20;
    .scope S_0xcb13b0;
t_21 ;
    %load/vec4 v0xb983f0_0;
    %store/vec4 v0xaaf160_0, 0, 5;
    %load/vec4 v0xba6770_0;
    %load/vec4 v0xb61560_0;
    %store/vec4 v0xbcbc60_0, 0, 4;
    %store/vec4 v0xbaef80_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0xc46ae0;
    %join;
    %load/vec4  v0xbcbd20_0;
    %store/vec4 v0xd27010_0, 0, 1;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0xd27e50_0;
    %load/vec4 v0xd27d70_0;
    %load/vec4 v0xb61560_0;
    %load/vec4 v0xaaf160_0;
    %load/vec4 v0xa7f9f0_0;
    %load/vec4 v0xbc0a40_0;
    %store/vec4 v0xb5ac50_0, 0, 1;
    %store/vec4 v0xb614a0_0, 0, 1;
    %store/vec4 v0xb5ad10_0, 0, 5;
    %store/vec4 v0xb06520_0, 0, 4;
    %store/vec4 v0xb5aee0_0, 0, 32;
    %store/vec4 v0xb613c0_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions, S_0xadf0f0;
    %join;
    %load/vec4  v0xb5ae00_0;
    %split/vec4 32;
    %store/vec4 v0xaaf240_0, 0, 32;
    %store/vec4 v0xb61660_0, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0xaaf160_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_50.2, 4;
    %fork t_23, S_0xca64d0;
    %jmp t_22;
    .scope S_0xca64d0;
t_23 ;
    %load/vec4 v0xb61560_0;
    %store/vec4 v0xb61660_0, 0, 4;
    %load/vec4 v0xb61560_0;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0xba6850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaf240_0, 0, 32;
    %load/vec4 v0xd27e50_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0xd27e50_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd27e50_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd27e50_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xcb6030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca5310_0, 0, 32;
T_50.4 ;
    %load/vec4 v0xca5310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_50.5, 5;
    %load/vec4 v0xcb6030_0;
    %load/vec4 v0xca5310_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0xd27d70_0;
    %load/vec4 v0xca5310_0;
    %part/s 1;
    %ix/getv/s 4, v0xca5310_0;
    %store/vec4 v0xaaf240_0, 4, 1;
T_50.6 ;
    %load/vec4 v0xca5310_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca5310_0, 0, 32;
    %jmp T_50.4;
T_50.5 ;
    %end;
    .scope S_0xcb13b0;
t_22 %join;
    %jmp T_50.3;
T_50.2 ;
    %fork t_25, S_0xca48a0;
    %jmp t_24;
    .scope S_0xca48a0;
t_25 ;
    %load/vec4 v0xd27e50_0;
    %load/vec4 v0xd27d70_0;
    %load/vec4 v0xb61560_0;
    %load/vec4 v0xaaf160_0;
    %load/vec4 v0xa7f9f0_0;
    %load/vec4 v0xbc0a40_0;
    %store/vec4 v0xb29360_0, 0, 1;
    %store/vec4 v0xad88b0_0, 0, 1;
    %store/vec4 v0xb29420_0, 0, 5;
    %store/vec4 v0xb29260_0, 0, 4;
    %store/vec4 v0xad86f0_0, 0, 32;
    %store/vec4 v0xad87d0_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0xbe5ed0;
    %join;
    %load/vec4  v0xad8610_0;
    %split/vec4 32;
    %store/vec4 v0xaaf240_0, 0, 32;
    %store/vec4 v0xb61660_0, 0, 4;
    %end;
    .scope S_0xcb13b0;
t_24 %join;
T_50.3 ;
T_50.1 ;
    %load/vec4 v0xbc0c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.8, 4;
    %load/vec4 v0xd27e50_0;
    %store/vec4 v0xd26ae0_0, 0, 32;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0xaaf240_0;
    %store/vec4 v0xd26ae0_0, 0, 32;
T_50.9 ;
    %load/vec4 v0xaaf240_0;
    %store/vec4 v0xbed660_0, 0, 32;
    %end;
    .scope S_0xca6000;
t_20 %join;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xd4d0f0;
T_51 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd58f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd59180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd59510_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd59790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59220_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd593d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd59830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd595b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd596f0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xd58500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd59180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd59510_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd59790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59220_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xd593d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd59830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd59470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd598d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd595b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd596f0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0xd58770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0xd583d0_0;
    %assign/vec4 v0xd59180_0, 0;
    %load/vec4 v0xd58a90_0;
    %assign/vec4 v0xd59510_0, 0;
    %load/vec4 v0xd58da0_0;
    %assign/vec4 v0xd59790_0, 0;
    %load/vec4 v0xd58810_0;
    %assign/vec4 v0xd59220_0, 0;
    %load/vec4 v0xd58900_0;
    %assign/vec4 v0xd593d0_0, 0;
    %load/vec4 v0xd58e90_0;
    %assign/vec4 v0xd59830_0, 0;
    %load/vec4 v0xd58c60_0;
    %assign/vec4 v0xd59650_0, 0;
    %load/vec4 v0xd589f0_0;
    %assign/vec4 v0xd59470_0, 0;
    %load/vec4 v0xd590e0_0;
    %assign/vec4 v0xd598d0_0, 0;
    %load/vec4 v0xd58b30_0;
    %assign/vec4 v0xd595b0_0, 0;
    %load/vec4 v0xd58d00_0;
    %assign/vec4 v0xd596f0_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xd59db0;
T_52 ;
    %wait E_0xb28cc0;
    %vpi_call/w 23 129 "$monitor", "PC next = %d PC current = %d", &A<v0xd610e0, 15>, &A<v0xd60900, 15> {0 0 0};
    %jmp T_52;
    .thread T_52;
    .scope S_0xd59db0;
T_53 ;
    %wait E_0xd5ddd0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %store/vec4 v0xd601b0_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %store/vec4 v0xd60570_0, 0, 32;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xd59db0;
T_54 ;
    %wait E_0xd5dbf0;
    %load/vec4 v0xd5f3c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xd60900, 4;
    %store/vec4 v0xd60660_0, 0, 32;
    %load/vec4 v0xd5f490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xd60900, 4;
    %store/vec4 v0xd60720_0, 0, 32;
    %load/vec4 v0xd5f560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xd60900, 4;
    %store/vec4 v0xd607c0_0, 0, 32;
    %load/vec4 v0xd5f710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xd60900, 4;
    %store/vec4 v0xd60860_0, 0, 32;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0xd59db0;
T_55 ;
    %wait E_0xd5d800;
    %fork t_27, S_0xd5df90;
    %jmp t_26;
    .scope S_0xd5df90;
t_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd60110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd602c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5f620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5e180_0, 0, 32;
T_55.0 ;
    %load/vec4 v0xd5e180_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_55.1, 5;
    %ix/getv/s 4, v0xd5e180_0;
    %load/vec4a v0xd60900, 4;
    %ix/getv/s 4, v0xd5e180_0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5e180_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd5e180_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %load/vec4 v0xd5eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0xd5e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0xd5f300_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0xd5f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0xd5f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.9;
T_55.8 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %addi 4, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
T_55.9 ;
T_55.7 ;
T_55.5 ;
T_55.3 ;
    %load/vec4 v0xd5ea80_0;
    %flag_set/vec4 8;
    %load/vec4 v0xd5ec30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xd5f080_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0xd5ee80_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xd5f990_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0xd5fad0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_55.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd60110_0, 0, 1;
T_55.10 ;
    %load/vec4 v0xd5ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0xd5e9b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5f210_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.13;
T_55.12 ;
    %load/vec4 v0xd5ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0xd5ecd0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5f210_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd602c0_0, 0, 1;
    %jmp T_55.15;
T_55.14 ;
    %load/vec4 v0xd5f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0xd5f150_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5f210_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5f620_0, 0, 1;
    %jmp T_55.17;
T_55.16 ;
    %load/vec4 v0xd5ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0xd5efe0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5f210_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.19;
T_55.18 ;
    %load/vec4 v0xd5f990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0xd5fa30_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5f210_0;
    %subi 4, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.21;
T_55.20 ;
    %load/vec4 v0xd5fad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0xd5fb70_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5f210_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd60900, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %jmp T_55.23;
T_55.22 ;
    %load/vec4 v0xd5fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0xd5ed90_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5fd40_0;
    %load/vec4 v0xd5ff10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xd610e0, 4, 0;
    %load/vec4 v0xd5fe50_0;
    %load/vec4 v0xd60000_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xd610e0, 4, 0;
T_55.24 ;
T_55.23 ;
T_55.21 ;
T_55.19 ;
T_55.17 ;
T_55.15 ;
T_55.13 ;
    %vpi_call/w 23 264 "$display", "PC_nxt = %d", &A<v0xd610e0, 15> {0 0 0};
    %end;
    .scope S_0xd59db0;
t_26 %join;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0xd59db0;
T_56 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xd5f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %fork t_29, S_0xd5e550;
    %jmp t_28;
    .scope S_0xd5e550;
t_29 ;
    %vpi_call/w 23 278 "$display", $time, "Register file in reset..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5e750_0, 0, 32;
T_56.2 ;
    %load/vec4 v0xd5e750_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_56.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xd5e750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd60900, 0, 4;
    %load/vec4 v0xd5e750_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd5e750_0, 0, 32;
    %jmp T_56.2;
T_56.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd60900, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd60900, 0, 4;
    %end;
    .scope S_0xd59db0;
t_28 %join;
    %jmp T_56.1;
T_56.0 ;
    %fork t_31, S_0xd5e280;
    %jmp t_30;
    .scope S_0xd5e280;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5e470_0, 0, 32;
T_56.4 ;
    %load/vec4 v0xd5e470_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_56.5, 5;
    %ix/getv/s 4, v0xd5e470_0;
    %load/vec4a v0xd610e0, 4;
    %ix/getv/s 3, v0xd5e470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd60900, 0, 4;
    %load/vec4 v0xd5e470_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd5e470_0, 0, 32;
    %jmp T_56.4;
T_56.5 ;
    %end;
    .scope S_0xd59db0;
t_30 %join;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xc86180;
T_57 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 251, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %pushi/vec4 234, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb618c0, 4, 0;
    %end;
    .thread T_57;
    .scope S_0xc86180;
T_58 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xa80080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0xbe7b80_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xb618c0, 4;
    %load/vec4 v0xbe7b80_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xb618c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbe7b80_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xb618c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xbe7b80_0;
    %load/vec4a v0xb618c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb774e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb0da40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xadf660_0, 0;
T_58.0 ;
    %load/vec4 v0xb9ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0xa804d0_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0xbe7b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb618c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xbe7b80_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb618c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xbe7b80_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb618c0, 0, 4;
    %load/vec4 v0xbe7b80_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb618c0, 0, 4;
T_58.2 ;
    %load/vec4 v0xbb0600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xadf660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb0da40_0, 0;
T_58.4 ;
    %load/vec4 v0xa80080_0;
    %nor/r;
    %load/vec4 v0xb9ed40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xadf660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb0da40_0, 0;
T_58.6 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xce8110;
T_59 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 251, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %pushi/vec4 234, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xd07ee0, 4, 0;
    %end;
    .thread T_59;
    .scope S_0xce8110;
T_60 ;
    %wait E_0xb28cc0;
    %load/vec4 v0xcaabd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0xd1d870_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xd07ee0, 4;
    %load/vec4 v0xd1d870_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xd07ee0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd1d870_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xd07ee0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xd1d870_0;
    %load/vec4a v0xd07ee0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd09040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcef270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd12f50_0, 0;
T_60.0 ;
    %load/vec4 v0xcded40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0xcae300_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0xd1d870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd07ee0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xd1d870_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd07ee0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xd1d870_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd07ee0, 0, 4;
    %load/vec4 v0xd1d870_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd07ee0, 0, 4;
T_60.2 ;
    %load/vec4 v0xc95b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd12f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcef270_0, 0;
T_60.4 ;
    %load/vec4 v0xcaabd0_0;
    %nor/r;
    %load/vec4 v0xcded40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd12f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcef270_0, 0;
T_60.6 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xd16ad0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd71910_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0xd16ad0;
T_62 ;
    %delay 10, 0;
    %load/vec4 v0xd71910_0;
    %nor/r;
    %store/vec4 v0xd71910_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0xd16ad0;
T_63 ;
    %vpi_call/w 2 133 "$dumpfile", "zap.vcd" {0 0 0};
    %vpi_call/w 2 134 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd71f30_0, 0, 1;
    %wait E_0xb3a370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd71f30_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_63.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_63.1, 5;
    %jmp/1 T_63.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb3a370;
    %jmp T_63.0;
T_63.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 142 "$finish" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "../testbench/zap_test.v";
    "/proj/ZAP//includes/cc.vh";
    "../testbench/cache.v";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "/proj/ZAP//includes/opcodes.vh";
    "/proj/ZAP//includes/regs.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "/proj/ZAP//includes/modes.vh";
    "/proj/ZAP//includes/index_immed.vh";
    "/proj/ZAP//includes/translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "/proj/ZAP//includes/shtype.vh";
    "/proj/ZAP//includes/instruction_patterns.vh";
    "/proj/ZAP//includes/cpsr.vh";
    "/proj/ZAP//includes/sh_params.vh";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
