
*** Running vivado
    with args -log my_DSP_Hardware_my_Vector_Length_Mod_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_DSP_Hardware_my_Vector_Length_Mod_2_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source my_DSP_Hardware_my_Vector_Length_Mod_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP my_DSP_Hardware_my_Vector_Length_Mod_2_0, cache-ID = 5fff0d656fdb6502.
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 15:29:00 2020...
