dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
Instr_Mem_select.v,verilog,xil_defaultlib,../../../../lab5.srcs/sources_1/ip/Instr_Mem_select/sim/Instr_Mem_select.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
