# Reading pref.tcl
# do ProcesadorARM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:43 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv 
# -- Compiling module controllerTest
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(42): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(43): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(44): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(45): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(46): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(50): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(51): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(52): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(54): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(56): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(57): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(58): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(59): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(60): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(61): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(62): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(67): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(68): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(71): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(72): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(73): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(74): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(75): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(77): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(78): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(79): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(80): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(81): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(82): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(83): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(86): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controllerTest.sv(88): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controllerTest
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 46
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:44 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:44 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionalLogic.sv 
# -- Compiling module conditionalLogic
# 
# Top level modules:
# 	conditionalLogic
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionCheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:44 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/conditionCheck.sv 
# -- Compiling module conditionCheck
# 
# Top level modules:
# 	conditionCheck
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:44 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:44 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador {C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux4a1Test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:44 on Nov 25,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador" C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux4a1Test.sv 
# -- Compiling module mux4a1Test
# 
# Top level modules:
# 	mux4a1Test
# End time: 18:48:44 on Nov 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mux4a1Test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mux4a1Test 
# Start time: 18:48:44 on Nov 25,2021
# Loading sv_std.std
# Loading work.mux4a1Test
# ** Error: (vsim-3033) Instantiation of 'mux4a1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /mux4a1Test File: C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/mux4a1Test.sv Line: 10
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/simulation/modelsim/rtl_work
#             C:/Users/berta/OneDrive/Documentos/GitHub/Microprocesador/Processor/Procesador/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ProcesadorARM_run_msim_rtl_verilog.do PAUSED at line 17
vsim rtl_work.controllerTest
# vsim rtl_work.controllerTest 
# Start time: 18:48:44 on Nov 25,2021
# Loading sv_std.std
# Loading work.controllerTest
# Loading work.controller
# Loading work.decoder
# Loading work.conditionalLogic
# Loading work.flopenr
# Loading work.conditionCheck
add wave -position end  sim:/controllerTest/ALUControl
add wave -position end  sim:/controllerTest/ALUFlags
add wave -position end  sim:/controllerTest/ALUSrc
add wave -position end  sim:/controllerTest/clk
add wave -position end  sim:/controllerTest/ImmSrc
add wave -position end  sim:/controllerTest/Instr
add wave -position end  sim:/controllerTest/MemtoReg
add wave -position end  sim:/controllerTest/MemWrite
add wave -position end  sim:/controllerTest/PCSrc
add wave -position end  sim:/controllerTest/RegSrc
add wave -position end  sim:/controllerTest/RegWrite
add wave -position end  sim:/controllerTest/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Usuario  Hostname: DESKTOP-LGT7EFS  ProcessID: 7824
#           Attempting to use alternate WLF file "./wlftrdyair".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrdyair
run
run
# End time: 18:58:32 on Nov 25,2021, Elapsed time: 0:09:48
# Errors: 1, Warnings: 2
