{
	"author": ["Taesik Na", "Jong Hwan Ko", "Saibal Mukhopadhyay"],
	"booktitle": "Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2017",
	"dblpkey": "conf/date/NaKM17",
	"ee": ["https://doi.org/10.23919/DATE.2017.7927229", "http://dl.acm.org/citation.cfm?id=3130731"],
	"isbn": "978-3-9815370-8-6",
	"pages": "1504-1509",
	"publisher": "IEEE",
	"title": "Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2017
}