0.7
2020.2
Oct 13 2023
20:47:58
E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v,1740621835,verilog,,E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v,,AdderTree,,,,,,,,
E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v,1741612952,verilog,,E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v,,matmul,,,,,,,,
E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v,1741612612,verilog,,,,matmul_tb,,,,,,,,
E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v,1740742602,verilog,,E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v,,float_add;float_add_align_add_dsp48e1_sgl;float_add_carry_chain;float_add_carry_chain__parameterized0;float_add_carry_chain__parameterized1;float_add_carry_chain__parameterized1_11;float_add_carry_chain__parameterized2;float_add_carry_chain__parameterized3;float_add_carry_chain__parameterized3_5;float_add_compare;float_add_compare_eq_im;float_add_compare_eq_im__parameterized0;float_add_compare_eq_im__parameterized0_10;float_add_compare_gt;float_add_delay;float_add_delay_0;float_add_delay__parameterized17;float_add_delay__parameterized17_6;float_add_delay__parameterized17_8;float_add_delay__parameterized17_9;float_add_delay__parameterized19;float_add_delay__parameterized19_1;float_add_delay__parameterized20;float_add_delay__parameterized20_2;float_add_delay__parameterized20_4;float_add_delay__parameterized23;float_add_dsp48e1_wrapper;float_add_dsp48e1_wrapper__parameterized0;float_add_floating_point_v7_1_16;float_add_floating_point_v7_1_16_viv;float_add_flt_add;float_add_flt_add_dsp;float_add_flt_add_exp_sp;float_add_flt_dec_op;float_add_lead_zero_encode_shift;float_add_norm_and_round_dsp48e1_sgl;float_add_special_detect;float_add_special_detect_3;float_add_xbip_pipe_v3_0_7_viv;float_add_xbip_pipe_v3_0_7_viv__parameterized1;float_add_xbip_pipe_v3_0_7_viv__parameterized1_17;float_add_xbip_pipe_v3_0_7_viv__parameterized29;float_add_xbip_pipe_v3_0_7_viv__parameterized29_12;float_add_xbip_pipe_v3_0_7_viv__parameterized29_13;float_add_xbip_pipe_v3_0_7_viv__parameterized29_7;float_add_xbip_pipe_v3_0_7_viv__parameterized31;float_add_xbip_pipe_v3_0_7_viv__parameterized31_16;float_add_xbip_pipe_v3_0_7_viv__parameterized33;float_add_xbip_pipe_v3_0_7_viv__parameterized33_14;float_add_xbip_pipe_v3_0_7_viv__parameterized33_15;float_add_xbip_pipe_v3_0_7_viv__parameterized37;glbl,,,,,,,,
E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v,1740742532,verilog,,E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v,,float_mult;float_mult_carry_chain;float_mult_carry_chain__parameterized0;float_mult_carry_chain__parameterized0_2;float_mult_carry_chain__parameterized1;float_mult_carry_chain__parameterized2;float_mult_carry_chain__parameterized3;float_mult_carry_chain__parameterized4;float_mult_compare_eq_im;float_mult_compare_eq_im_1;float_mult_dsp;float_mult_fix_mult;float_mult_fix_mult_xx;float_mult_floating_point_v7_1_16;float_mult_floating_point_v7_1_16_viv;float_mult_flt_dec_op_lat;float_mult_flt_mult;float_mult_flt_mult_exp;float_mult_flt_mult_round;float_mult_flt_round_bit;float_mult_mult_gen_v12_0_19_viv;float_mult_renorm_and_round_logic;float_mult_special_detect;float_mult_special_detect_0;float_mult_xbip_pipe_v3_0_7_viv,,,,,,,,
E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v,1740742580,verilog,,E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v,,int_to_float;int_to_float_carry_chain;int_to_float_carry_chain__parameterized0;int_to_float_carry_chain__parameterized0_0;int_to_float_carry_chain__parameterized1;int_to_float_carry_chain__parameterized2;int_to_float_carry_chain__parameterized3;int_to_float_fix_to_flt_conv;int_to_float_floating_point_v7_1_16;int_to_float_floating_point_v7_1_16_viv;int_to_float_flt_dec_op;int_to_float_flt_round_bit;int_to_float_lead_zero_encode;int_to_float_norm_zero_det;int_to_float_renorm_and_round_logic;int_to_float_xbip_pipe_v3_0_7_viv,,,,,,,,
