Classic Timing Analyzer report for trigger
Tue Oct 23 00:00:25 2018
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.009 ns    ; d        ; out~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.481 ns    ; out~reg0 ; out      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.779 ns   ; d        ; out~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 4.009 ns   ; d    ; out~reg0 ; clk      ;
+-------+--------------+------------+------+----------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+----------+-----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To  ; From Clock ;
+-------+--------------+------------+----------+-----+------------+
; N/A   ; None         ; 5.481 ns   ; out~reg0 ; out ; clk        ;
+-------+--------------+------------+----------+-----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -3.779 ns ; d    ; out~reg0 ; clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 23 00:00:25 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trigger -c trigger --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "out~reg0" (data pin = "d", clock pin = "clk") is 4.009 ns
    Info: + Longest pin to register delay is 6.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(5.014 ns) + CELL(0.149 ns) = 6.025 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'out~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.109 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'out~reg0'
        Info: Total cell delay = 1.095 ns ( 17.92 % )
        Info: Total interconnect delay = 5.014 ns ( 82.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.675 ns) + CELL(0.537 ns) = 2.064 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'out~reg0'
        Info: Total cell delay = 1.389 ns ( 67.30 % )
        Info: Total interconnect delay = 0.675 ns ( 32.70 % )
Info: tco from clock "clk" to destination pin "out" through register "out~reg0" is 5.481 ns
    Info: + Longest clock path from clock "clk" to source register is 2.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.675 ns) + CELL(0.537 ns) = 2.064 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'out~reg0'
        Info: Total cell delay = 1.389 ns ( 67.30 % )
        Info: Total interconnect delay = 0.675 ns ( 32.70 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'out~reg0'
        Info: 2: + IC(0.515 ns) + CELL(2.652 ns) = 3.167 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'out'
        Info: Total cell delay = 2.652 ns ( 83.74 % )
        Info: Total interconnect delay = 0.515 ns ( 16.26 % )
Info: th for register "out~reg0" (data pin = "d", clock pin = "clk") is -3.779 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.675 ns) + CELL(0.537 ns) = 2.064 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'out~reg0'
        Info: Total cell delay = 1.389 ns ( 67.30 % )
        Info: Total interconnect delay = 0.675 ns ( 32.70 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(5.014 ns) + CELL(0.149 ns) = 6.025 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'out~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.109 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'out~reg0'
        Info: Total cell delay = 1.095 ns ( 17.92 % )
        Info: Total interconnect delay = 5.014 ns ( 82.08 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Tue Oct 23 00:00:25 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


