library ieee;
use ieee.std_logic_1164.all;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
component encoder422  is
  port (A, B, C, D :in std_logic;
  Y1, Y2, Y: out std_logic);
end component;
entity PE83  is
  port (A, B, C, D, E, F, G, H :in std_logic;
  Y1, Y2, Y0, Y: out std_logic);
end entity PE83;
architecture Struct of PE83 is
  signal Y1l, Y2l, t1, t2, t3, t3b, u1, u2, oz, oo, s1, s2, s3, s4 : std_logic;
begin


PE42one: encoder422 port map (A => A, B => B, C => C, D => D, Y1 => t1, Y2 => t2, Y => oo); 
PE42two: encoder422 port map (A => E, B => F, C => G, D => H, Y1 => u1, Y2 => u2, Y => oz); 
or1: OR_2 port map (A => A, B => B, Y => Y1l);
or2: OR_2 port map (A => F, B => E, Y => Y2l);
or3: OR_2 port map (A => Y1l, B => Y2l, Y => t3);

not1: INVERTER port map (A => t3, Y => t3b);

and1: AND_2 (A => t3, B => t2, Y => s2);
and2: AND_2 (A => t3, B => t1, Y => s1);
and3: AND_2 (A => t3b, B => u2, Y => s4);
and4: AND_2 (A => t3b, B => u1, Y => s3);

or4: OR_2 port map (A => s1, B => s3, Y => Y0);
or5: OR_2 port map (A => s2, B => s4, Y => Y1);
not2: INVERTER port map (A => t3b, Y => Y2);

	  
end Struct;