version 3
C:/Xilinx/.MyProjects/74181/74181_ALU.vhd
ALU_4
VHDL
VHDL
tst_alu4.xwv
Comb
50000000
50000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Cout_DIFF
Y_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
M
Cin
Cout
S
S
S
S
S
A
B
B
B
B
B
Y
SIGNAL_ORDER_END
-X-X-X-

