$date
	Fri Jun 11 22:52:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var reg 1 ! clk $end
$scope module duv $end
$var wire 1 ! clk $end
$var wire 1 " z_flag $end
$var wire 32 # out_shift [31:0] $end
$var wire 5 $ out_mux_wb [4:0] $end
$var wire 32 % out_adder2 [31:0] $end
$var wire 32 & outPC [31:0] $end
$var wire 32 ' outMux0 [31:0] $end
$var wire 32 ( outInsMem [31:0] $end
$var wire 2 ) outB_WB2 [1:0] $end
$var wire 2 * outB_WB1 [1:0] $end
$var wire 2 + outB_WB0 [1:0] $end
$var wire 3 , outB_M1 [2:0] $end
$var wire 3 - outB_M0 [2:0] $end
$var wire 5 . outB_EX0 [4:0] $end
$var wire 32 / mux_alu [31:0] $end
$var wire 32 0 mem_out [31:0] $end
$var wire 32 1 inMuxB [31:0] $end
$var wire 32 2 inMuxA [31:0] $end
$var wire 32 3 final_WriteData [31:0] $end
$var wire 32 4 ext [31:0] $end
$var wire 32 5 alu_out [31:0] $end
$var wire 3 6 alu_c [2:0] $end
$var wire 1 7 RegWrite $end
$var wire 1 8 RegDst $end
$var wire 32 9 RD2 [31:0] $end
$var wire 32 : RD1 [31:0] $end
$var wire 1 ; PCSrc $end
$var wire 1 < MemWrite $end
$var wire 1 = MemToReg $end
$var wire 1 > MemRead $end
$var wire 5 ? F1 [4:0] $end
$var wire 5 @ E2 [4:0] $end
$var wire 5 A E1 [4:0] $end
$var wire 32 B D2 [31:0] $end
$var wire 32 C D1 [31:0] $end
$var wire 5 D C3 [4:0] $end
$var wire 32 E C2 [31:0] $end
$var wire 32 F C1 [31:0] $end
$var wire 1 G Branch $end
$var wire 32 H B3 [31:0] $end
$var wire 1 I B2 $end
$var wire 32 J B1 [31:0] $end
$var wire 32 K B0 [31:0] $end
$var wire 1 L ALUSrc $end
$var wire 3 M ALUOp [2:0] $end
$var wire 32 N A3 [31:0] $end
$var wire 32 O A1 [31:0] $end
$var wire 32 P A0 [31:0] $end
$scope module a_control $end
$var wire 3 Q ALUOP [2:0] $end
$var wire 6 R FUNCTION [5:0] $end
$var reg 3 S OP [2:0] $end
$upscope $end
$scope module adder_ins $end
$var wire 32 T B [31:0] $end
$var wire 32 U R [31:0] $end
$var wire 32 V A [31:0] $end
$upscope $end
$scope module and_branch $end
$var wire 1 W A $end
$var wire 1 ; R $end
$var wire 1 I B $end
$upscope $end
$scope module b0 $end
$var wire 1 ! clk $end
$var wire 32 X inAdd [31:0] $end
$var wire 32 Y inInsMem [31:0] $end
$var reg 32 Z outAdd [31:0] $end
$var reg 32 [ outInsMem [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 1 ! clk $end
$var wire 32 \ inAdder [31:0] $end
$var wire 5 ] inInsA [4:0] $end
$var wire 5 ^ inInsB [4:0] $end
$var wire 32 _ inSignExt [31:0] $end
$var wire 32 ` inRD2 [31:0] $end
$var wire 32 a inRD1 [31:0] $end
$var reg 32 b outAdder [31:0] $end
$var reg 5 c outInsA [4:0] $end
$var reg 5 d outInsB [4:0] $end
$var reg 32 e outRD1 [31:0] $end
$var reg 32 f outRD2 [31:0] $end
$var reg 32 g outSignExt [31:0] $end
$upscope $end
$scope module b2 $end
$var wire 1 ! clk $end
$var wire 32 h inRD2 [31:0] $end
$var wire 1 " inZf $end
$var wire 32 i inOutAlu [31:0] $end
$var wire 5 j inMux5b [4:0] $end
$var wire 32 k inAdder [31:0] $end
$var reg 32 l outAdder [31:0] $end
$var reg 5 m outMux5b [4:0] $end
$var reg 32 n outOutAlu [31:0] $end
$var reg 32 o outRD2 [31:0] $end
$var reg 1 I outZf $end
$upscope $end
$scope module b3 $end
$var wire 1 ! clk $end
$var wire 5 p inMux5b [4:0] $end
$var wire 32 q inOutAlu [31:0] $end
$var wire 32 r inReadData [31:0] $end
$var reg 5 s outMux5b [4:0] $end
$var reg 32 t outOutAlu [31:0] $end
$var reg 32 u outReadData [31:0] $end
$upscope $end
$scope module b_ex0 $end
$var wire 1 ! clk $end
$var wire 5 v in [4:0] $end
$var reg 5 w out [4:0] $end
$upscope $end
$scope module b_m0 $end
$var wire 1 ! clk $end
$var wire 3 x in [2:0] $end
$var reg 3 y out [2:0] $end
$upscope $end
$scope module b_m1 $end
$var wire 1 ! clk $end
$var wire 3 z in [2:0] $end
$var reg 3 { out [2:0] $end
$upscope $end
$scope module b_wb0 $end
$var wire 1 ! clk $end
$var wire 2 | in [1:0] $end
$var reg 2 } out [1:0] $end
$upscope $end
$scope module b_wb1 $end
$var wire 1 ! clk $end
$var wire 2 ~ in [1:0] $end
$var reg 2 !" out [1:0] $end
$upscope $end
$scope module b_wb2 $end
$var wire 1 ! clk $end
$var wire 2 "" in [1:0] $end
$var reg 2 #" out [1:0] $end
$upscope $end
$scope module bank $end
$var wire 5 $" AR1 [4:0] $end
$var wire 5 %" AR2 [4:0] $end
$var wire 5 &" AW [4:0] $end
$var wire 1 '" REG_WRITE $end
$var wire 32 (" DIN [31:0] $end
$var reg 32 )" DR1 [31:0] $end
$var reg 32 *" DR2 [31:0] $end
$var integer 32 +" i [31:0] $end
$upscope $end
$scope module extensor $end
$var wire 16 ," IN [15:0] $end
$var wire 32 -" OUT [31:0] $end
$upscope $end
$scope module instructions $end
$var wire 32 ." INS [31:0] $end
$var wire 32 /" ADDR [31:0] $end
$upscope $end
$scope module memory $end
$var wire 32 0" ADDR [31:0] $end
$var wire 32 1" DIN [31:0] $end
$var wire 1 2" en_R $end
$var wire 1 3" en_W $end
$var reg 32 4" R [31:0] $end
$upscope $end
$scope module mux0 $end
$var wire 32 5" A [31:0] $end
$var wire 32 6" B [31:0] $end
$var wire 1 ; SEL $end
$var reg 32 7" R [31:0] $end
$upscope $end
$scope module pcontrol $end
$var wire 32 8" INS [31:0] $end
$var wire 1 ! clk $end
$var reg 32 9" INS_OUT [31:0] $end
$upscope $end
$scope module post_memory $end
$var wire 32 :" A [31:0] $end
$var wire 32 ;" B [31:0] $end
$var wire 1 <" SEL $end
$var reg 32 =" R [31:0] $end
$upscope $end
$scope module post_shift $end
$var wire 32 >" A [31:0] $end
$var wire 32 ?" R [31:0] $end
$var wire 32 @" B [31:0] $end
$upscope $end
$scope module pre_alu $end
$var wire 32 A" A [31:0] $end
$var wire 32 B" B [31:0] $end
$var wire 1 C" SEL $end
$var reg 32 D" R [31:0] $end
$upscope $end
$scope module s_left $end
$var wire 32 E" IN [31:0] $end
$var wire 32 F" OUT [31:0] $end
$upscope $end
$scope module super $end
$var wire 6 G" OPCODE [5:0] $end
$var reg 3 H" ALUOp [2:0] $end
$var reg 1 L ALUSrc $end
$var reg 1 G Branch $end
$var reg 1 > MemRead $end
$var reg 1 = MemToReg $end
$var reg 1 < MemWrite $end
$var reg 1 8 RegDst $end
$var reg 1 7 RegWrite $end
$upscope $end
$scope module super_alu $end
$var wire 32 I" A [31:0] $end
$var wire 32 J" B [31:0] $end
$var wire 3 K" SEL [2:0] $end
$var reg 32 L" R [31:0] $end
$var reg 1 " ZF $end
$upscope $end
$scope module write_back $end
$var wire 5 M" A [4:0] $end
$var wire 5 N" B [4:0] $end
$var wire 1 O" SEL $end
$var reg 5 P" R [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx P"
xO"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx00 F"
bx E"
bx D"
xC"
bx B"
bx A"
bx00 @"
bx ?"
bx >"
bx ="
x<"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
x3"
x2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
b100000 +"
bx *"
bx )"
bx ("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
bx V
bx U
b100 T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
xL
bx K
bx J
xI
bx H
xG
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
x>
x=
x<
x;
bx :
bx 9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx00 #
x"
1!
$end
#100
b100000001110000000000000000100 (
b100000001110000000000000000100 Y
b100000001110000000000000000100 ."
b100 2
b100 U
b100 X
b100 5"
b0 &
b0 V
b0 /"
b0 9"
0!
#200
1!
#300
b100000 +"
b11000 9
b11000 `
b11000 *"
b1 :
b1 a
b1 )"
17
1L
0<
b11 M
b11 H"
b10 |
0=
0>
b0 x
0G
b111 v
08
b0 ^
b11000 ]
b100 4
b100 _
b100 -"
b100 ,"
b11000 %"
b1 $"
b1000 G"
b100 O
b100 b
b100 >"
b100000001110000000000000000100 K
b100000001110000000000000000100 [
b100 P
b100 Z
b100 \
0!
#400
1!
#500
0"
b101 5
b101 i
b101 L"
b11000 $
b11000 j
b11000 P"
b100 /
b100 D"
b100 J"
b0 6
b0 S
b0 K"
0O"
b11 Q
1C"
b10100 %
b10100 k
b10100 ?"
b10000 #
b10000 @"
b10000 F"
b100 R
b10 +
b10 }
b10 ~
b0 -
b0 y
b0 z
b111 .
b111 w
b0 ?
b0 d
b0 N"
b11000 A
b11000 c
b11000 M"
b100 C
b100 g
b100 B"
b100 E"
b11000 F
b11000 f
b11000 h
b11000 A"
b1 J
b1 e
b1 I"
0!
#600
1!
#700
b100 '
b100 7"
b100 8"
b100000 +"
b101 3
b101 ("
b101 ="
0<"
1'"
0;
02"
03"
0W
b11000 D
b11000 s
b11000 &"
b101 H
b101 t
b101 :"
b10 )
b10 #"
b11000 @
b11000 m
b11000 p
b11000 B
b11000 o
b11000 1"
b101 E
b101 n
b101 q
b101 0"
0I
b10100 1
b10100 l
b10100 6"
b0 ,
b0 {
b10 *
b10 !"
b10 ""
0!
#800
1!
#900
b1000 '
b1000 7"
b1000 8"
b0 (
b0 Y
b0 ."
b1000 2
b1000 U
b1000 X
b1000 5"
b100 &
b100 V
b100 /"
b100 9"
0!
#1000
1!
#1100
b100000 +"
b11001 9
b11001 `
b11001 *"
b1111 v
b111 M
b111 H"
b11001 ]
b11001 %"
b1100 G"
b1100 '
b1100 7"
b1100 8"
b11100 1
b11100 l
b11100 6"
b11100 %
b11100 k
b11100 ?"
b1100 O
b1100 b
b1100 >"
b110000001110010000000000000100 K
b110000001110010000000000000100 [
b1100 P
b1100 Z
b1100 \
b110000001110010000000000000100 (
b110000001110010000000000000100 Y
b110000001110010000000000000100 ."
b1100 2
b1100 U
b1100 X
b1100 5"
b1000 &
b1000 V
b1000 /"
b1000 9"
0!
#1200
1!
#1300
1"
b0 5
b0 i
b0 L"
b10 6
b10 S
b10 K"
b10000 '
b10000 7"
b10000 8"
b111 Q
b11001 $
b11001 j
b11001 P"
b0 (
b0 Y
b0 ."
b10000 2
b10000 U
b10000 X
b10000 5"
b1100 &
b1100 V
b1100 /"
b1100 9"
b1111 .
b1111 w
b11001 A
b11001 c
b11001 M"
b11001 F
b11001 f
b11001 h
b11001 A"
0!
#1400
1!
#1500
b1011 v
b101 M
b101 H"
b100000 +"
b11010 9
b11010 `
b11010 *"
b0 3
b0 ("
b0 ="
b11010 ]
b11010 %"
b1101 G"
b10100 '
b10100 7"
b10100 8"
b11001 D
b11001 s
b11001 &"
b0 H
b0 t
b0 :"
b11001 @
b11001 m
b11001 p
b11001 B
b11001 o
b11001 1"
b0 E
b0 n
b0 q
b0 0"
1I
b100100 1
b100100 l
b100100 6"
b100100 %
b100100 k
b100100 ?"
b10100 O
b10100 b
b10100 >"
b110100001110100000000000000100 K
b110100001110100000000000000100 [
b10100 P
b10100 Z
b10100 \
b110100001110100000000000000100 (
b110100001110100000000000000100 Y
b110100001110100000000000000100 ."
b10100 2
b10100 U
b10100 X
b10100 5"
b10000 &
b10000 V
b10000 /"
b10000 9"
0!
#1600
1!
#1700
0"
b101 5
b101 i
b101 L"
b11 6
b11 S
b11 K"
b11000 '
b11000 7"
b11000 8"
b101 Q
b11010 $
b11010 j
b11010 P"
b0 (
b0 Y
b0 ."
b11000 2
b11000 U
b11000 X
b11000 5"
b10100 &
b10100 V
b10100 /"
b10100 9"
b1011 .
b1011 w
b11010 A
b11010 c
b11010 M"
b11010 F
b11010 f
b11010 h
b11010 A"
0!
#1800
1!
#1900
b11 v
b1 M
b1 H"
b100000 +"
b11011 9
b11011 `
b11011 *"
b101 3
b101 ("
b101 ="
b11011 ]
b11011 %"
b1010 G"
b11100 '
b11100 7"
b11100 8"
b11010 D
b11010 s
b11010 &"
b101 H
b101 t
b101 :"
b11010 @
b11010 m
b11010 p
b11010 B
b11010 o
b11010 1"
b101 E
b101 n
b101 q
b101 0"
0I
b101100 1
b101100 l
b101100 6"
b101100 %
b101100 k
b101100 ?"
b11100 O
b11100 b
b11100 >"
b101000001110110000000000000100 K
b101000001110110000000000000100 [
b11100 P
b11100 Z
b11100 \
b101000001110110000000000000100 (
b101000001110110000000000000100 Y
b101000001110110000000000000100 ."
b11100 2
b11100 U
b11100 X
b11100 5"
b11000 &
b11000 V
b11000 /"
b11000 9"
0!
#2000
1!
#2100
b1 5
b1 i
b1 L"
b100 6
b100 S
b100 K"
b100000 '
b100000 7"
b100000 8"
b1 Q
b11011 $
b11011 j
b11011 P"
b0 (
b0 Y
b0 ."
b100000 2
b100000 U
b100000 X
b100000 5"
b11100 &
b11100 V
b11100 /"
b11100 9"
b11 .
b11 w
b11011 A
b11011 c
b11011 M"
b11011 F
b11011 f
b11011 h
b11011 A"
0!
#2200
1!
#2300
b100000 +"
bx 9
bx `
bx *"
bx :
bx a
bx )"
b1 3
b1 ("
b1 ="
bx ^
bx ]
bx 4
bx _
bx -"
bx ,"
bx %"
bx $"
bx G"
b100100 '
b100100 7"
b100100 8"
b11011 D
b11011 s
b11011 &"
b1 H
b1 t
b1 :"
b11011 @
b11011 m
b11011 p
b11011 B
b11011 o
b11011 1"
b1 E
b1 n
b1 q
b1 0"
b110100 1
b110100 l
b110100 6"
b110100 %
b110100 k
b110100 ?"
b100100 O
b100100 b
b100100 >"
bx K
bx [
b100100 P
b100100 Z
b100100 \
bx (
bx Y
bx ."
b100100 2
b100100 U
b100100 X
b100100 5"
b100000 &
b100000 V
b100000 /"
b100000 9"
0!
#2400
1!
#2500
x"
b101000 '
b101000 7"
b101000 8"
bx $
bx j
bx P"
bx %
bx k
bx ?"
bx00 #
bx00 @"
bx00 F"
bx R
bx /
bx D"
bx J"
b0x 5
b0x i
b0x L"
b101000 2
b101000 U
b101000 X
b101000 5"
b100100 &
b100100 V
b100100 /"
b100100 9"
bx ?
bx d
bx N"
bx A
bx c
bx M"
bx C
bx g
bx B"
bx E"
bx F
bx f
bx h
bx A"
bx J
bx e
bx I"
0!
#2600
1!
#2700
b100000 +"
b0x 3
b0x ("
b0x ="
b101100 '
b101100 7"
b101100 8"
bx D
bx s
bx &"
b0x H
b0x t
b0x :"
bx @
bx m
bx p
bx B
bx o
bx 1"
b0x E
b0x n
b0x q
b0x 0"
xI
bx 1
bx l
bx 6"
b101100 O
b101100 b
b101100 >"
b101100 P
b101100 Z
b101100 \
b101100 2
b101100 U
b101100 X
b101100 5"
b101000 &
b101000 V
b101000 /"
b101000 9"
0!
#2800
1!
#2900
b110000 '
b110000 7"
b110000 8"
b110000 2
b110000 U
b110000 X
b110000 5"
b101100 &
b101100 V
b101100 /"
b101100 9"
0!
#3000
1!
#3100
b110100 '
b110100 7"
b110100 8"
b110100 O
b110100 b
b110100 >"
b110100 P
b110100 Z
b110100 \
b110100 2
b110100 U
b110100 X
b110100 5"
b110000 &
b110000 V
b110000 /"
b110000 9"
0!
#3200
1!
#3300
b111000 '
b111000 7"
b111000 8"
b111000 2
b111000 U
b111000 X
b111000 5"
b110100 &
b110100 V
b110100 /"
b110100 9"
0!
#3400
1!
#3500
b111100 '
b111100 7"
b111100 8"
b111100 O
b111100 b
b111100 >"
b111100 P
b111100 Z
b111100 \
b111100 2
b111100 U
b111100 X
b111100 5"
b111000 &
b111000 V
b111000 /"
b111000 9"
0!
#3600
1!
#3700
b1000000 '
b1000000 7"
b1000000 8"
b1000000 2
b1000000 U
b1000000 X
b1000000 5"
b111100 &
b111100 V
b111100 /"
b111100 9"
0!
#3800
1!
#3900
b1000100 '
b1000100 7"
b1000100 8"
b1000100 O
b1000100 b
b1000100 >"
b1000100 P
b1000100 Z
b1000100 \
b1000100 2
b1000100 U
b1000100 X
b1000100 5"
b1000000 &
b1000000 V
b1000000 /"
b1000000 9"
0!
#4000
1!
#4100
b1001000 '
b1001000 7"
b1001000 8"
b1001000 2
b1001000 U
b1001000 X
b1001000 5"
b1000100 &
b1000100 V
b1000100 /"
b1000100 9"
0!
#4200
1!
#4300
b1001100 '
b1001100 7"
b1001100 8"
b1001100 O
b1001100 b
b1001100 >"
b1001100 P
b1001100 Z
b1001100 \
b1001100 2
b1001100 U
b1001100 X
b1001100 5"
b1001000 &
b1001000 V
b1001000 /"
b1001000 9"
0!
#4400
1!
#4500
b1010000 '
b1010000 7"
b1010000 8"
b1010000 2
b1010000 U
b1010000 X
b1010000 5"
b1001100 &
b1001100 V
b1001100 /"
b1001100 9"
0!
#4600
1!
#4700
b1010100 '
b1010100 7"
b1010100 8"
b1010100 O
b1010100 b
b1010100 >"
b1010100 P
b1010100 Z
b1010100 \
b1010100 2
b1010100 U
b1010100 X
b1010100 5"
b1010000 &
b1010000 V
b1010000 /"
b1010000 9"
0!
#4800
1!
#4900
b1011000 '
b1011000 7"
b1011000 8"
b1011000 2
b1011000 U
b1011000 X
b1011000 5"
b1010100 &
b1010100 V
b1010100 /"
b1010100 9"
0!
#5000
1!
#5100
b1011100 '
b1011100 7"
b1011100 8"
b1011100 O
b1011100 b
b1011100 >"
b1011100 P
b1011100 Z
b1011100 \
b1011100 2
b1011100 U
b1011100 X
b1011100 5"
b1011000 &
b1011000 V
b1011000 /"
b1011000 9"
0!
#5200
1!
#5300
b1100000 '
b1100000 7"
b1100000 8"
b1100000 2
b1100000 U
b1100000 X
b1100000 5"
b1011100 &
b1011100 V
b1011100 /"
b1011100 9"
0!
#5400
1!
#5500
b1100100 '
b1100100 7"
b1100100 8"
b1100100 O
b1100100 b
b1100100 >"
b1100100 P
b1100100 Z
b1100100 \
b1100100 2
b1100100 U
b1100100 X
b1100100 5"
b1100000 &
b1100000 V
b1100000 /"
b1100000 9"
0!
#5600
1!
#5700
b1101000 '
b1101000 7"
b1101000 8"
b1101000 2
b1101000 U
b1101000 X
b1101000 5"
b1100100 &
b1100100 V
b1100100 /"
b1100100 9"
0!
#5800
1!
#5900
b1101100 '
b1101100 7"
b1101100 8"
b1101100 O
b1101100 b
b1101100 >"
b1101100 P
b1101100 Z
b1101100 \
b1101100 2
b1101100 U
b1101100 X
b1101100 5"
b1101000 &
b1101000 V
b1101000 /"
b1101000 9"
0!
#6000
1!
#6100
b1110000 '
b1110000 7"
b1110000 8"
b1110000 2
b1110000 U
b1110000 X
b1110000 5"
b1101100 &
b1101100 V
b1101100 /"
b1101100 9"
0!
#6200
1!
#6300
b1110100 '
b1110100 7"
b1110100 8"
b1110100 O
b1110100 b
b1110100 >"
b1110100 P
b1110100 Z
b1110100 \
b1110100 2
b1110100 U
b1110100 X
b1110100 5"
b1110000 &
b1110000 V
b1110000 /"
b1110000 9"
0!
#6400
1!
#6500
b1111000 '
b1111000 7"
b1111000 8"
b1111000 2
b1111000 U
b1111000 X
b1111000 5"
b1110100 &
b1110100 V
b1110100 /"
b1110100 9"
0!
#6600
1!
#6700
b1111100 '
b1111100 7"
b1111100 8"
b1111100 O
b1111100 b
b1111100 >"
b1111100 P
b1111100 Z
b1111100 \
b1111100 2
b1111100 U
b1111100 X
b1111100 5"
b1111000 &
b1111000 V
b1111000 /"
b1111000 9"
0!
#6800
1!
#6900
b10000000 '
b10000000 7"
b10000000 8"
b10000000 2
b10000000 U
b10000000 X
b10000000 5"
b1111100 &
b1111100 V
b1111100 /"
b1111100 9"
0!
#7000
1!
#7100
b10000100 '
b10000100 7"
b10000100 8"
b10000100 O
b10000100 b
b10000100 >"
b10000100 P
b10000100 Z
b10000100 \
b10000100 2
b10000100 U
b10000100 X
b10000100 5"
b10000000 &
b10000000 V
b10000000 /"
b10000000 9"
0!
#7200
1!
#7300
b10001000 '
b10001000 7"
b10001000 8"
b10001000 2
b10001000 U
b10001000 X
b10001000 5"
b10000100 &
b10000100 V
b10000100 /"
b10000100 9"
0!
#7400
1!
#7500
b10001100 '
b10001100 7"
b10001100 8"
b10001100 O
b10001100 b
b10001100 >"
b10001100 P
b10001100 Z
b10001100 \
b10001100 2
b10001100 U
b10001100 X
b10001100 5"
b10001000 &
b10001000 V
b10001000 /"
b10001000 9"
0!
#7600
1!
#7700
b10010000 '
b10010000 7"
b10010000 8"
b10010000 2
b10010000 U
b10010000 X
b10010000 5"
b10001100 &
b10001100 V
b10001100 /"
b10001100 9"
0!
#7800
1!
#7900
b10010100 '
b10010100 7"
b10010100 8"
b10010100 O
b10010100 b
b10010100 >"
b10010100 P
b10010100 Z
b10010100 \
b10010100 2
b10010100 U
b10010100 X
b10010100 5"
b10010000 &
b10010000 V
b10010000 /"
b10010000 9"
0!
#8000
1!
