verilog work "../../../../litex_prj/stcc1_xc6slx25/build/spartan6_board/gateware/spartan6_board_synth.v"
