// Seed: 3781101439
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    output tri1 id_7,
    input tri id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11
);
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7;
  assign {1, 1} = 1;
  module_0(
      id_3, id_2, id_4, id_2, id_1, id_0, id_0, id_1, id_2, id_4, id_1, id_2
  );
endmodule
