#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec 30 03:04:29 2024
# Process ID: 14736
# Current directory: /home/deniz/HornetRISC-V/test/fpu_test
# Command line: vivado
# Log file: /home/deniz/HornetRISC-V/test/fpu_test/vivado.log
# Journal file: /home/deniz/HornetRISC-V/test/fpu_test/vivado.jou
# Running On        :deniz-monster
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2500.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8152 MB
# Swap memory       :8192 MB
# Total Virtual     :16344 MB
# Available Virtual :12379 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/deniz/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/deniz/HornetRISC-V/HornetRISC-V.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/deniz/HornetRISC-V/HornetRISC-V.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/deniz/Vivado/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deniz/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'barebones_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barebones_top_tb_behav -key {Behavioral:sim_1:Functional:barebones_top_tb} -tclbatch {barebones_top_tb.tcl} -view {/home/deniz/HornetRISC-V/HornetRISC-V.srcs/sim_1/imports/HornetCore_FPU/barebones_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/deniz/HornetRISC-V/HornetRISC-V.srcs/sim_1/imports/HornetCore_FPU/barebones_top_tb_behav.wcfg
WARNING: Simulation object /barebones_top_tb/uut/debug_if/data was not found in the design.
source barebones_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'barebones_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8107.508 ; gain = 127.754 ; free physical = 1127 ; free virtual = 9841
run 25 us
nnnnnnnnnnnnrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deniz/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'barebones_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 25 us
nnnnnnnnnnnnrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetRISC-V/HornetRISC-V.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 25 us
nnnnnnnnnnnnclose_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/deniz/HornetCore_FPU/HornetCore_FPU.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/deniz/HornetCore_FPU/HornetCore_FPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/deniz/Vivado/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deniz/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'barebones_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barebones_top_tb_behav -key {Behavioral:sim_1:Functional:barebones_top_tb} -tclbatch {barebones_top_tb.tcl} -view {/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sim_1/imports/HornetCore_FPU/barebones_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sim_1/imports/HornetCore_FPU/barebones_top_tb_behav.wcfg
source barebones_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'barebones_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 25 us
bnannnannabnnabnrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 25 us
bnannnannabnnabnWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
ERROR: [VRFC 10-4982] syntax error near '=' [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:41]
WARNING: [VRFC 10-3248] data object 'final_exp' is already declared [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:41]
WARNING: [VRFC 10-9364] second declaration of 'final_exp' is ignored [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:41]
ERROR: [VRFC 10-2969] 'cvrt_to_float_out' is not a type [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:41]
ERROR: [VRFC 10-8530] module 'fpu_cvt_to_float' is ignored due to previous errors [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:1]
INFO: [VRFC 10-311] analyzing module lzc32
ERROR: [VRFC 10-8530] module 'lzc32' is ignored due to previous errors [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
ERROR: [VRFC 10-4982] syntax error near 'assign' [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:41]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:41]
ERROR: [VRFC 10-8530] module 'fpu_cvt_to_float' is ignored due to previous errors [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:1]
INFO: [VRFC 10-311] analyzing module lzc32
ERROR: [VRFC 10-8530] module 'lzc32' is ignored due to previous errors [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8342.992 ; gain = 17.633 ; free physical = 536 ; free virtual = 10019
run 25 us
bnannnannabnnabnrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8353.992 ; gain = 0.000 ; free physical = 588 ; free virtual = 10091
run 25 us
bnannnannabnnabnrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8360.992 ; gain = 0.000 ; free physical = 525 ; free virtual = 10028
run 25 us
defhgifhgjncnjrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8360.992 ; gain = 0.000 ; free physical = 537 ; free virtual = 10043
run 25 us
defhgifhgjacnjacnrun 25 us
jacnjadefhgifhgjacdef
invalid command name "def"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 25 us
defhgifhgjacnjacnrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 25 us
defhgifhgjacbjacbrun 25 us
jacbjadefhgifhgjacrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 25 us
XXXXXrun 25 us
XXXXXXXrun 25 us
XXXXXXXrelaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 8417.203 ; gain = 0.000 ; free physical = 455 ; free virtual = 9815
run 25 us
XXXXXrun 25 us
XXXXXXXrun 25 us
XXXXXXXrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 697 ; free virtual = 10060
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 695 ; free virtual = 10056
run 25 us
XXXXXWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 884 ; free virtual = 10220
run 25 us
XXXXXXWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 865 ; free virtual = 10202
run 25 us
XXXXXWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 830 ; free virtual = 10194
run 25 us
XXXXXXWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 846 ; free virtual = 10210
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 8421.211 ; gain = 0.000 ; free physical = 846 ; free virtual = 10210
run 25 us
XXXXXrelaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8422.215 ; gain = 0.000 ; free physical = 841 ; free virtual = 10206
run 25 us
XXXXXXWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8429.027 ; gain = 5.961 ; free physical = 840 ; free virtual = 10205
run 25 us
XXXXXXWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8465.078 ; gain = 0.000 ; free physical = 835 ; free virtual = 10200
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8511.250 ; gain = 0.000 ; free physical = 838 ; free virtual = 10204
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8612.293 ; gain = 0.000 ; free physical = 800 ; free virtual = 10173
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
ERROR: [VRFC 10-4982] syntax error near ')' [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:30]
ERROR: [VRFC 10-8530] module 'fpu_top' is ignored due to previous errors [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8665.129 ; gain = 33.828 ; free physical = 820 ; free virtual = 10186
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8693.176 ; gain = 0.000 ; free physical = 420 ; free virtual = 9745
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8750.355 ; gain = 0.000 ; free physical = 593 ; free virtual = 9892
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 8750.355 ; gain = 0.000 ; free physical = 392 ; free virtual = 9966
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8750.355 ; gain = 0.000 ; free physical = 319 ; free virtual = 9903
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8750.355 ; gain = 0.000 ; free physical = 318 ; free virtual = 9901
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8750.355 ; gain = 0.000 ; free physical = 328 ; free virtual = 9907
run 3 us
run 3 us
XWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 8767.176 ; gain = 0.000 ; free physical = 271 ; free virtual = 9868
run 3 us
run 3 us
Xrun 3 us
run 3 us
XWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8767.176 ; gain = 0.000 ; free physical = 285 ; free virtual = 9886
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8767.176 ; gain = 0.000 ; free physical = 288 ; free virtual = 9890
run 3 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8832.043 ; gain = 0.000 ; free physical = 300 ; free virtual = 9325
run 3 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul
INFO: [VRFC 10-311] analyzing module mulNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sign_inj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sign_inj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/fpu_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top_ctrl
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/imm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/load_store_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_store_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mds_final_normalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mds_final_normalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/memory_2rw_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_2rw_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/peripherals/mtime_registers_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtime_registers_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/mul_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/multiplier_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/multiplier_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_24
INFO: [VRFC 10-311] analyzing module sqrt_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/sub_modules/sqrt_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v" Line 1. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fpu_decoder
Compiling module xil_defaultlib.lzc4
Compiling module xil_defaultlib.lzc8
Compiling module xil_defaultlib.lzc3
Compiling module xil_defaultlib.lzc27
Compiling module xil_defaultlib.add_sub_normalizer
Compiling module xil_defaultlib.fpu_add_sub_rounder
Compiling module xil_defaultlib.fpu_add_fast
Compiling module xil_defaultlib.fpu_add_sub
Compiling module xil_defaultlib.preNorm_exp_handler
Compiling module xil_defaultlib.multiplier_6
Compiling module xil_defaultlib.multiplier_24
Compiling module xil_defaultlib.mulNormalizer
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.mul_rounder
Compiling module xil_defaultlib.fpu_div_control
Compiling module xil_defaultlib.fpu_div_array
Compiling module xil_defaultlib.fpu_div_block
Compiling module xil_defaultlib.sigDiv
Compiling module xil_defaultlib.divNormalizer
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.div_rounder
Compiling module xil_defaultlib.sqrt_control
Compiling module xil_defaultlib.sqrt_24
Compiling module xil_defaultlib.fpu_sqrt
Compiling module xil_defaultlib.sqrt_rounder
Compiling module xil_defaultlib.mds_final_normalizer
Compiling module xil_defaultlib.fpu_mds_ctrl
Compiling module xil_defaultlib.fpu_mds_top
Compiling module xil_defaultlib.fpu_compare
Compiling module xil_defaultlib.fpu_min_max
Compiling module xil_defaultlib.fpu_sign_inj
Compiling module xil_defaultlib.cvrt_rounder
Compiling module xil_defaultlib.fpu_cvt_to_int
Compiling module xil_defaultlib.lzc32
Compiling module xil_defaultlib.fpu_cvt_to_float
Compiling module xil_defaultlib.fpu_classifier
Compiling module xil_defaultlib.fpu_arithmetic_top
Compiling module xil_defaultlib.fpu_top_ctrl
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.memory_2rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8855.867 ; gain = 0.000 ; free physical = 298 ; free virtual = 9298
run 3 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deniz/HornetCore_FPU/HornetCore_FPU.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deniz/Vivado/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 3 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 4 us
add_bp {/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v} 32
remove_bps -file {/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v} -line 32
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/core/core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/deniz/HornetCore_FPU/HornetCore_FPU.srcs/sources_1/imports/fpu_arithmetic/fpu_arithmetic_top.v:]
