
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001271                       # Number of seconds simulated
sim_ticks                                  1270599220                       # Number of ticks simulated
final_tick                                 1270599220                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226120                       # Simulator instruction rate (inst/s)
host_op_rate                                   226119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              126202848                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694964                       # Number of bytes of host memory used
host_seconds                                    10.07                       # Real time elapsed on the host
sim_insts                                     2276545                       # Number of instructions simulated
sim_ops                                       2276545                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             620288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        76672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           76672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1198                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1198                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         97163604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        297635945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9217698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5188103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1108139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3727375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           402959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3828115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          2417757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5036993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           352590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4785144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           957029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5288843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           251850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4734774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           352590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5188103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          2921456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4331814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           402959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3677005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           352590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5389583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1007399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4583664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          2669607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4835514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           856289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5036993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           503699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3979225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             488185409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     97163604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9217698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1108139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       402959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      2417757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       352590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       957029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       251850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       352590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      2921456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       402959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       352590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1007399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      2669607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       856289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       503699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        120938214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60343182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60343182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60343182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        97163604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       297635945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9217698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5188103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1108139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3727375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          402959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3828115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         2417757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5036993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          352590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4785144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          957029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5288843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          251850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4734774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          352590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5188103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         2921456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4331814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          402959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3677005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          352590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5389583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1007399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4583664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         2669607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4835514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          856289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5036993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          503699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3979225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            548528591                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132186                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73536                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5644                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              89812                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66221                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           73.732909                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26399                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3652                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2882                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            770                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          257                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180015                       # DTB read hits
system.cpu00.dtb.read_misses                      617                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180632                       # DTB read accesses
system.cpu00.dtb.write_hits                    128065                       # DTB write hits
system.cpu00.dtb.write_misses                    1071                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129136                       # DTB write accesses
system.cpu00.dtb.data_hits                     308080                       # DTB hits
system.cpu00.dtb.data_misses                     1688                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309768                       # DTB accesses
system.cpu00.itb.fetch_hits                    148890                       # ITB hits
system.cpu00.itb.fetch_misses                     156                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149046                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2233                       # Number of system calls
system.cpu00.numCycles                        1003284                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            76663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1187441                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132186                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95502                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      711350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12658                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                423                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6056                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          645                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148890                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2570                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           801466                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.481586                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.740537                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 584304     72.90%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16305      2.03%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17333      2.16%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16865      2.10%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37880      4.73%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15655      1.95%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18801      2.35%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11310      1.41%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83013     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             801466                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.131753                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.183554                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  85060                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              549229                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129610                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32973                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4594                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26451                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1790                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123774                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7211                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4594                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 100836                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 83878                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       217050                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146962                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              248146                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104464                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2788                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21963                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2209                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               213501                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757219                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1367861                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1209767                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155807                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668767                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88452                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4041                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1666                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  147510                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179225                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135414                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31894                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          11979                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2750                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  951012                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1566                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        49979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          381                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       801466                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.186591                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.953396                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            505723     63.10%     63.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72492      9.04%     72.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60139      7.50%     79.65% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44624      5.57%     85.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             42999      5.37%     90.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28621      3.57%     94.15% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             27029      3.37%     97.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11617      1.45%     98.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8222      1.03%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        801466                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5067     16.38%     16.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.24%     29.62% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  85      0.27%     29.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5923     19.15%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9556     30.89%     79.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6208     20.07%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550801     57.92%     57.92% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12786      1.34%     59.26% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35726      3.76%     63.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37108      3.90%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183882     19.34%     86.26% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130685     13.74%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               951012                       # Type of FU issued
system.cpu00.iq.rate                         0.947899                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30936                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032530                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2492706                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          947963                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813578                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243286                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123330                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116957                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               856964                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124984                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21199                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18278                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15898                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8972                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4594                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21570                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               55749                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077714                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1429                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179225                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135414                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1580                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   95                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               55564                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1581                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3113                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4694                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              943427                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180652                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7585                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107378                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309796                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110268                       # Number of branches executed
system.cpu00.iew.exec_stores                   129144                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.940339                       # Inst execution rate
system.cpu00.iew.wb_sent                       934075                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930535                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545810                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777900                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.927489                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701645                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104334                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3909                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       785119                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.233436                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.323091                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       537080     68.41%     68.41% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51325      6.54%     74.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51111      6.51%     81.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30137      3.84%     85.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35417      4.51%     89.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8864      1.13%     90.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12953      1.65%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5126      0.65%     93.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53106      6.76%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       785119                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968394                       # Number of instructions committed
system.cpu00.commit.committedOps               968394                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280463                       # Number of memory references committed
system.cpu00.commit.loads                      160947                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100088                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791925                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22216                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98601     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503171     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161979     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119517     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968394                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53106                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1800750                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2161936                       # The number of ROB writes
system.cpu00.timesIdled                          1447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        201818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      73496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869793                       # Number of Instructions Simulated
system.cpu00.committedOps                      869793                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.153474                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.153474                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.866946                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.866946                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1139962                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612378                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151800                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102900                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4963                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2247                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           12000                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         123.899872                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228320                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12127                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.827410                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        89150180                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   123.899872                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.967968                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.967968                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          554463                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         554463                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141500                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141500                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84651                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84651                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          927                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          927                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1098                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1098                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226151                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226151                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226151                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226151                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8835                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8835                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33744                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33744                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          275                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          275                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42579                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42579                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42579                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42579                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    396485900                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    396485900                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5353765779                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5353765779                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2557060                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2557060                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       332760                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       332760                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5750251679                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5750251679                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5750251679                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5750251679                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150335                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150335                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268730                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268730                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268730                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268730                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.058769                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.058769                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285012                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285012                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.228785                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.228785                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020517                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020517                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158445                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158445                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158445                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158445                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 44876.728919                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 44876.728919                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 158658.303076                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 158658.303076                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9298.400000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9298.400000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 14467.826087                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 14467.826087                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 135049.007234                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 135049.007234                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 135049.007234                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 135049.007234                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       153925                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2684                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    57.349106                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8965                       # number of writebacks
system.cpu00.dcache.writebacks::total            8965                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3011                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3011                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27249                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27249                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          160                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30260                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30260                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30260                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30260                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5824                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5824                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6495                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6495                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          115                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12319                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12319                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12319                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12319                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    229658680                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    229658680                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1131560904                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1131560904                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       939280                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       939280                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       305620                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       305620                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1361219584                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1361219584                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1361219584                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1361219584                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038740                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038740                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054859                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054859                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.095674                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.095674                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.020517                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.020517                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045842                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045842                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045842                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045842                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 39433.152473                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 39433.152473                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 174220.308545                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 174220.308545                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8167.652174                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8167.652174                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 13287.826087                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 13287.826087                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 110497.571556                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 110497.571556                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 110497.571556                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 110497.571556                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7402                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.776936                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139926                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7914                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.680819                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       781398360                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.776936                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921439                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921439                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305676                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305676                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139926                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139926                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139926                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139926                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139926                       # number of overall hits
system.cpu00.icache.overall_hits::total        139926                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8955                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8955                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8955                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8955                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8955                       # number of overall misses
system.cpu00.icache.overall_misses::total         8955                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    662651405                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    662651405                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    662651405                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    662651405                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    662651405                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    662651405                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148881                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148881                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148881                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148881                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148881                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148881                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060149                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060149                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060149                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060149                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060149                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060149                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73997.923506                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73997.923506                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73997.923506                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73997.923506                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73997.923506                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73997.923506                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1240                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    45.925926                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7402                       # number of writebacks
system.cpu00.icache.writebacks::total            7402                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1041                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1041                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1041                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1041                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1041                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1041                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7914                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7914                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7914                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7914                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7914                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7914                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    477838625                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    477838625                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    477838625                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    477838625                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    477838625                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    477838625                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053157                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053157                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053157                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053157                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053157                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053157                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60378.901314                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60378.901314                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60378.901314                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60378.901314                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60378.901314                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60378.901314                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 40006                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           29708                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1583                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              27293                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 20234                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           74.136225                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  4571                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           140                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      32910                       # DTB read hits
system.cpu01.dtb.read_misses                      460                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  33370                       # DTB read accesses
system.cpu01.dtb.write_hits                     11165                       # DTB write hits
system.cpu01.dtb.write_misses                      28                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 11193                       # DTB write accesses
system.cpu01.dtb.data_hits                      44075                       # DTB hits
system.cpu01.dtb.data_misses                      488                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  44563                       # DTB accesses
system.cpu01.itb.fetch_hits                     36326                       # ITB hits
system.cpu01.itb.fetch_misses                      68                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 36394                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         159429                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       230229                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     40006                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            24818                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       68336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3483                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        49622                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1869                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   36326                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 603                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           134055                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.717422                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.713090                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  87963     65.62%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2472      1.84%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3762      2.81%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6769      5.05%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  11243      8.39%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1693      1.26%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6366      4.75%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2003      1.49%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  11784      8.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             134055                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.250933                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.444085                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14111                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               30148                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   36258                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2740                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1176                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               4915                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 584                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               210759                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2482                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1176                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15959                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8433                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        18481                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   37040                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3344                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               204915                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 286                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  416                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1243                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  473                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            135335                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              243990                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         231189                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12794                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              108011                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  27324                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              603                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          589                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    9056                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              34292                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             13358                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3646                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2539                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   174633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1104                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  168193                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             513                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         30612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        15108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       134055                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.254657                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.085847                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             88433     65.97%     65.97% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6349      4.74%     70.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              9290      6.93%     77.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              8476      6.32%     83.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5577      4.16%     88.12% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4782      3.57%     91.68% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7852      5.86%     97.54% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1862      1.39%     98.93% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1434      1.07%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        134055                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1351     29.00%     29.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     29.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     29.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  82      1.76%     30.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     30.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     30.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                305      6.55%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     37.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1765     37.88%     75.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1156     24.81%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              117201     69.68%     69.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                186      0.11%     69.80% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.80% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2937      1.75%     71.54% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     71.54% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     71.54% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1932      1.15%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.69% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              34235     20.35%     93.04% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             11698      6.96%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               168193                       # Type of FU issued
system.cpu01.iq.rate                         1.054971                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4659                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.027700                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           451843                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          192859                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       153531                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23770                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13540                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               160624                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12224                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1587                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5367                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3794                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1176                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4035                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1209                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            197662                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             315                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               34292                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              13358                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              552                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1162                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          364                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          830                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1194                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              166088                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               33371                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2105                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       21925                       # number of nop insts executed
system.cpu01.iew.exec_refs                      44564                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  33443                       # Number of branches executed
system.cpu01.iew.exec_stores                    11193                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.041768                       # Inst execution rate
system.cpu01.iew.wb_sent                       164926                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      163932                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   92728                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  114910                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.028245                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.806962                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         32194                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           858                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1018                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        79676                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.058148                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.888358                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        42544     53.40%     53.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         8914     11.19%     64.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4607      5.78%     70.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2180      2.74%     73.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2978      3.74%     76.84% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4671      5.86%     82.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          930      1.17%     83.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4346      5.45%     89.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         8506     10.68%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        79676                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             163985                       # Number of instructions committed
system.cpu01.commit.committedOps               163985                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        38489                       # Number of memory references committed
system.cpu01.commit.loads                       28925                       # Number of loads committed
system.cpu01.commit.membars                       424                       # Number of memory barriers committed
system.cpu01.commit.branches                    29904                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  139807                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               3256                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        18864     11.50%     11.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         101279     61.76%     73.26% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     73.33% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.33% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.76%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.17%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         29349     17.90%     94.16% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         9580      5.84%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          163985                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                8506                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     265932                       # The number of ROB reads
system.cpu01.rob.rob_writes                    397114                       # The number of ROB writes
system.cpu01.timesIdled                           238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         25374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     917350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    145125                       # Number of Instructions Simulated
system.cpu01.committedOps                      145125                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.098563                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.098563                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.910280                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.910280                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 209688                       # number of integer regfile reads
system.cpu01.int_regfile_writes                115373                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1078                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  488                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             998                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          33.598250                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             36014                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1109                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           32.474301                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    33.598250                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.262486                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.262486                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           81848                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          81848                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        27953                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         27953                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         8376                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8376                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          181                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          151                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        36329                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          36329                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        36329                       # number of overall hits
system.cpu01.dcache.overall_hits::total         36329                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2400                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2400                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          962                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          962                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           71                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           75                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3362                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3362                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3362                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3362                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    105568700                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    105568700                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     79492998                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     79492998                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       764640                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       764640                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       762280                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       762280                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        33040                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        33040                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    185061698                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    185061698                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    185061698                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    185061698                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        30353                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        30353                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         9338                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         9338                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          226                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          226                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        39691                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        39691                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        39691                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        39691                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.079070                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.079070                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.103020                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.103020                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.281746                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.281746                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.331858                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.331858                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.084704                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.084704                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.084704                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.084704                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 43986.958333                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 43986.958333                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 82633.054054                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 82633.054054                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 10769.577465                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 10769.577465                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10163.733333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10163.733333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 55045.121356                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 55045.121356                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 55045.121356                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 55045.121356                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2259                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    19.643478                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu01.dcache.writebacks::total             339                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1140                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1140                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          547                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           11                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1687                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1687                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1687                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1687                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1260                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1260                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          415                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          415                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           60                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           75                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1675                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1675                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1675                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1675                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     36764080                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     36764080                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     22272490                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     22272490                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       475540                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       475540                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       674960                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       674960                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        31860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        31860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     59036570                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     59036570                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     59036570                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     59036570                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.041512                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.041512                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.044442                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.044442                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.238095                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.331858                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.331858                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.042201                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.042201                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.042201                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.042201                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 29177.841270                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 29177.841270                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 53668.650602                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 53668.650602                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7925.666667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7925.666667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8999.466667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8999.466667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 35245.713433                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 35245.713433                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 35245.713433                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 35245.713433                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             691                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.786186                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             34930                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1179                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           29.626802                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.786186                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.237864                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.237864                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           73827                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          73827                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        34930                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         34930                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        34930                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          34930                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        34930                       # number of overall hits
system.cpu01.icache.overall_hits::total         34930                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1394                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1394                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1394                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1394                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1394                       # number of overall misses
system.cpu01.icache.overall_misses::total         1394                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     86452700                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     86452700                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     86452700                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     86452700                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     86452700                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     86452700                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        36324                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        36324                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        36324                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        36324                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        36324                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        36324                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.038377                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.038377                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.038377                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.038377                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.038377                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.038377                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 62017.718795                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 62017.718795                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 62017.718795                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 62017.718795                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 62017.718795                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 62017.718795                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          691                       # number of writebacks
system.cpu01.icache.writebacks::total             691                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          215                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          215                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          215                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          215                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1179                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1179                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1179                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1179                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1179                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1179                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     63753040                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     63753040                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     63753040                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     63753040                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     63753040                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     63753040                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032458                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032458                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032458                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032458                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032458                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032458                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 54073.825276                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 54073.825276                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 54073.825276                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 54073.825276                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 54073.825276                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 54073.825276                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7129                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            5615                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             648                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5771                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  1896                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           32.853925                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   570                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6132                       # DTB read hits
system.cpu02.dtb.read_misses                      314                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   6446                       # DTB read accesses
system.cpu02.dtb.write_hits                      3225                       # DTB write hits
system.cpu02.dtb.write_misses                      20                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3245                       # DTB write accesses
system.cpu02.dtb.data_hits                       9357                       # DTB hits
system.cpu02.dtb.data_misses                      334                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                   9691                       # DTB accesses
system.cpu02.itb.fetch_hits                      5882                       # ITB hits
system.cpu02.itb.fetch_misses                      70                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  5952                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          81875                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             4329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        55147                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7129                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             2466                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       18399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1455                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48213                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2136                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    5882                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 269                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            74195                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.743271                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.163804                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  65073     87.71%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    512      0.69%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    642      0.87%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    743      1.00%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1141      1.54%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    307      0.41%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    419      0.56%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    355      0.48%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5003      6.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              74195                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.087072                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.673551                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6882                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               11478                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    6017                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1109                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  496                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                609                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                47389                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1014                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  496                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   7534                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  5838                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3964                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    6419                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1731                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45464                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 303                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  340                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  828                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                   92                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             33620                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               64886                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          52041                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12841                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               22157                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11463                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    3747                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6196                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              3948                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             245                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             94                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    40915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   38666                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             225                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         12222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6075                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        74195                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.521140                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.574504                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             64719     87.23%     87.23% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1665      2.24%     89.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1280      1.73%     91.20% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              1059      1.43%     92.62% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1350      1.82%     94.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               895      1.21%     95.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              1834      2.47%     98.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               759      1.02%     99.15% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               634      0.85%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         74195                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   967     49.34%     49.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     49.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     49.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  78      3.98%     53.32% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     53.32% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     53.32% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                360     18.37%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     71.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  434     22.14%     93.83% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 121      6.17%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               23596     61.03%     61.04% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                188      0.49%     61.52% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     61.52% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2931      7.58%     69.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     69.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     69.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1930      4.99%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.09% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6669     17.25%     91.34% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3348      8.66%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                38666                       # Type of FU issued
system.cpu02.iq.rate                         0.472256                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      1960                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.050691                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           129841                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           39645                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        25918                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23871                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13610                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                28323                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12299                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1763                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1137                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          844                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  496                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1435                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1560                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             42506                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             147                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6196                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               3948                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1546                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          115                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          388                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                503                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               37820                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6446                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             846                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        1492                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9691                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   4903                       # Number of branches executed
system.cpu02.iew.exec_stores                     3245                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.461924                       # Inst execution rate
system.cpu02.iew.wb_sent                        36838                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       36316                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   21464                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30461                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.443554                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.704639                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         12240                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             417                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        24116                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.230884                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.531988                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        17931     74.35%     74.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1          889      3.69%     78.04% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1117      4.63%     82.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          603      2.50%     85.17% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          625      2.59%     87.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          233      0.97%     88.73% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          216      0.90%     89.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          225      0.93%     90.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2277      9.44%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        24116                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              29684                       # Number of instructions committed
system.cpu02.commit.committedOps                29684                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7244                       # Number of memory references committed
system.cpu02.commit.loads                        4433                       # Number of loads committed
system.cpu02.commit.membars                        16                       # Number of memory barriers committed
system.cpu02.commit.branches                     3513                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   24143                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                218                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          896      3.02%      3.02% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          16617     55.98%     59.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.38%     59.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     59.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      9.70%     69.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      6.47%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4449     14.99%     90.53% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2811      9.47%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           29684                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2277                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      62931                       # The number of ROB reads
system.cpu02.rob.rob_writes                     85700                       # The number of ROB writes
system.cpu02.timesIdled                           128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     994904                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     28792                       # Number of Instructions Simulated
system.cpu02.committedOps                       28792                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.843672                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.843672                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.351658                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.351658                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  44385                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20171                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8149                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   105                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             318                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          30.590441                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6205                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             421                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.738717                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    30.590441                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.238988                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.238988                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           16415                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          16415                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3920                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3920                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2288                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2288                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           22                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           12                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6208                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6208                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6208                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6208                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1219                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1219                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          502                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            9                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1721                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1721                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1721                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1721                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     81435340                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     81435340                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     67068778                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     67068778                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       171100                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       171100                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        83780                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        83780                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    148504118                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    148504118                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    148504118                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    148504118                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5139                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5139                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7929                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7929                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7929                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7929                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.237206                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.237206                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.179928                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.179928                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.217051                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.217051                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.217051                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.217051                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 66805.036916                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 66805.036916                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 133603.143426                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 133603.143426                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        42775                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        42775                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  9308.888889                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  9308.888889                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 86289.435212                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 86289.435212                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 86289.435212                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 86289.435212                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2136                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.795918                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu02.dcache.writebacks::total             202                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          850                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          386                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1236                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1236                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1236                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1236                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          369                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          116                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            8                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          485                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          485                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     23348660                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     23348660                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     16158910                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     16158910                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        74340                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        74340                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     39507570                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     39507570                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     39507570                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     39507570                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.071804                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.071804                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.041577                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.041577                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.061168                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.061168                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.061168                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.061168                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 63275.501355                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 63275.501355                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 139300.948276                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 139300.948276                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9292.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9292.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 81458.907216                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 81458.907216                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 81458.907216                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 81458.907216                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              80                       # number of replacements
system.cpu02.icache.tags.tagsinuse         106.222521                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              5338                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           11.381663                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   106.222521                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.207466                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.207466                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           12227                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          12227                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         5338                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          5338                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         5338                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           5338                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         5338                       # number of overall hits
system.cpu02.icache.overall_hits::total          5338                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          541                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          541                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          541                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          541                       # number of overall misses
system.cpu02.icache.overall_misses::total          541                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     28583140                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     28583140                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     28583140                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     28583140                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     28583140                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     28583140                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         5879                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         5879                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         5879                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         5879                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         5879                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         5879                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.092022                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.092022                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.092022                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.092022                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.092022                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.092022                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 52833.900185                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 52833.900185                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 52833.900185                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 52833.900185                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 52833.900185                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 52833.900185                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           80                       # number of writebacks
system.cpu02.icache.writebacks::total              80                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           72                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           72                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           72                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          469                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          469                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          469                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     22220580                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     22220580                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     22220580                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     22220580                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     22220580                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     22220580                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.079775                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.079775                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.079775                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.079775                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.079775                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.079775                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 47378.635394                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 47378.635394                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 47378.635394                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 47378.635394                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 47378.635394                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 47378.635394                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7119                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5625                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             626                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5743                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1907                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           33.205642                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   571                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6011                       # DTB read hits
system.cpu03.dtb.read_misses                      310                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6321                       # DTB read accesses
system.cpu03.dtb.write_hits                      3200                       # DTB write hits
system.cpu03.dtb.write_misses                      25                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3225                       # DTB write accesses
system.cpu03.dtb.data_hits                       9211                       # DTB hits
system.cpu03.dtb.data_misses                      335                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9546                       # DTB accesses
system.cpu03.itb.fetch_hits                      5879                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  5949                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          80627                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        54934                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7119                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2478                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19403                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1409                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        47739                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1788                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5879                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            73949                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.742863                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.160650                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  64822     87.66%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    531      0.72%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    636      0.86%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    759      1.03%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1155      1.56%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    308      0.42%     92.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    430      0.58%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    350      0.47%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   4958      6.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              73949                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.088295                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.681335                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6254                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12398                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5933                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1140                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  485                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                592                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47091                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  485                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   6914                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6099                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         4458                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6351                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1903                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45204                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 270                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  478                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  871                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   68                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33461                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               64577                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          51907                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12666                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22074                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11387                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4100                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6115                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              3915                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             265                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            120                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    40686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38437                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             244                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         5920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        73949                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.519777                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.572126                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             64444     87.15%     87.15% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1735      2.35%     89.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1338      1.81%     91.30% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1061      1.43%     92.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1281      1.73%     94.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               871      1.18%     95.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1822      2.46%     98.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               744      1.01%     99.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               653      0.88%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         73949                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   977     50.18%     50.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     50.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     50.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  77      3.95%     54.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     54.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     54.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                365     18.75%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  415     21.31%     94.20% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 113      5.80%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23534     61.23%     61.24% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                188      0.49%     61.73% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.73% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2918      7.59%     69.32% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.32% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.32% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      5.01%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.33% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6545     17.03%     91.36% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3321      8.64%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38437                       # Type of FU issued
system.cpu03.iq.rate                         0.476726                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1947                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050654                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           129211                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           39600                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25813                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23803                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13316                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10379                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28123                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12257                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1704                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1126                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  485                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1746                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1324                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42246                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6115                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               3915                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1298                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                494                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37619                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6321                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             818                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1463                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9546                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4878                       # Number of branches executed
system.cpu03.iew.exec_stores                     3225                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.466581                       # Inst execution rate
system.cpu03.iew.wb_sent                        36708                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36192                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21386                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30415                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.448882                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.703140                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12196                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             407                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24365                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.212969                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.512683                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18164     74.55%     74.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          895      3.67%     78.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1143      4.69%     82.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          628      2.58%     85.49% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          614      2.52%     88.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          232      0.95%     88.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          209      0.86%     89.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          221      0.91%     90.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2259      9.27%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24365                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29554                       # Number of instructions committed
system.cpu03.commit.committedOps                29554                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7200                       # Number of memory references committed
system.cpu03.commit.loads                        4411                       # Number of loads committed
system.cpu03.commit.membars                        17                       # Number of memory barriers committed
system.cpu03.commit.branches                     3493                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24026                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                214                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          888      3.00%      3.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16538     55.96%     58.96% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.50%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4428     14.98%     90.56% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2789      9.44%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29554                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2259                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      63050                       # The number of ROB reads
system.cpu03.rob.rob_writes                     85333                       # The number of ROB writes
system.cpu03.timesIdled                           101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     996152                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28670                       # Number of Instructions Simulated
system.cpu03.committedOps                       28670                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.812243                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.812243                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.355588                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.355588                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44189                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20120                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8124                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   102                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             310                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          29.222079                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6199                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           14.973430                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    29.222079                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.228297                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.228297                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           16162                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          16162                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3877                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3877                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2330                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2330                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           13                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6207                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6207                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6207                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6207                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1164                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1164                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          437                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          437                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            9                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1601                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1601                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1601                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1601                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     95687380                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     95687380                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     58445347                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     58445347                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       206500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       206500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       173460                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       173460                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    154132727                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    154132727                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    154132727                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    154132727                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5041                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5041                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7808                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7808                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7808                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7808                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.230907                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.230907                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.157933                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.157933                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.205046                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.205046                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.205046                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.205046                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 82205.652921                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 82205.652921                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 133742.212815                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 133742.212815                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        51625                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        51625                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 19273.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 19273.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 96272.783885                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 96272.783885                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 96272.783885                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 96272.783885                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         1955                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.578947                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          170                       # number of writebacks
system.cpu03.dcache.writebacks::total             170                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          813                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          813                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          322                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          322                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            2                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1135                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1135                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1135                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1135                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          351                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          115                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            9                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          466                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          466                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     25505700                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     25505700                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     15662125                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     15662125                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       162840                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       162840                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     41167825                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     41167825                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     41167825                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     41167825                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.069629                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.069629                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.041561                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.041561                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.059682                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.059682                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.059682                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.059682                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 72665.811966                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 72665.811966                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 136192.391304                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 136192.391304                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 18093.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 18093.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 88342.972103                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 88342.972103                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 88342.972103                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 88342.972103                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              56                       # number of replacements
system.cpu03.icache.tags.tagsinuse         100.326487                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5375                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           12.299771                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   100.326487                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.195950                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.195950                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12195                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12195                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5375                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5375                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5375                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5375                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5375                       # number of overall hits
system.cpu03.icache.overall_hits::total          5375                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          504                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          504                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          504                       # number of overall misses
system.cpu03.icache.overall_misses::total          504                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     24929860                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     24929860                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     24929860                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     24929860                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     24929860                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     24929860                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5879                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5879                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5879                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5879                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5879                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5879                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.085729                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.085729                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.085729                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.085729                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.085729                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.085729                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 49464.007937                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 49464.007937                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 49464.007937                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 49464.007937                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 49464.007937                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 49464.007937                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           56                       # number of writebacks
system.cpu03.icache.writebacks::total              56                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           67                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           67                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           67                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          437                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          437                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          437                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     19151400                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     19151400                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     19151400                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     19151400                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     19151400                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     19151400                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.074332                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.074332                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.074332                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.074332                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.074332                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.074332                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 43824.713959                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 43824.713959                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 43824.713959                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 43824.713959                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 43824.713959                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 43824.713959                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 17157                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           13011                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1044                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              13670                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  7168                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           52.435991                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  1769                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      12206                       # DTB read hits
system.cpu04.dtb.read_misses                      359                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  12565                       # DTB read accesses
system.cpu04.dtb.write_hits                      4682                       # DTB write hits
system.cpu04.dtb.write_misses                      29                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  4711                       # DTB write accesses
system.cpu04.dtb.data_hits                      16888                       # DTB hits
system.cpu04.dtb.data_misses                      388                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  17276                       # DTB accesses
system.cpu04.itb.fetch_hits                     14503                       # ITB hits
system.cpu04.itb.fetch_misses                      69                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 14572                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          56960                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             8174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       104501                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     17157                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             8937                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       31950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2315                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2182                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   14503                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 462                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            43631                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.395109                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.101993                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  23877     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1333      3.06%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1777      4.07%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2303      5.28%     67.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   3842      8.81%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    600      1.38%     77.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   1882      4.31%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1091      2.50%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   6926     15.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              43631                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.301211                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.834638                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  10008                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               16263                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   15076                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1513                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  761                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1853                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 411                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                92414                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1668                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  761                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  11020                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  7106                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         6324                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   15491                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2919                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                89264                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  836                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1508                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  381                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             61870                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              114831                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         102030                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12795                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               45042                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  16828                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              198                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    5258                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              12724                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              5743                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             651                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            294                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    77850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               238                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   74236                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             319                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         18489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         8624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        43631                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.701451                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.324466                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             24087     55.21%     55.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              2797      6.41%     61.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              4077      9.34%     70.96% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              2635      6.04%     77.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              2314      5.30%     82.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              2667      6.11%     88.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              3359      7.70%     96.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               925      2.12%     98.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               770      1.76%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         43631                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1092     46.65%     46.65% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     46.65% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     46.65% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  88      3.76%     50.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     50.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     50.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                336     14.35%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     64.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  566     24.18%     88.94% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 259     11.06%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               51333     69.15%     69.15% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                191      0.26%     69.41% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     69.41% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2917      3.93%     73.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      2.60%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.94% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              12940     17.43%     93.37% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              4923      6.63%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                74236                       # Type of FU issued
system.cpu04.iq.rate                         1.303301                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      2341                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.031535                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           171122                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           83056                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        60891                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23641                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13552                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                64399                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12174                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            419                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         3028                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1830                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          786                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  761                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  2537                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1156                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             85081                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             233                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               12724                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               5743                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              150                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1138                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          197                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                777                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               72928                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               12565                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1308                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        6993                       # number of nop insts executed
system.cpu04.iew.exec_refs                      17276                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  13412                       # Number of branches executed
system.cpu04.iew.exec_stores                     4711                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.280337                       # Inst execution rate
system.cpu04.iew.wb_sent                        71940                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       71281                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   41458                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   53985                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.251422                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.767954                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         18691                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             648                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        40782                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.595287                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.681590                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        26128     64.07%     64.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         2785      6.83%     70.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2645      6.49%     77.38% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1008      2.47%     79.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1368      3.35%     83.21% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1299      3.19%     86.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          545      1.34%     87.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1309      3.21%     90.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         3695      9.06%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        40782                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              65059                       # Number of instructions committed
system.cpu04.commit.committedOps                65059                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        13609                       # Number of memory references committed
system.cpu04.commit.loads                        9696                       # Number of loads committed
system.cpu04.commit.membars                        55                       # Number of memory barriers committed
system.cpu04.commit.branches                    11141                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   54874                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1032                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         5464      8.40%      8.40% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          41013     63.04%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.18%     71.61% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     71.61% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      4.42%     76.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      2.95%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          9751     14.99%     93.98% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         3918      6.02%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           65059                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                3695                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     119719                       # The number of ROB reads
system.cpu04.rob.rob_writes                    170329                       # The number of ROB writes
system.cpu04.timesIdled                           175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                         13329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     971766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     59599                       # Number of Instructions Simulated
system.cpu04.committedOps                       59599                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.955721                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.955721                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.046331                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.046331                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  90172                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 46345                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   317                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  142                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             513                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          28.651365                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             12600                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             623                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           20.224719                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    28.651365                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.223839                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.223839                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           30748                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          30748                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         9503                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          9503                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         3162                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         3162                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           64                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           64                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           36                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        12665                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          12665                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        12665                       # number of overall hits
system.cpu04.dcache.overall_hits::total         12665                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1507                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1507                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          689                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          689                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           20                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           25                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2196                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2196                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2196                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2196                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    123664000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    123664000                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     78455774                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     78455774                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       324500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       324500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       195880                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       195880                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       136880                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       136880                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    202119774                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    202119774                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    202119774                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    202119774                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        11010                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        11010                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         3851                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         3851                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        14861                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        14861                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        14861                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        14861                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.136876                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.136876                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.178915                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.178915                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.238095                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.238095                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.409836                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.409836                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.147769                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.147769                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.147769                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.147769                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 82059.721301                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 82059.721301                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 113869.047896                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 113869.047896                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        16225                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        16225                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7835.200000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7835.200000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 92039.969945                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 92039.969945                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 92039.969945                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 92039.969945                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2089                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    18.324561                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu04.dcache.writebacks::total             262                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          938                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          938                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          492                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          492                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1430                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1430                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1430                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1430                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          569                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          569                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          197                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          197                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           25                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          766                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          766                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          766                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          766                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     31999240                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     31999240                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     19998627                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     19998627                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       136880                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       136880                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       172280                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       172280                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       130980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       130980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     51997867                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     51997867                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     51997867                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     51997867                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.051680                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.051680                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.051156                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.051156                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.178571                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.178571                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.409836                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.409836                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.051544                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.051544                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.051544                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.051544                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 56237.680141                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 56237.680141                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 101515.873096                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 101515.873096                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  9125.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9125.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6891.200000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6891.200000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 67882.332898                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 67882.332898                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 67882.332898                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 67882.332898                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             347                       # number of replacements
system.cpu04.icache.tags.tagsinuse         108.719504                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             13552                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             823                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           16.466586                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   108.719504                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.212343                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.212343                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           29823                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          29823                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        13552                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         13552                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        13552                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          13552                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        13552                       # number of overall hits
system.cpu04.icache.overall_hits::total         13552                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          948                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          948                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          948                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          948                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          948                       # number of overall misses
system.cpu04.icache.overall_misses::total          948                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     50314019                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     50314019                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     50314019                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     50314019                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     50314019                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     50314019                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        14500                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        14500                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        14500                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        14500                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        14500                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        14500                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.065379                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.065379                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.065379                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.065379                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.065379                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.065379                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 53073.859705                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 53073.859705                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 53073.859705                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 53073.859705                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 53073.859705                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 53073.859705                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          347                       # number of writebacks
system.cpu04.icache.writebacks::total             347                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          125                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          125                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          125                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          823                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          823                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          823                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          823                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          823                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     37489779                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     37489779                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     37489779                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     37489779                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     37489779                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     37489779                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.056759                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.056759                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.056759                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.056759                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.056759                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.056759                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 45552.586877                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 45552.586877                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 45552.586877                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 45552.586877                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 45552.586877                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 45552.586877                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 22164                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           18663                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             905                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              15971                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 10672                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           66.821113                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  1503                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      18444                       # DTB read hits
system.cpu05.dtb.read_misses                      350                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  18794                       # DTB read accesses
system.cpu05.dtb.write_hits                      5910                       # DTB write hits
system.cpu05.dtb.write_misses                      38                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  5948                       # DTB write accesses
system.cpu05.dtb.data_hits                      24354                       # DTB hits
system.cpu05.dtb.data_misses                      388                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  24742                       # DTB accesses
system.cpu05.itb.fetch_hits                     19193                       # ITB hits
system.cpu05.itb.fetch_misses                      75                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 19268                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          62201                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             6232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       132752                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     22164                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            12176                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       45477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2011                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2204                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   19193                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 370                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            55252                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.402664                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.023756                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  30033     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    836      1.51%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   1753      3.17%     59.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   3853      6.97%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   5916     10.71%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    408      0.74%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   3453      6.25%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1571      2.84%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   7429     13.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              55252                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.356329                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.134242                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   8787                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               24634                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   19352                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1791                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  678                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1534                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 338                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               121521                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1352                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  678                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   9867                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6736                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        15220                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   19983                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2758                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               118580                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 282                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  490                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1190                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  218                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             80324                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              149437                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         136697                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12734                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               64940                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  15384                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              416                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          391                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    6680                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              18910                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              6964                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2024                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2041                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   103350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               707                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  100111                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             295                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         16951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         8574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          129                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        55252                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.811898                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.303736                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             28306     51.23%     51.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              4073      7.37%     58.60% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              4867      8.81%     67.41% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              4867      8.81%     76.22% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              3367      6.09%     82.31% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              2665      4.82%     87.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              5560     10.06%     97.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               826      1.49%     98.70% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               721      1.30%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         55252                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1055     29.77%     29.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     29.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     29.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  73      2.06%     31.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     31.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     31.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                328      9.26%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     41.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1445     40.77%     81.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 643     18.14%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               69646     69.57%     69.57% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                186      0.19%     69.76% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     69.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2934      2.93%     72.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1928      1.93%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              19336     19.31%     93.93% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              6077      6.07%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               100111                       # Type of FU issued
system.cpu05.iq.rate                         1.609476                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      3544                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.035401                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           235377                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          107556                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        86971                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23936                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13478                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10421                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                91330                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12321                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            259                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2749                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1680                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          855                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  678                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2232                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1359                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            114937                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             198                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               18910                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               6964                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              381                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1340                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          154                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          536                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                690                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               99061                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               18794                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1050                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       10880                       # number of nop insts executed
system.cpu05.iew.exec_refs                      24742                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  18681                       # Number of branches executed
system.cpu05.iew.exec_stores                     5948                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.592595                       # Inst execution rate
system.cpu05.iew.wb_sent                        98025                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       97392                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   55895                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   69805                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.565763                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.800731                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         17493                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           578                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             578                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        52623                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.841020                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.745228                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        29893     56.81%     56.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         5980     11.36%     68.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         2413      4.59%     72.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1352      2.57%     75.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2024      3.85%     79.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3142      5.97%     85.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          441      0.84%     85.98% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         3458      6.57%     92.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         3920      7.45%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        52623                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              96880                       # Number of instructions committed
system.cpu05.commit.committedOps                96880                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        21445                       # Number of memory references committed
system.cpu05.commit.loads                       16161                       # Number of loads committed
system.cpu05.commit.membars                       269                       # Number of memory barriers committed
system.cpu05.commit.branches                    16818                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   81947                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                936                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         9778     10.09%     10.09% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          60473     62.42%     72.51% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.12%     72.63% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     72.63% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.97%     75.60% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.60% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.60% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.98%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         16430     16.96%     94.54% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         5286      5.46%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           96880                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                3920                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     162036                       # The number of ROB reads
system.cpu05.rob.rob_writes                    231355                       # The number of ROB writes
system.cpu05.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     965265                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     87106                       # Number of Instructions Simulated
system.cpu05.committedOps                       87106                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.714084                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.714084                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.400395                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.400395                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 126698                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 65673                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   440                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   85                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             556                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          27.158850                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             19974                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             664                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           30.081325                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    27.158850                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.212179                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.212179                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           46340                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          46340                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        15351                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         15351                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         4360                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         4360                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           38                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           20                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        19711                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          19711                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        19711                       # number of overall hits
system.cpu05.dcache.overall_hits::total         19711                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2013                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2013                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          887                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           15                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           17                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2900                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2900                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2900                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2900                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    106602380                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    106602380                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     80413397                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     80413397                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       274940                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       274940                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       162840                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       162840                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        66080                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        66080                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    187015777                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    187015777                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    187015777                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    187015777                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        17364                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        17364                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         5247                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         5247                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        22611                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        22611                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        22611                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        22611                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.115930                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.115930                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.169049                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.169049                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.283019                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.283019                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.459459                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.459459                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.128256                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.128256                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.128256                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.128256                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 52956.969697                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 52956.969697                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 90657.719278                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 90657.719278                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 18329.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 18329.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9578.823529                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9578.823529                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 64488.198966                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 64488.198966                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 64488.198966                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 64488.198966                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2905                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    26.171171                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu05.dcache.writebacks::total             222                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1186                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          513                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          513                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1699                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1699                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1699                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1699                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          827                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          374                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          374                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            8                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           17                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1201                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1201                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1201                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1201                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     32284800                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     32284800                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     22934469                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     22934469                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        68440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        68440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       145140                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       145140                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        63720                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        63720                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     55219269                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     55219269                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     55219269                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     55219269                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.047627                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.047627                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.071279                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.071279                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.150943                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.150943                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.459459                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.459459                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.053116                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.053116                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.053116                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.053116                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 39038.452237                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 39038.452237                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 61322.109626                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 61322.109626                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         8555                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8555                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  8537.647059                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  8537.647059                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 45977.742714                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 45977.742714                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 45977.742714                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 45977.742714                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             228                       # number of replacements
system.cpu05.icache.tags.tagsinuse         101.211338                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             18399                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             688                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           26.742733                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   101.211338                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.197678                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.197678                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           39056                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          39056                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        18399                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         18399                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        18399                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          18399                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        18399                       # number of overall hits
system.cpu05.icache.overall_hits::total         18399                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          785                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          785                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          785                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          785                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          785                       # number of overall misses
system.cpu05.icache.overall_misses::total          785                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     28068658                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     28068658                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     28068658                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     28068658                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     28068658                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     28068658                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        19184                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        19184                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        19184                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        19184                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        19184                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        19184                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.040920                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.040920                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.040920                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.040920                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.040920                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.040920                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 35756.252229                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 35756.252229                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 35756.252229                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 35756.252229                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 35756.252229                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 35756.252229                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          228                       # number of writebacks
system.cpu05.icache.writebacks::total             228                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           97                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           97                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           97                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          688                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          688                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          688                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          688                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          688                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     22443598                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     22443598                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     22443598                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     22443598                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     22443598                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     22443598                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.035863                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.035863                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.035863                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.035863                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.035863                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.035863                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 32621.508721                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 32621.508721                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 32621.508721                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 32621.508721                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 32621.508721                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 32621.508721                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 35514                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           27381                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1452                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              24504                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 18071                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           73.747143                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  3548                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      27907                       # DTB read hits
system.cpu06.dtb.read_misses                      425                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  28332                       # DTB read accesses
system.cpu06.dtb.write_hits                      8893                       # DTB write hits
system.cpu06.dtb.write_misses                      50                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  8943                       # DTB write accesses
system.cpu06.dtb.data_hits                      36800                       # DTB hits
system.cpu06.dtb.data_misses                      475                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  37275                       # DTB accesses
system.cpu06.itb.fetch_hits                     32200                       # ITB hits
system.cpu06.itb.fetch_misses                      80                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 32280                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          80010                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             9323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       201205                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     35514                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            21630                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       57780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3191                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2409                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   32200                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 534                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            71276                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.822900                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.986962                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  30993     43.48%     43.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1991      2.79%     46.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3121      4.38%     50.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   6410      8.99%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   9711     13.62%     73.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1291      1.81%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   5968      8.37%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1693      2.38%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  10098     14.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              71276                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.443870                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.514748                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  11990                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               24118                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   31705                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2364                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1089                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               3809                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 523                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               183297                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2191                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1089                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  13571                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7429                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12858                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   32391                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3928                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               178210                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 263                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  398                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 2023                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  517                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            118032                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              213156                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         200427                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12722                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               92633                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  25399                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              500                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          474                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    8283                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              29152                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             10768                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2680                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1884                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   152643                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               847                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  146406                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             397                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         28973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        13987                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          248                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        71276                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.054071                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.354502                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             31870     44.71%     44.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              5178      7.26%     51.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              8368     11.74%     63.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              7391     10.37%     74.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              4347      6.10%     80.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3890      5.46%     85.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              7330     10.28%     95.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1715      2.41%     98.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1187      1.67%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         71276                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1261     32.75%     32.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     32.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     32.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  74      1.92%     34.68% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     34.68% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     34.68% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                326      8.47%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     43.14% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1362     35.38%     78.52% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 827     21.48%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              103002     70.35%     70.36% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                182      0.12%     70.48% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2933      2.00%     72.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1936      1.32%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.81% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              29028     19.83%     93.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              9321      6.37%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               146406                       # Type of FU issued
system.cpu06.iq.rate                         1.829846                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3850                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.026297                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           344490                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          169085                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       132029                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23845                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13422                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10425                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               137988                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12264                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1104                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5179                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3396                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1089                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3692                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 868                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            172288                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               29152                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              10768                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              437                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 837                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          331                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          789                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1120                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              144559                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               28333                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1847                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       18798                       # number of nop insts executed
system.cpu06.iew.exec_refs                      37276                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  29442                       # Number of branches executed
system.cpu06.iew.exec_stores                     8943                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.806762                       # Inst execution rate
system.cpu06.iew.wb_sent                       143370                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      142454                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   81930                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  100561                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.780452                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.814729                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         30283                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           599                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             946                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        66805                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.102073                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.892773                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        34948     52.31%     52.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         7947     11.90%     64.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3588      5.37%     69.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1730      2.59%     72.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2199      3.29%     75.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         4648      6.96%     82.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          742      1.11%     83.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         4396      6.58%     90.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         6607      9.89%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        66805                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             140429                       # Number of instructions committed
system.cpu06.commit.committedOps               140429                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        31345                       # Number of memory references committed
system.cpu06.commit.loads                       23973                       # Number of loads committed
system.cpu06.commit.membars                       283                       # Number of memory barriers committed
system.cpu06.commit.branches                    26041                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  119413                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2294                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        15916     11.33%     11.33% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          87957     62.63%     73.97% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.08%     74.05% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.05%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.37%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         24256     17.27%     94.74% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         7387      5.26%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          140429                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                6607                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     229571                       # The number of ROB reads
system.cpu06.rob.rob_writes                    345884                       # The number of ROB writes
system.cpu06.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     947307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    124517                       # Number of Instructions Simulated
system.cpu06.committedOps                      124517                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.642563                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.642563                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.556268                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.556268                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 181524                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 99115                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11165                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   828                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  353                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             807                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          26.041953                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             29689                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             917                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           32.376227                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    26.041953                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.203453                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.203453                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           68023                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          68023                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        23648                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         23648                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         6379                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6379                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          142                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          105                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        30027                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          30027                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        30027                       # number of overall hits
system.cpu06.dcache.overall_hits::total         30027                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2182                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2182                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          828                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           51                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           60                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3010                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3010                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3010                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3010                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    108885680                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    108885680                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     79395053                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     79395053                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       828360                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       828360                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       658440                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       658440                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        48380                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        48380                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    188280733                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    188280733                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    188280733                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    188280733                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        25830                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        25830                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         7207                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         7207                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          165                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          165                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        33037                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        33037                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        33037                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        33037                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.084475                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.084475                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.114888                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.114888                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.264249                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.264249                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.091110                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.091110                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.091110                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.091110                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 49901.778185                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 49901.778185                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 95887.745169                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 95887.745169                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 16242.352941                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 16242.352941                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        10974                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        10974                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 62551.738538                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 62551.738538                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 62551.738538                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 62551.738538                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3136                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.352941                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          317                       # number of writebacks
system.cpu06.dcache.writebacks::total             317                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1169                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          536                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          536                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1705                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1705                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1705                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1705                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1013                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          292                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          292                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           43                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           60                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1305                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1305                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1305                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     34754540                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     34754540                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     20035206                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     20035206                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       588820                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       588820                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       588820                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       588820                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        47200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        47200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     54789746                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     54789746                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     54789746                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     54789746                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.039218                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.039218                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.040516                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.040516                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.222798                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.222798                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.039501                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.039501                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.039501                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.039501                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 34308.529121                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 34308.529121                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 68613.719178                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 68613.719178                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 13693.488372                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13693.488372                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  9813.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  9813.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 41984.479693                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 41984.479693                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 41984.479693                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 41984.479693                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             574                       # number of replacements
system.cpu06.icache.tags.tagsinuse          99.767225                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             31001                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1057                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           29.329234                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    99.767225                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.194858                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.194858                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           65451                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          65451                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        31001                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         31001                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        31001                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          31001                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        31001                       # number of overall hits
system.cpu06.icache.overall_hits::total         31001                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1196                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1196                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1196                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1196                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1196                       # number of overall misses
system.cpu06.icache.overall_misses::total         1196                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     38008979                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     38008979                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     38008979                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     38008979                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     38008979                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     38008979                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        32197                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        32197                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        32197                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        32197                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        32197                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        32197                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.037146                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.037146                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.037146                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.037146                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.037146                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.037146                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 31780.082776                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 31780.082776                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 31780.082776                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 31780.082776                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 31780.082776                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 31780.082776                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          574                       # number of writebacks
system.cpu06.icache.writebacks::total             574                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          139                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          139                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          139                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1057                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1057                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1057                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1057                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1057                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1057                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     29553099                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     29553099                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     29553099                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     29553099                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     29553099                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     29553099                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.032829                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.032829                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.032829                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.032829                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.032829                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.032829                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 27959.412488                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 27959.412488                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 27959.412488                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 27959.412488                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 27959.412488                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 27959.412488                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 44312                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           32376                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1655                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              31727                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 22513                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           70.958490                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  5323                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           152                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            132                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      35326                       # DTB read hits
system.cpu07.dtb.read_misses                      450                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  35776                       # DTB read accesses
system.cpu07.dtb.write_hits                     12241                       # DTB write hits
system.cpu07.dtb.write_misses                      37                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 12278                       # DTB write accesses
system.cpu07.dtb.data_hits                      47567                       # DTB hits
system.cpu07.dtb.data_misses                      487                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  48054                       # DTB accesses
system.cpu07.itb.fetch_hits                     40620                       # ITB hits
system.cpu07.itb.fetch_misses                      78                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 40698                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         141893                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       250040                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     44312                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            27856                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       70901                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3647                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        47888                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2180                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   40620                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 578                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           134002                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.865942                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.752475                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  83242     62.12%     62.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2936      2.19%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3924      2.93%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   7678      5.73%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  12679      9.46%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   2070      1.54%     83.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   7284      5.44%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2060      1.54%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  12129      9.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             134002                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.312292                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.762173                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  13444                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               27967                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   40664                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2819                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1220                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               5696                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 629                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               229443                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2761                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1220                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  15384                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9087                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        15559                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   41459                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3405                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               223471                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 304                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  614                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1518                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  244                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            147044                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              264236                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         251386                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12843                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              117929                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  29115                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              579                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          555                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    8972                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              36889                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             14325                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            3648                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2019                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   190040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1051                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  183035                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             590                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         32762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        15747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          222                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       134002                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.365912                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.142332                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             84618     63.15%     63.15% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              6324      4.72%     67.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10416      7.77%     75.64% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              9427      7.03%     82.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5762      4.30%     86.97% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              5365      4.00%     90.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              8518      6.36%     97.33% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1959      1.46%     98.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1613      1.20%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        134002                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1431     31.14%     31.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     31.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  72      1.57%     32.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                332      7.23%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     39.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1563     34.02%     73.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1197     26.05%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              128493     70.20%     70.20% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                190      0.10%     70.31% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2947      1.61%     71.92% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.92% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.92% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1933      1.06%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.97% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              36684     20.04%     93.02% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             12784      6.98%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               183035                       # Type of FU issued
system.cpu07.iq.rate                         1.289951                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4595                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.025104                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           481565                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          210300                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       168173                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23692                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13614                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10438                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               175437                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12189                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1980                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         5657                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         4146                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          720                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1220                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4687                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1664                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            215655                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             302                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               36889                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              14325                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              520                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1619                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          367                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          904                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1271                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              180780                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               35779                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2255                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       24564                       # number of nop insts executed
system.cpu07.iew.exec_refs                      48057                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  37181                       # Number of branches executed
system.cpu07.iew.exec_stores                    12278                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.274059                       # Inst execution rate
system.cpu07.iew.wb_sent                       179684                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      178611                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  101493                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  125195                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.258772                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.810679                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         34509                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           829                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1052                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        81089                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.213703                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.945560                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        40896     50.43%     50.43% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         9359     11.54%     61.98% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         5013      6.18%     68.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2249      2.77%     70.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         3059      3.77%     74.70% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5284      6.52%     81.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1132      1.40%     82.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4849      5.98%     88.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         9248     11.40%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        81089                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             179507                       # Number of instructions committed
system.cpu07.commit.committedOps               179507                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        41411                       # Number of memory references committed
system.cpu07.commit.loads                       31232                       # Number of loads committed
system.cpu07.commit.membars                       410                       # Number of memory barriers committed
system.cpu07.commit.branches                    33335                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  153096                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3863                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        21182     11.80%     11.80% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         111571     62.15%     73.95% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.06%     74.02% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.02% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.60%     75.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.07%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         31642     17.63%     94.32% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        10199      5.68%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          179507                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                9248                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     284401                       # The number of ROB reads
system.cpu07.rob.rob_writes                    433053                       # The number of ROB writes
system.cpu07.timesIdled                           136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     934886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    158329                       # Number of Instructions Simulated
system.cpu07.committedOps                      158329                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.896191                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.896191                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.115834                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.115834                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 228209                       # number of integer regfile reads
system.cpu07.int_regfile_writes                125998                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11181                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8183                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1255                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  614                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             988                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          24.561066                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             38997                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1105                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           35.291403                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    24.561066                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.191883                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.191883                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           87283                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          87283                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        30112                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         30112                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         9036                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         9036                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          240                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          240                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          197                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        39148                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          39148                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        39148                       # number of overall hits
system.cpu07.dcache.overall_hits::total         39148                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2278                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2278                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          855                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          855                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           84                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           84                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           88                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3133                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3133                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3133                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3133                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    109242040                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    109242040                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     77354838                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     77354838                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       936920                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       936920                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       941640                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       941640                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        82600                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        82600                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    186596878                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    186596878                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    186596878                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    186596878                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        32390                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        32390                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         9891                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9891                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          285                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          285                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        42281                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        42281                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        42281                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        42281                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.070330                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.070330                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.086442                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.086442                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.308772                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.308772                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.074099                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.074099                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.074099                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.074099                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 47955.241440                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 47955.241440                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 90473.494737                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 90473.494737                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 11153.809524                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 11153.809524                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10700.454545                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10700.454545                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 59558.531120                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 59558.531120                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 59558.531120                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 59558.531120                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2004                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    19.269231                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu07.dcache.writebacks::total             323                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1037                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1037                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          529                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          529                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1566                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1566                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1566                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1566                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1241                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          326                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           71                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           88                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           88                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1567                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1567                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1567                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1567                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     35790580                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     35790580                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     20524908                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     20524908                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       637200                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       637200                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       842520                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       842520                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        77880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        77880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     56315488                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     56315488                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     56315488                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     56315488                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.038314                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.038314                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.032959                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.032959                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.219136                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.219136                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.308772                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.308772                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.037062                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.037062                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.037062                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.037062                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 28840.112812                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 28840.112812                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 62959.840491                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 62959.840491                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  8974.647887                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8974.647887                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9574.090909                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9574.090909                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 35938.409700                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 35938.409700                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 35938.409700                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 35938.409700                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             740                       # number of replacements
system.cpu07.icache.tags.tagsinuse          95.088592                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             39221                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1230                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           31.886992                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    95.088592                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.185720                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.185720                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           82466                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          82466                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        39221                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         39221                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        39221                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          39221                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        39221                       # number of overall hits
system.cpu07.icache.overall_hits::total         39221                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1397                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1397                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1397                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1397                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1397                       # number of overall misses
system.cpu07.icache.overall_misses::total         1397                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     37302159                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     37302159                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     37302159                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     37302159                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     37302159                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     37302159                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        40618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        40618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        40618                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        40618                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        40618                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        40618                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.034394                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.034394                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.034394                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.034394                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.034394                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.034394                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 26701.617037                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 26701.617037                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 26701.617037                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 26701.617037                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 26701.617037                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 26701.617037                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          740                       # number of writebacks
system.cpu07.icache.writebacks::total             740                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          167                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          167                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          167                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1230                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1230                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1230                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1230                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1230                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1230                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     28748339                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     28748339                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     28748339                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     28748339                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     28748339                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     28748339                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.030282                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.030282                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.030282                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.030282                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.030282                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.030282                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 23372.633333                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 23372.633333                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 23372.633333                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 23372.633333                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 23372.633333                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 23372.633333                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 31620                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           24380                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1380                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              22612                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 15684                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           69.361401                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  3150                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           133                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      24704                       # DTB read hits
system.cpu08.dtb.read_misses                      413                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  25117                       # DTB read accesses
system.cpu08.dtb.write_hits                      8249                       # DTB write hits
system.cpu08.dtb.write_misses                      37                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  8286                       # DTB write accesses
system.cpu08.dtb.data_hits                      32953                       # DTB hits
system.cpu08.dtb.data_misses                      450                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  33403                       # DTB accesses
system.cpu08.itb.fetch_hits                     28004                       # ITB hits
system.cpu08.itb.fetch_misses                      78                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 28082                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         125380                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             8821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       183099                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     31620                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            18840                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       56857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3035                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        48689                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2463                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   28004                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 509                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           118575                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.544162                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.653585                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  82567     69.63%     69.63% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1760      1.48%     71.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3155      2.66%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5164      4.36%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   8357      7.05%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    989      0.83%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   4785      4.04%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1930      1.63%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   9868      8.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             118575                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.252193                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.460353                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  11871                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               27028                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   27629                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2307                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1051                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               3350                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 484                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               165704                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2040                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1051                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  13388                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7443                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        15454                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   28295                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                4255                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               160822                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 251                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 1021                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 2195                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  606                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            107416                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              195790                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         183047                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12736                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               83209                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  24207                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              532                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          505                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    8242                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              26191                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             10098                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2603                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2367                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   138370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               896                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  132006                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             351                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         27549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        13813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          243                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       118575                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.113270                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.011801                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             82926     69.94%     69.94% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              5170      4.36%     74.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              7187      6.06%     80.36% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6140      5.18%     85.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              4273      3.60%     89.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3908      3.30%     92.43% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6424      5.42%     97.85% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1510      1.27%     99.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1037      0.87%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        118575                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1174     30.40%     30.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     30.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     30.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  77      1.99%     32.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                318      8.23%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     40.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1484     38.43%     79.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 809     20.95%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               92531     70.10%     70.10% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                188      0.14%     70.24% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.24% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2926      2.22%     72.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.46% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1935      1.47%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.92% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              25833     19.57%     93.49% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              8589      6.51%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               132006                       # Type of FU issued
system.cpu08.iq.rate                         1.052847                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3862                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.029256                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           363457                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          153394                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       118061                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23343                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13460                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               123869                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 11995                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            719                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4979                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3154                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1051                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3814                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1044                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            155211                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             280                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               26191                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              10098                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              469                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1019                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          307                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          763                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1070                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              130323                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               25117                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1683                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       15945                       # number of nop insts executed
system.cpu08.iew.exec_refs                      33403                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  25771                       # Number of branches executed
system.cpu08.iew.exec_stores                     8286                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.039424                       # Inst execution rate
system.cpu08.iew.wb_sent                       129322                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      128479                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   73021                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   91060                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.024717                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.801900                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         28597                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             914                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        65617                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.906244                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.796448                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        36574     55.74%     55.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         7298     11.12%     66.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3576      5.45%     72.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1781      2.71%     75.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2382      3.63%     78.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3719      5.67%     84.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          713      1.09%     85.41% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3704      5.64%     91.05% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5870      8.95%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        65617                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             125082                       # Number of instructions committed
system.cpu08.commit.committedOps               125082                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        28156                       # Number of memory references committed
system.cpu08.commit.loads                       21212                       # Number of loads committed
system.cpu08.commit.membars                       307                       # Number of memory barriers committed
system.cpu08.commit.branches                    22613                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  106531                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1946                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        13369     10.69%     10.69% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          78327     62.62%     73.31% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     73.40% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.30%     75.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.53%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         21519     17.20%     94.44% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6954      5.56%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          125082                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5870                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     212074                       # The number of ROB reads
system.cpu08.rob.rob_writes                    311624                       # The number of ROB writes
system.cpu08.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     951399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    111717                       # Number of Instructions Simulated
system.cpu08.committedOps                      111717                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.122300                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.122300                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.891027                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.891027                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 164931                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 88992                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   758                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  278                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             755                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          23.164460                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             27120                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             865                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           31.352601                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    23.164460                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.180972                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.180972                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           62005                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          62005                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        21082                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         21082                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5857                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5857                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          109                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           77                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        26939                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          26939                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        26939                       # number of overall hits
system.cpu08.dcache.overall_hits::total         26939                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2213                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2213                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          961                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          961                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           41                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           48                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3174                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3174                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3174                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3174                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    126084180                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    126084180                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     85007137                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     85007137                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       548700                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       548700                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       531000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       531000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        74340                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        74340                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    211091317                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    211091317                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    211091317                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    211091317                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        23295                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        23295                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6818                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6818                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        30113                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        30113                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        30113                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        30113                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.094999                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.094999                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.140950                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.140950                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.273333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.273333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.384000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.384000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.105403                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.105403                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.105403                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.105403                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 56974.324446                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 56974.324446                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 88456.958377                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 88456.958377                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 13382.926829                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 13382.926829                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 11062.500000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 11062.500000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 66506.401071                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 66506.401071                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 66506.401071                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 66506.401071                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         1836                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          349                       # number of writebacks
system.cpu08.dcache.writebacks::total             349                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1176                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1176                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          564                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          564                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1740                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1740                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1740                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1740                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1037                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1037                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          397                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          397                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           35                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           48                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1434                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1434                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1434                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1434                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     35813000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     35813000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     23207048                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     23207048                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       339840                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       339840                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       476720                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       476720                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        71980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        71980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     59020048                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     59020048                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     59020048                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     59020048                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.044516                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.044516                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.058228                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.058228                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.233333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.384000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.384000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.047621                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.047621                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.047621                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.047621                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 34535.197686                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 34535.197686                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 58456.040302                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 58456.040302                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  9709.714286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9709.714286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9931.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9931.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 41157.634589                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 41157.634589                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 41157.634589                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 41157.634589                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             484                       # number of replacements
system.cpu08.icache.tags.tagsinuse          90.374431                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             26908                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             963                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           27.941848                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    90.374431                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.176513                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.176513                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           56965                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          56965                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        26908                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         26908                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        26908                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          26908                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        26908                       # number of overall hits
system.cpu08.icache.overall_hits::total         26908                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1093                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1093                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1093                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1093                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1093                       # number of overall misses
system.cpu08.icache.overall_misses::total         1093                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     31430479                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     31430479                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     31430479                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     31430479                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     31430479                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     31430479                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        28001                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        28001                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        28001                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        28001                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        28001                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        28001                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.039034                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.039034                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.039034                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.039034                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.039034                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.039034                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 28756.156450                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 28756.156450                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 28756.156450                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 28756.156450                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 28756.156450                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 28756.156450                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          484                       # number of writebacks
system.cpu08.icache.writebacks::total             484                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          130                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          130                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          130                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          963                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          963                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          963                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          963                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          963                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          963                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     25116299                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     25116299                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     25116299                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     25116299                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     25116299                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     25116299                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.034392                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.034392                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.034392                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.034392                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.034392                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.034392                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 26081.307373                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 26081.307373                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 26081.307373                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 26081.307373                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 26081.307373                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 26081.307373                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 16947                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           14404                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             831                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              15030                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  7633                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           50.785096                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1045                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      11426                       # DTB read hits
system.cpu09.dtb.read_misses                      338                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  11764                       # DTB read accesses
system.cpu09.dtb.write_hits                      3831                       # DTB write hits
system.cpu09.dtb.write_misses                      32                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3863                       # DTB write accesses
system.cpu09.dtb.data_hits                      15257                       # DTB hits
system.cpu09.dtb.data_misses                      370                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  15627                       # DTB accesses
system.cpu09.itb.fetch_hits                     14605                       # ITB hits
system.cpu09.itb.fetch_misses                      66                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 14671                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          51440                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             6711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        99541                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     16947                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             8679                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       29696                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1849                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2203                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   14605                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 367                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            39686                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.508214                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.065555                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  20821     52.46%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    932      2.35%     54.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1020      2.57%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   3009      7.58%     64.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   4015     10.12%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    390      0.98%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   2748      6.92%     82.99% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    964      2.43%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5787     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              39686                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.329452                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.935089                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8821                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               13857                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   15171                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1221                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  606                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1072                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 327                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                89598                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1332                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  606                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   9636                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6957                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         5500                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   15515                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1462                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                87145                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 303                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  395                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  246                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  245                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             59933                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              112467                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          99700                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12761                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               46652                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  13281                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              158                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4383                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              11607                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4670                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             412                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            290                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    76448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               186                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   73751                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             285                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         14416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        39686                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.858363                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.379943                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             20603     51.92%     51.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2143      5.40%     57.31% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4213     10.62%     67.93% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              3378      8.51%     76.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1758      4.43%     80.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1739      4.38%     85.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              4367     11.00%     96.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               761      1.92%     98.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               724      1.82%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         39686                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1068     48.55%     48.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     48.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     48.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  72      3.27%     51.82% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                370     16.82%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     68.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  507     23.05%     91.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 183      8.32%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               52660     71.40%     71.41% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                193      0.26%     71.67% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     71.67% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2927      3.97%     75.64% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     75.64% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     75.64% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1930      2.62%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.26% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              12055     16.35%     94.60% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3982      5.40%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                73751                       # Type of FU issued
system.cpu09.iq.rate                         1.433729                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2200                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.029830                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           165671                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           77551                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        60832                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             24002                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13522                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                63569                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12378                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            258                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2096                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1423                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  606                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2065                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1767                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             83810                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             194                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               11607                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4670                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              125                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1746                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          469                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                614                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               72822                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               11764                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             929                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        7176                       # number of nop insts executed
system.cpu09.iew.exec_refs                      15627                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  14005                       # Number of branches executed
system.cpu09.iew.exec_stores                     3863                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.415669                       # Inst execution rate
system.cpu09.iew.wb_sent                        71830                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       71246                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   42869                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   53904                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.385031                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.795284                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         14868                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             513                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        37434                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.832505                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.767318                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        22133     59.13%     59.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         3291      8.79%     67.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1905      5.09%     73.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          746      1.99%     75.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1214      3.24%     78.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2409      6.44%     84.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          471      1.26%     85.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         2588      6.91%     92.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2677      7.15%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        37434                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              68598                       # Number of instructions committed
system.cpu09.commit.committedOps                68598                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        12758                       # Number of memory references committed
system.cpu09.commit.loads                        9511                       # Number of loads committed
system.cpu09.commit.membars                        42                       # Number of memory barriers committed
system.cpu09.commit.branches                    12368                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   57528                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                576                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         6384      9.31%      9.31% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          44500     64.87%     74.18% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.17%     74.34% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      4.20%     78.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      2.80%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          9553     13.93%     95.27% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         3248      4.73%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           68598                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2677                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     117261                       # The number of ROB reads
system.cpu09.rob.rob_writes                    169167                       # The number of ROB writes
system.cpu09.timesIdled                           173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                         11754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     975551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     62218                       # Number of Instructions Simulated
system.cpu09.committedOps                       62218                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.826770                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.826770                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.209526                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.209526                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  90644                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 45824                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   234                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  111                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             389                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          22.316626                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             11636                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             497                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           23.412475                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    22.316626                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.174349                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.174349                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           27853                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          27853                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         8983                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          8983                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2616                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2616                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           51                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           29                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        11599                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          11599                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        11599                       # number of overall hits
system.cpu09.dcache.overall_hits::total         11599                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1347                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1347                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          582                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          582                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           13                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           18                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1929                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1929                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1929                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1929                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     94781140                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     94781140                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     74610150                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     74610150                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       244260                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       244260                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       217120                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       217120                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        87320                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        87320                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    169391290                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    169391290                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    169391290                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    169391290                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        10330                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        10330                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         3198                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3198                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        13528                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        13528                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        13528                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        13528                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.130397                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.130397                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.181989                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.181989                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.203125                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.203125                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.382979                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.382979                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.142593                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.142593                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.142593                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.142593                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 70364.617669                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 70364.617669                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 128196.134021                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 128196.134021                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 18789.230769                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 18789.230769                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 12062.222222                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 12062.222222                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 87813.006739                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 87813.006739                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 87813.006739                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 87813.006739                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2359                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.252252                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu09.dcache.writebacks::total             226                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          910                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          910                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          424                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            5                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1334                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1334                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1334                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1334                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          437                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          158                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           18                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          595                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          595                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26867420                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26867420                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     19093567                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     19093567                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        81420                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        81420                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       199420                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       199420                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        83780                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        83780                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     45960987                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     45960987                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     45960987                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     45960987                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.042304                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.042304                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.043983                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.043983                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.043983                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.043983                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 61481.510297                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 61481.510297                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 120845.360759                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 120845.360759                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10177.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10177.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 11078.888889                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 11078.888889                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 77245.356303                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 77245.356303                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 77245.356303                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 77245.356303                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             198                       # number of replacements
system.cpu09.icache.tags.tagsinuse          82.888375                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             13836                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             645                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           21.451163                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    82.888375                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.161891                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.161891                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           29851                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          29851                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        13836                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         13836                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        13836                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          13836                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        13836                       # number of overall hits
system.cpu09.icache.overall_hits::total         13836                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          767                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          767                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          767                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          767                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          767                       # number of overall misses
system.cpu09.icache.overall_misses::total          767                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     45858339                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     45858339                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     45858339                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     45858339                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     45858339                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     45858339                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        14603                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        14603                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        14603                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        14603                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        14603                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        14603                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.052523                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.052523                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.052523                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.052523                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.052523                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.052523                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 59789.229465                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 59789.229465                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 59789.229465                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 59789.229465                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 59789.229465                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 59789.229465                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          198                       # number of writebacks
system.cpu09.icache.writebacks::total             198                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          122                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          122                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          122                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          645                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          645                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          645                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          645                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     32000419                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     32000419                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     32000419                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     32000419                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     32000419                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     32000419                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.044169                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.044169                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.044169                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.044169                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.044169                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.044169                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 49613.052713                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 49613.052713                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 49613.052713                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 49613.052713                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 49613.052713                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 49613.052713                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  7843                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            6055                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             744                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               6378                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2043                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           32.031985                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   656                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6603                       # DTB read hits
system.cpu10.dtb.read_misses                      365                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   6968                       # DTB read accesses
system.cpu10.dtb.write_hits                      3424                       # DTB write hits
system.cpu10.dtb.write_misses                      36                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3460                       # DTB write accesses
system.cpu10.dtb.data_hits                      10027                       # DTB hits
system.cpu10.dtb.data_misses                      401                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10428                       # DTB accesses
system.cpu10.itb.fetch_hits                      6584                       # ITB hits
system.cpu10.itb.fetch_misses                      87                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  6671                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          85519                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5625                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        59221                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      7843                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2702                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       19004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1679                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        49954                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2887                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    6584                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 310                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            78384                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.755524                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.177859                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  68551     87.46%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    613      0.78%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    652      0.83%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    792      1.01%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1215      1.55%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    355      0.45%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    498      0.64%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    359      0.46%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5349      6.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              78384                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.091711                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.692489                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   8082                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               12094                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    6518                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1166                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  570                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                714                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 282                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                50639                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1143                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  570                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   8790                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  5783                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         4539                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    6905                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1843                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                48383                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 258                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  449                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  986                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   58                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             35791                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               68621                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          55660                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12952                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12730                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    3815                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6796                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4191                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             292                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            256                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    43442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   40739                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             251                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         13526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        78384                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.519736                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.569338                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             68287     87.12%     87.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1846      2.36%     89.47% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1411      1.80%     91.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1100      1.40%     92.68% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1421      1.81%     94.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               981      1.25%     95.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1882      2.40%     98.14% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               758      0.97%     99.11% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               698      0.89%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         78384                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   966     48.42%     48.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  71      3.56%     51.98% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                339     16.99%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     68.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  476     23.86%     92.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 143      7.17%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               24857     61.02%     61.03% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                188      0.46%     61.49% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     61.49% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2957      7.26%     68.74% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 2      0.00%     68.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     68.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1931      4.74%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.49% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7230     17.75%     91.24% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3570      8.76%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                40739                       # Type of FU issued
system.cpu10.iq.rate                         0.476374                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1995                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.048970                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           138063                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           43382                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        27741                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24045                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13725                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10448                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                30357                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12373                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            232                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2054                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1237                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  570                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1655                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1360                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             45075                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             154                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6796                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4191                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1341                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          433                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                560                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               39796                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6968                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             943                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        1520                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10428                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   5236                       # Number of branches executed
system.cpu10.iew.exec_stores                     3460                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.465347                       # Inst execution rate
system.cpu10.iew.wb_sent                        38809                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       38189                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   22443                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   31878                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.446556                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.704028                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13748                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             475                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        26305                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.176240                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.478504                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        19759     75.11%     75.11% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          985      3.74%     78.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1213      4.61%     83.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          650      2.47%     85.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          652      2.48%     88.42% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          240      0.91%     89.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          208      0.79%     90.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          260      0.99%     91.11% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2338      8.89%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        26305                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              30941                       # Number of instructions committed
system.cpu10.commit.committedOps                30941                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7696                       # Number of memory references committed
system.cpu10.commit.loads                        4742                       # Number of loads committed
system.cpu10.commit.membars                        21                       # Number of memory barriers committed
system.cpu10.commit.branches                     3733                       # Number of branches committed
system.cpu10.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                250                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          916      2.96%      2.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          17384     56.18%     59.14% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           114      0.37%     59.51% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2887      9.33%     68.84% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            2      0.01%     68.85% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     68.85% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1921      6.21%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4763     15.39%     90.45% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           30941                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2338                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      67694                       # The number of ROB reads
system.cpu10.rob.rob_writes                     91493                       # The number of ROB writes
system.cpu10.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     991260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu10.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.847880                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.847880                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.351138                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.351138                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  46887                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 21548                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11188                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8197                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   118                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             321                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          21.005504                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6881                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             426                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           16.152582                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    21.005504                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.164106                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.164106                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           17563                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          17563                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4408                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4408                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2395                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2395                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           26                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           18                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6803                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6803                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6803                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6803                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1155                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1155                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          534                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            5                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1689                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1689                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1689                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1689                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     80991660                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     80991660                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     70534436                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     70534436                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        90860                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        90860                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       116820                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       116820                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    151526096                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    151526096                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    151526096                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    151526096                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5563                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5563                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8492                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8492                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8492                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8492                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.207622                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.207622                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.182315                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.182315                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.198893                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.198893                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.198893                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.198893                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 70122.649351                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 70122.649351                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 132086.958801                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 132086.958801                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        18172                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        18172                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 16688.571429                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 16688.571429                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 89713.496744                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 89713.496744                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 89713.496744                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 89713.496744                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2198                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              94                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    23.382979                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          194                       # number of writebacks
system.cpu10.dcache.writebacks::total             194                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          782                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          782                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          409                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1191                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1191                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1191                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1191                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          373                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          125                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            7                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          498                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          498                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     25582400                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     25582400                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     16587249                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     16587249                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       108560                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       108560                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     42169649                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     42169649                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     42169649                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     42169649                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.067050                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.067050                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.042677                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.042677                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.058643                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.058643                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.058643                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.058643                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 68585.522788                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 68585.522788                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 132697.992000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 132697.992000                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         6490                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6490                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 15508.571429                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 15508.571429                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 84678.010040                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 84678.010040                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 84678.010040                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 84678.010040                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             124                       # number of replacements
system.cpu10.icache.tags.tagsinuse          76.829830                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              5941                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             556                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           10.685252                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    76.829830                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.150058                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.150058                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           13722                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          13722                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         5941                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          5941                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         5941                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           5941                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         5941                       # number of overall hits
system.cpu10.icache.overall_hits::total          5941                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          642                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          642                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          642                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          642                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          642                       # number of overall misses
system.cpu10.icache.overall_misses::total          642                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     25674437                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     25674437                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     25674437                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     25674437                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     25674437                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     25674437                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         6583                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         6583                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         6583                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         6583                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         6583                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         6583                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.097524                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.097524                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.097524                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.097524                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.097524                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.097524                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 39991.334891                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 39991.334891                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 39991.334891                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 39991.334891                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 39991.334891                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 39991.334891                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          124                       # number of writebacks
system.cpu10.icache.writebacks::total             124                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           86                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           86                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           86                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          556                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          556                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          556                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          556                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          556                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          556                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     19757917                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     19757917                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     19757917                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     19757917                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     19757917                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     19757917                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.084460                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.084460                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.084460                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.084460                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.084460                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.084460                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 35535.821942                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 35535.821942                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 35535.821942                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 35535.821942                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 35535.821942                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 35535.821942                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 25306                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           20480                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1145                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              18744                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 12040                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           64.233888                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  2014                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            138                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      19420                       # DTB read hits
system.cpu11.dtb.read_misses                      412                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  19832                       # DTB read accesses
system.cpu11.dtb.write_hits                      6705                       # DTB write hits
system.cpu11.dtb.write_misses                      40                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  6745                       # DTB write accesses
system.cpu11.dtb.data_hits                      26125                       # DTB hits
system.cpu11.dtb.data_misses                      452                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  26577                       # DTB accesses
system.cpu11.itb.fetch_hits                     21141                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 21220                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         116031                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             8120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       149349                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     25306                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            14054                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       48166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2537                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        48841                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2324                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   21141                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 480                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           108987                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.370338                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.592803                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  80785     74.12%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   1150      1.06%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2190      2.01%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   3850      3.53%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   6201      5.69%     86.41% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    614      0.56%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   3656      3.35%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1869      1.71%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   8672      7.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             108987                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.218097                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.287147                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  10822                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               25267                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   21235                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1952                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  870                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               2179                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 414                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               134532                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1733                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  870                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  12070                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7737                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        14702                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   21840                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2927                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               130669                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  661                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1290                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  267                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             87971                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              163352                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         150584                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12760                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               68252                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  19719                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              465                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          431                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7358                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              20363                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              8274                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2193                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2348                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   113523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               776                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  108394                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             334                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         22505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        11787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       108987                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.994559                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.952540                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             80225     73.61%     73.61% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4315      3.96%     77.57% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              5293      4.86%     82.43% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              4799      4.40%     86.83% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              3635      3.34%     90.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              2896      2.66%     92.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              5535      5.08%     97.90% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1446      1.33%     99.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               843      0.77%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        108987                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1061     29.08%     29.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     29.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     29.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  74      2.03%     31.11% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     31.11% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     31.11% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                341      9.35%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     40.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1473     40.38%     80.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 699     19.16%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               75970     70.09%     70.09% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                188      0.17%     70.26% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2934      2.71%     72.97% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.97% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.97% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      1.78%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.75% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              20413     18.83%     93.58% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              6957      6.42%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               108394                       # Type of FU issued
system.cpu11.iq.rate                         0.934181                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3648                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.033655                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           305887                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          123419                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        94742                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23870                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13416                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                99747                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            356                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         3921                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         2531                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  870                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2931                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1747                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            126252                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             236                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               20363                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               8274                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              415                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1732                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          231                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          651                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                882                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              107074                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               19832                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1320                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       11953                       # number of nop insts executed
system.cpu11.iew.exec_refs                      26577                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  20487                       # Number of branches executed
system.cpu11.iew.exec_stores                     6745                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.922805                       # Inst execution rate
system.cpu11.iew.wb_sent                       105876                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      105158                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   60383                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   76378                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.906292                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.790581                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         23562                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             747                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        56636                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.800622                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.753909                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        33181     58.59%     58.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         5792     10.23%     68.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         2705      4.78%     73.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1377      2.43%     76.02% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2178      3.85%     79.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2934      5.18%     85.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          617      1.09%     86.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         3253      5.74%     91.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         4599      8.12%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        56636                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             101980                       # Number of instructions committed
system.cpu11.commit.committedOps               101980                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        22185                       # Number of memory references committed
system.cpu11.commit.loads                       16442                       # Number of loads committed
system.cpu11.commit.membars                       261                       # Number of memory barriers committed
system.cpu11.commit.branches                    18047                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   86641                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1167                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        10190      9.99%      9.99% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          64427     63.18%     73.17% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.11%     73.28% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.28% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.82%     76.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.88%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         16703     16.38%     94.36% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         5747      5.64%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          101980                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                4599                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     176318                       # The number of ROB reads
system.cpu11.rob.rob_writes                    254586                       # The number of ROB writes
system.cpu11.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     960748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     91794                       # Number of Instructions Simulated
system.cpu11.committedOps                       91794                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.264037                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.264037                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.791116                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.791116                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 136340                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 71309                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   523                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  158                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             748                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          19.817707                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             20429                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             858                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           23.810023                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    19.817707                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.154826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.154826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           49091                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          49091                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        15933                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         15933                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         4720                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         4720                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           67                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           40                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        20653                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          20653                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        20653                       # number of overall hits
system.cpu11.dcache.overall_hits::total         20653                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2201                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2201                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          953                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          953                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           29                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3154                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3154                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3154                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3154                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    112966120                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    112966120                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     87583078                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     87583078                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       374060                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       374060                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       290280                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       290280                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        94400                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        94400                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    200549198                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    200549198                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    200549198                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    200549198                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        18134                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        18134                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         5673                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         5673                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           69                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           69                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        23807                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        23807                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        23807                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        23807                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.121374                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.121374                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.167989                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.167989                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.287234                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.287234                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.420290                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.420290                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.132482                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.132482                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.132482                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.132482                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 51324.906861                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 51324.906861                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 91902.495278                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 91902.495278                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 13854.074074                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 13854.074074                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10009.655172                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10009.655172                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 63585.668358                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 63585.668358                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 63585.668358                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 63585.668358                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3188                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             135                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    23.614815                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          360                       # number of writebacks
system.cpu11.dcache.writebacks::total             360                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1216                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1216                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          546                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            8                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1762                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1762                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1762                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1762                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          985                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          985                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          407                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          407                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           19                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           29                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1392                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1392                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1392                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1392                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     34985820                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     34985820                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     24149864                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     24149864                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       165200                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       165200                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       259600                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       259600                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        90860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        90860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     59135684                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     59135684                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     59135684                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     59135684                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.054318                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.054318                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.071743                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.071743                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.202128                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.202128                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.420290                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.420290                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.058470                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.058470                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.058470                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.058470                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 35518.598985                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 35518.598985                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 59336.275184                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 59336.275184                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8694.736842                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8694.736842                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  8951.724138                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  8951.724138                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 42482.531609                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 42482.531609                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 42482.531609                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 42482.531609                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             437                       # number of replacements
system.cpu11.icache.tags.tagsinuse          76.604195                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             20107                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             910                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           22.095604                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    76.604195                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.149618                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.149618                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           43186                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          43186                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        20107                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         20107                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        20107                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          20107                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        20107                       # number of overall hits
system.cpu11.icache.overall_hits::total         20107                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1031                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1031                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1031                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1031                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1031                       # number of overall misses
system.cpu11.icache.overall_misses::total         1031                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     31511892                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     31511892                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     31511892                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     31511892                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     31511892                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     31511892                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        21138                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        21138                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        21138                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        21138                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        21138                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        21138                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.048775                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.048775                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.048775                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.048775                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.048775                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.048775                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 30564.395732                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 30564.395732                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 30564.395732                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 30564.395732                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 30564.395732                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 30564.395732                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          437                       # number of writebacks
system.cpu11.icache.writebacks::total             437                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          121                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          121                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          121                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          910                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          910                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          910                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          910                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     24944012                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     24944012                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     24944012                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     24944012                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     24944012                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     24944012                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.043050                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.043050                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.043050                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.043050                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.043050                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.043050                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 27411.002198                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 27411.002198                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 27411.002198                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 27411.002198                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 27411.002198                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 27411.002198                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 39826                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           30246                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1629                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              28180                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 20476                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           72.661462                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  4192                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           174                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            157                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      31847                       # DTB read hits
system.cpu12.dtb.read_misses                      444                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  32291                       # DTB read accesses
system.cpu12.dtb.write_hits                     10248                       # DTB write hits
system.cpu12.dtb.write_misses                      40                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 10288                       # DTB write accesses
system.cpu12.dtb.data_hits                      42095                       # DTB hits
system.cpu12.dtb.data_misses                      484                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  42579                       # DTB accesses
system.cpu12.itb.fetch_hits                     36824                       # ITB hits
system.cpu12.itb.fetch_misses                      84                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 36908                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          86874                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       224779                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     39826                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            24685                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       64148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3609                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2498                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   36824                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 613                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            78775                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.853431                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.957120                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  33338     42.32%     42.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2236      2.84%     45.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3294      4.18%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   7638      9.70%     59.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  11084     14.07%     73.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1725      2.19%     75.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7086      9.00%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1428      1.81%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  10946     13.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              78775                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.458434                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.587414                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13192                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               25555                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   36245                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2572                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1201                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               4476                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 629                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               205100                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2679                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1201                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  14979                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  8335                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        14182                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   36934                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3134                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               199584                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  519                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1305                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  369                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            131603                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              235689                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         222775                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12905                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              104428                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  27175                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              532                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          505                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    8160                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              33217                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             12109                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2823                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1644                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   169917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               899                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  163464                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             423                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         30385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        14426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        78775                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.075075                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.349229                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             34525     43.83%     43.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              5711      7.25%     51.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              9525     12.09%     63.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              8946     11.36%     74.52% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              4612      5.85%     80.38% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3921      4.98%     85.36% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              8291     10.52%     95.88% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1886      2.39%     98.28% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1358      1.72%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         78775                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1338     33.02%     33.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     33.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     33.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  61      1.51%     34.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                357      8.81%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     43.34% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1360     33.56%     76.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 936     23.10%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              114558     70.08%     70.08% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                219      0.13%     70.22% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     70.22% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2947      1.80%     72.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 2      0.00%     72.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1933      1.18%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              33075     20.23%     93.44% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             10726      6.56%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               163464                       # Type of FU issued
system.cpu12.iq.rate                         1.881622                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4052                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.024788                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           386446                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          187661                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       148814                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23732                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13599                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10449                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               155293                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12219                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1498                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5305                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3665                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          734                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1201                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3847                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1228                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            192446                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             315                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               33217                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              12109                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              477                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1188                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          360                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          855                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1215                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              161347                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               32291                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2117                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       21630                       # number of nop insts executed
system.cpu12.iew.exec_refs                      42579                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  33164                       # Number of branches executed
system.cpu12.iew.exec_stores                    10288                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.857253                       # Inst execution rate
system.cpu12.iew.wb_sent                       160234                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      159263                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   91493                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  111506                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.833264                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.820521                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         31902                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           683                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1026                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        74052                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.146951                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.909758                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        37943     51.24%     51.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         9168     12.38%     63.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3987      5.38%     69.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1984      2.68%     71.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2231      3.01%     74.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         5520      7.45%     82.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          689      0.93%     83.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         5006      6.76%     89.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         7524     10.16%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        74052                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             158986                       # Number of instructions committed
system.cpu12.commit.committedOps               158986                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        36356                       # Number of memory references committed
system.cpu12.commit.loads                       27912                       # Number of loads committed
system.cpu12.commit.membars                       313                       # Number of memory barriers committed
system.cpu12.commit.branches                    29586                       # Number of branches committed
system.cpu12.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  135269                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2772                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        18559     11.67%     11.67% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          98775     62.13%     73.80% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           156      0.10%     73.90% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2887      1.82%     75.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            2      0.00%     75.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1921      1.21%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         28225     17.75%     94.68% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         8461      5.32%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          158986                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                7524                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     255830                       # The number of ROB reads
system.cpu12.rob.rob_writes                    386496                       # The number of ROB writes
system.cpu12.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     940773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    140431                       # Number of Instructions Simulated
system.cpu12.committedOps                      140431                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.618624                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.618624                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.616491                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.616491                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 201903                       # number of integer regfile reads
system.cpu12.int_regfile_writes                111460                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11186                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8194                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   994                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  463                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             880                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          18.220103                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             34544                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             989                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           34.928210                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    18.220103                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.142345                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.142345                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           77628                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          77628                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        27279                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         27279                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         7334                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         7334                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          176                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          176                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          148                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        34613                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          34613                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        34613                       # number of overall hits
system.cpu12.dcache.overall_hits::total         34613                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2183                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2183                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          893                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          893                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           69                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           68                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3076                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3076                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3076                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3076                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    100925400                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    100925400                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     78740158                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     78740158                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       817740                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       817740                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       775260                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       775260                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    179665558                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    179665558                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    179665558                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    179665558                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        29462                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        29462                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         8227                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         8227                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        37689                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        37689                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        37689                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        37689                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.074095                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.074095                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.108545                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.108545                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.281633                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.281633                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.314815                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.314815                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.081615                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.081615                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.081615                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.081615                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 46232.432432                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 46232.432432                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 88174.868981                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 88174.868981                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 11851.304348                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 11851.304348                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11400.882353                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11400.882353                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 58408.828999                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 58408.828999                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 58408.828999                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 58408.828999                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2132                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.381818                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          316                       # number of writebacks
system.cpu12.dcache.writebacks::total             316                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1101                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1101                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          552                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          552                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           12                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1653                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1653                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1653                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1653                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1082                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1082                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          341                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          341                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           57                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           66                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1423                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1423                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1423                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1423                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     32098360                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     32098360                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     20816369                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     20816369                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       539260                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       539260                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       697380                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       697380                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     52914729                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     52914729                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     52914729                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     52914729                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.036725                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.036725                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.041449                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.041449                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.232653                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.232653                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.305556                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.305556                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.037756                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.037756                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.037756                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.037756                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 29665.767098                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 29665.767098                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 61045.070381                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 61045.070381                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  9460.701754                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9460.701754                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10566.363636                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10566.363636                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 37185.333099                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 37185.333099                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 37185.333099                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 37185.333099                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             733                       # number of replacements
system.cpu12.icache.tags.tagsinuse          74.582955                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             35424                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1228                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           28.846906                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    74.582955                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.145670                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.145670                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           74872                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          74872                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        35424                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         35424                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        35424                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          35424                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        35424                       # number of overall hits
system.cpu12.icache.overall_hits::total         35424                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1398                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1398                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1398                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1398                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1398                       # number of overall misses
system.cpu12.icache.overall_misses::total         1398                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     37436680                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     37436680                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     37436680                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     37436680                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     37436680                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     37436680                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        36822                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        36822                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        36822                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        36822                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        36822                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        36822                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.037966                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.037966                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.037966                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.037966                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.037966                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.037966                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 26778.741059                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 26778.741059                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 26778.741059                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 26778.741059                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 26778.741059                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 26778.741059                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          733                       # number of writebacks
system.cpu12.icache.writebacks::total             733                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          170                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          170                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          170                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1228                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1228                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1228                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1228                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1228                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1228                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     29124760                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     29124760                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     29124760                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     29124760                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     29124760                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     29124760                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.033350                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.033350                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.033350                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.033350                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.033350                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.033350                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 23717.231270                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 23717.231270                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 23717.231270                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 23717.231270                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 23717.231270                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 23717.231270                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 37562                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           25753                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1541                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              24852                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 18498                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           74.432641                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5283                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               30                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      32859                       # DTB read hits
system.cpu13.dtb.read_misses                      449                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  33308                       # DTB read accesses
system.cpu13.dtb.write_hits                     12763                       # DTB write hits
system.cpu13.dtb.write_misses                      32                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 12795                       # DTB write accesses
system.cpu13.dtb.data_hits                      45622                       # DTB hits
system.cpu13.dtb.data_misses                      481                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  46103                       # DTB accesses
system.cpu13.itb.fetch_hits                     34628                       # ITB hits
system.cpu13.itb.fetch_misses                      73                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 34701                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         143362                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       222294                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     37562                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            23811                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       64461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3415                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        48515                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2124                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   34628                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 552                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           128318                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.732368                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.735112                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  83940     65.42%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2609      2.03%     67.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3832      2.99%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5959      4.64%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  10671      8.32%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2168      1.69%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5497      4.28%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1498      1.17%     90.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  12144      9.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             128318                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.262008                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.550578                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13505                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               27920                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   34490                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2734                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1154                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               5680                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 566                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               203026                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2469                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1154                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  15352                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  7646                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16402                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   35291                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3958                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               197380                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 424                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  599                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1983                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  365                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            130798                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              233981                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         221121                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12854                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              103464                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  27334                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              596                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          578                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8662                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              34181                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             14728                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3768                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1977                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   168034                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1102                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  161883                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             478                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         30562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        14556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          222                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       128318                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.261577                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.111420                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             84855     66.13%     66.13% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6423      5.01%     71.13% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8126      6.33%     77.47% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              7874      6.14%     83.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5775      4.50%     88.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4744      3.70%     91.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6585      5.13%     96.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2232      1.74%     98.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1704      1.33%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        128318                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1447     30.27%     30.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  71      1.49%     31.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     31.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     31.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                324      6.78%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1680     35.15%     73.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1258     26.32%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              109281     67.51%     67.51% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.12%     67.62% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     67.62% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2933      1.81%     69.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     69.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     69.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1936      1.20%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.63% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              34232     21.15%     91.78% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             13309      8.22%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               161883                       # Type of FU issued
system.cpu13.iq.rate                         1.129190                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4780                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.029527                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           433594                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          186166                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       147193                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23748                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13596                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10431                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               154441                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12218                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2109                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5147                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3984                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          759                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1154                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3784                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 879                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            189946                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             268                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               34181                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              14728                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              546                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 836                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          353                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          800                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1153                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              159755                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               33309                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2128                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       20810                       # number of nop insts executed
system.cpu13.iew.exec_refs                      46104                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  31054                       # Number of branches executed
system.cpu13.iew.exec_stores                    12795                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.114347                       # Inst execution rate
system.cpu13.iew.wb_sent                       158654                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      157624                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   87987                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  111458                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.099482                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.789418                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         32335                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           880                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             988                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        75121                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.079978                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.948027                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        40591     54.03%     54.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7761     10.33%     64.37% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4668      6.21%     70.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2292      3.05%     73.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2761      3.68%     77.31% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3495      4.65%     81.96% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          920      1.22%     83.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2826      3.76%     86.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         9807     13.05%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        75121                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             156250                       # Number of instructions committed
system.cpu13.commit.committedOps               156250                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        39778                       # Number of memory references committed
system.cpu13.commit.loads                       29034                       # Number of loads committed
system.cpu13.commit.membars                       439                       # Number of memory barriers committed
system.cpu13.commit.branches                    27464                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  133300                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               3880                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        17680     11.32%     11.32% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          93422     59.79%     71.11% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.07%     71.18% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     71.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.84%     73.02% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     73.02% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     73.02% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.23%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         29473     18.86%     93.11% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        10764      6.89%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          156250                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                9807                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     252508                       # The number of ROB reads
system.cpu13.rob.rob_writes                    381849                       # The number of ROB writes
system.cpu13.timesIdled                           177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         15044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     933417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    138574                       # Number of Instructions Simulated
system.cpu13.committedOps                      138574                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.034552                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.034552                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.966602                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.966602                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 199792                       # number of integer regfile reads
system.cpu13.int_regfile_writes                110612                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11168                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1200                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  629                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             996                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          16.981978                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             36936                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1114                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           33.156194                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    16.981978                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.132672                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.132672                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           83137                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          83137                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        27484                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         27484                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         9575                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         9575                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          247                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          247                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          209                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        37059                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          37059                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        37059                       # number of overall hits
system.cpu13.dcache.overall_hits::total         37059                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2277                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2277                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          872                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          872                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           78                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           86                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3149                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3149                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3149                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3149                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     94656060                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     94656060                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     77160137                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     77160137                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       739860                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       739860                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       946360                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       946360                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        16520                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        16520                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    171816197                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    171816197                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    171816197                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    171816197                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        29761                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        29761                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        10447                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        10447                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          295                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          295                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        40208                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        40208                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        40208                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        40208                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.076510                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.076510                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.083469                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.083469                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.240000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.240000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.291525                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.291525                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.078318                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.078318                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.078318                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.078318                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 41570.513834                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 41570.513834                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 88486.395642                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 88486.395642                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9485.384615                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9485.384615                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11004.186047                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11004.186047                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 54562.145761                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 54562.145761                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 54562.145761                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 54562.145761                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2482                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    22.563636                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu13.dcache.writebacks::total             246                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1046                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          532                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          532                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1578                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1578                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1578                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1578                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1231                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1231                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          340                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          340                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           71                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           85                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           85                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1571                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1571                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1571                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1571                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     33609940                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     33609940                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     19710706                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     19710706                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       562860                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       562860                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       847240                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       847240                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        15340                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        15340                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     53320646                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     53320646                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     53320646                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     53320646                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.041363                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.041363                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.032545                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.032545                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.218462                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.218462                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.288136                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.288136                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.039072                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.039072                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.039072                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.039072                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 27302.956946                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 27302.956946                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 57972.664706                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 57972.664706                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7927.605634                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7927.605634                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9967.529412                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9967.529412                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 33940.576703                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 33940.576703                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 33940.576703                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 33940.576703                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             680                       # number of replacements
system.cpu13.icache.tags.tagsinuse          66.243422                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             33298                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1143                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           29.132108                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    66.243422                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.129382                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.129382                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           70395                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          70395                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        33298                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33298                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        33298                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33298                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        33298                       # number of overall hits
system.cpu13.icache.overall_hits::total         33298                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1328                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1328                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1328                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1328                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1328                       # number of overall misses
system.cpu13.icache.overall_misses::total         1328                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     56147940                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     56147940                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     56147940                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     56147940                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     56147940                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     56147940                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        34626                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        34626                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        34626                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        34626                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        34626                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        34626                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.038353                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.038353                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.038353                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.038353                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.038353                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.038353                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 42280.075301                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 42280.075301                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 42280.075301                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 42280.075301                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 42280.075301                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 42280.075301                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          155                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          680                       # number of writebacks
system.cpu13.icache.writebacks::total             680                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          185                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          185                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          185                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1143                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1143                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1143                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1143                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1143                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     41546620                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     41546620                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     41546620                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     41546620                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     41546620                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     41546620                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.033010                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.033010                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.033010                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.033010                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.033010                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.033010                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 36348.748906                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 36348.748906                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 36348.748906                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 36348.748906                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 36348.748906                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 36348.748906                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 30993                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           24887                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1292                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              24842                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 15919                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           64.080992                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2599                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      24341                       # DTB read hits
system.cpu14.dtb.read_misses                      373                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  24714                       # DTB read accesses
system.cpu14.dtb.write_hits                      7161                       # DTB write hits
system.cpu14.dtb.write_misses                      37                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  7198                       # DTB write accesses
system.cpu14.dtb.data_hits                      31502                       # DTB hits
system.cpu14.dtb.data_misses                      410                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  31912                       # DTB accesses
system.cpu14.itb.fetch_hits                     28765                       # ITB hits
system.cpu14.itb.fetch_misses                      79                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 28844                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         119628                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             9758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       173720                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     30993                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            18525                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       48513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2857                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        48362                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2611                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   28765                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 510                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           110856                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.567078                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.615820                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  75971     68.53%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1631      1.47%     70.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2225      2.01%     72.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   6251      5.64%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   8317      7.50%     85.15% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1082      0.98%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   5976      5.39%     91.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    872      0.79%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   8531      7.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             110856                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.259078                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.452168                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  12165                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               19147                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   28258                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1957                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  967                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               2818                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 481                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               158388                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2006                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  967                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  13479                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6860                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         9231                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   28814                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3143                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               154264                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 310                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  525                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1470                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  410                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            102377                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              184189                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         171416                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12766                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               81461                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  20916                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              343                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          312                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6727                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              25043                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              8520                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            1558                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1038                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   132350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               526                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  127950                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             388                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         23276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        10766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       110856                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.154200                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.039761                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             76479     68.99%     68.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4082      3.68%     72.67% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              7868      7.10%     79.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              6910      6.23%     86.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3163      2.85%     88.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              2854      2.57%     91.43% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              7002      6.32%     97.75% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1516      1.37%     99.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               982      0.89%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        110856                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1189     37.83%     37.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     37.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     37.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  69      2.20%     40.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     40.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     40.03% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                326     10.37%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     50.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  971     30.89%     81.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 588     18.71%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               90115     70.43%     70.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                182      0.14%     70.58% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     70.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2916      2.28%     72.85% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     72.85% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     72.85% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      1.51%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              25306     19.78%     94.14% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              7499      5.86%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               127950                       # Type of FU issued
system.cpu14.iq.rate                         1.069566                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3143                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.024564                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           346386                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          142732                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       113788                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23901                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13460                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               118801                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12288                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            861                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4119                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2622                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          978                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  967                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2959                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1045                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            148972                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             282                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               25043                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               8520                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              283                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1010                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          278                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          690                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                968                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              126300                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               24714                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1650                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       16096                       # number of nop insts executed
system.cpu14.iew.exec_refs                      31912                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  26027                       # Number of branches executed
system.cpu14.iew.exec_stores                     7198                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.055773                       # Inst execution rate
system.cpu14.iew.wb_sent                       124982                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      124185                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   72461                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   87403                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.038093                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.829045                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         23928                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             831                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        58912                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.097450                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.891400                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        31013     52.64%     52.64% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         7188     12.20%     64.84% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2791      4.74%     69.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1412      2.40%     71.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1408      2.39%     74.37% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         4809      8.16%     82.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          466      0.79%     83.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4514      7.66%     90.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         5311      9.02%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        58912                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             123565                       # Number of instructions committed
system.cpu14.commit.committedOps               123565                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        26822                       # Number of memory references committed
system.cpu14.commit.loads                       20924                       # Number of loads committed
system.cpu14.commit.membars                       176                       # Number of memory barriers committed
system.cpu14.commit.branches                    23237                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  104691                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1622                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        13969     11.30%     11.30% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          77673     62.86%     74.17% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.09%     74.26% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.33%     76.59% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     76.59% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     76.59% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.55%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         21100     17.08%     95.22% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         5910      4.78%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          123565                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                5311                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     199781                       # The number of ROB reads
system.cpu14.rob.rob_writes                    298560                       # The number of ROB writes
system.cpu14.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     957151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    109600                       # Number of Instructions Simulated
system.cpu14.committedOps                      109600                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.091496                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.091496                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.916173                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.916173                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 156513                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 85047                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11126                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8149                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   602                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  282                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             704                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          16.016015                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             25618                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             816                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           31.394608                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    16.016015                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.125125                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.125125                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           58012                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          58012                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        20500                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         20500                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         4951                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4951                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          107                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          107                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           81                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           81                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        25451                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          25451                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        25451                       # number of overall hits
system.cpu14.dcache.overall_hits::total         25451                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1937                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1937                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          818                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          818                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           52                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           46                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2755                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2755                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2755                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2755                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    112802100                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    112802100                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     82486651                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     82486651                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       624220                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       624220                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       462560                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       462560                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        12980                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        12980                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    195288751                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    195288751                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    195288751                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    195288751                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        22437                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        22437                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         5769                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         5769                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        28206                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        28206                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        28206                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        28206                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.086331                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.086331                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.141792                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.141792                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.327044                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.327044                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.362205                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.362205                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.097674                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.097674                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.097674                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.097674                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 58235.467217                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 58235.467217                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 100839.426650                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 100839.426650                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 12004.230769                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 12004.230769                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 10055.652174                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10055.652174                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 70885.209074                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 70885.209074                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 70885.209074                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 70885.209074                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3359                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             137                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    24.518248                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          366                       # number of writebacks
system.cpu14.dcache.writebacks::total             366                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1115                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1115                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          548                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          548                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            7                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1663                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1663                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1663                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1663                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          822                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          822                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          270                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           45                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           46                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1092                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1092                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1092                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1092                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     35138040                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     35138040                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     19696548                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     19696548                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       453120                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       453120                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       409460                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       409460                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     54834588                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     54834588                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     54834588                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     54834588                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.036636                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.036636                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.046802                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.046802                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.283019                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.283019                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.362205                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.362205                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.038715                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.038715                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.038715                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.038715                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 42747.007299                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 42747.007299                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 72950.177778                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 72950.177778                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 10069.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10069.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  8901.304348                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  8901.304348                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 50214.824176                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 50214.824176                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 50214.824176                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 50214.824176                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             516                       # number of replacements
system.cpu14.icache.tags.tagsinuse          63.989964                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             27632                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             994                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           27.798793                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    63.989964                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.124980                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.124980                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           58520                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          58520                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        27632                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         27632                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        27632                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          27632                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        27632                       # number of overall hits
system.cpu14.icache.overall_hits::total         27632                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1131                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1131                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1131                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1131                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1131                       # number of overall misses
system.cpu14.icache.overall_misses::total         1131                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     37573560                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     37573560                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     37573560                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     37573560                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     37573560                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     37573560                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        28763                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        28763                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        28763                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        28763                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        28763                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        28763                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.039321                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.039321                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.039321                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.039321                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.039321                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.039321                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 33221.538462                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 33221.538462                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 33221.538462                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 33221.538462                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 33221.538462                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 33221.538462                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           80                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          516                       # number of writebacks
system.cpu14.icache.writebacks::total             516                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          137                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          137                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          137                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          994                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          994                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          994                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     28442720                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     28442720                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     28442720                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     28442720                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     28442720                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     28442720                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.034558                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.034558                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.034558                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.034558                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.034558                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.034558                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 28614.406439                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 28614.406439                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 28614.406439                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 28614.406439                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 28614.406439                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 28614.406439                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 21462                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           17458                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             790                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              16226                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 10385                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           64.002219                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  1736                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           106                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      17585                       # DTB read hits
system.cpu15.dtb.read_misses                      341                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  17926                       # DTB read accesses
system.cpu15.dtb.write_hits                      6416                       # DTB write hits
system.cpu15.dtb.write_misses                      33                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  6449                       # DTB write accesses
system.cpu15.dtb.data_hits                      24001                       # DTB hits
system.cpu15.dtb.data_misses                      374                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  24375                       # DTB accesses
system.cpu15.itb.fetch_hits                     17851                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 17928                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         109785                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             5461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       129708                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     21462                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            12121                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       44547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1763                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        48992                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2326                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   17851                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 331                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           102246                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.268588                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.513482                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  77340     75.64%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1249      1.22%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2008      1.96%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   3625      3.55%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   5554      5.43%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    499      0.49%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   2382      2.33%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2147      2.10%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   7442      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             102246                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.195491                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.181473                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   7951                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               24154                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   18741                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1815                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  593                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1825                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 302                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               120265                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1258                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  593                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   9024                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  5631                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        15896                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   19436                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2674                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               117917                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 327                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  393                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1124                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  116                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             80524                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              151379                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         138603                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12770                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               67519                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  13005                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              450                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          425                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    6750                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              17792                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              7229                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            2210                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2579                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   103526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               773                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  101397                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             315                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         14048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       102246                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.991696                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.951803                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             76282     74.61%     74.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              3220      3.15%     77.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              4118      4.03%     81.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              4410      4.31%     86.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              3673      3.59%     89.69% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              3504      3.43%     93.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              5505      5.38%     98.50% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               803      0.79%     99.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               731      0.71%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        102246                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1012     25.80%     25.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.05%     25.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     25.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  78      1.99%     27.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     27.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     27.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                326      8.31%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     36.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1714     43.69%     79.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 791     20.16%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               71274     70.29%     70.30% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                185      0.18%     70.48% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2922      2.88%     73.36% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.36% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.36% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1930      1.90%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.26% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              18504     18.25%     93.51% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              6578      6.49%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               101397                       # Type of FU issued
system.cpu15.iq.rate                         0.923596                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      3923                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.038690                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           285454                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          104889                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        88479                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23824                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13482                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                93059                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12257                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            224                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2072                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1340                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  593                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1774                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 988                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            114661                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             205                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               17792                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               7229                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              419                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 981                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          129                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          470                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                599                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              100437                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               17926                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             960                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       10362                       # number of nop insts executed
system.cpu15.iew.exec_refs                      24375                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  18597                       # Number of branches executed
system.cpu15.iew.exec_stores                     6449                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.914852                       # Inst execution rate
system.cpu15.iew.wb_sent                        99456                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       98874                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   55511                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   70281                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.900615                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.789844                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         14119                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           721                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             502                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        51098                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.955869                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.760585                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        27705     54.22%     54.22% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         5298     10.37%     64.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         2990      5.85%     70.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1402      2.74%     73.18% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3247      6.35%     79.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         2491      4.87%     84.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          800      1.57%     85.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3106      6.08%     92.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         4059      7.94%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        51098                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              99941                       # Number of instructions committed
system.cpu15.commit.committedOps                99941                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        21609                       # Number of memory references committed
system.cpu15.commit.loads                       15720                       # Number of loads committed
system.cpu15.commit.membars                       338                       # Number of memory barriers committed
system.cpu15.commit.branches                    17019                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   84950                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1325                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass         9694      9.70%      9.70% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          63388     63.43%     73.13% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.11%     73.24% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.88%     76.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.92%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         16058     16.07%     94.11% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         5890      5.89%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           99941                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                4059                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     160176                       # The number of ROB reads
system.cpu15.rob.rob_writes                    230268                       # The number of ROB writes
system.cpu15.timesIdled                           116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     966994                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     90251                       # Number of Instructions Simulated
system.cpu15.committedOps                       90251                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.216441                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.216441                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.822070                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.822070                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 131212                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 67026                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   208                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             330                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.667816                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             20477                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             440                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           46.538636                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.667816                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.114592                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.114592                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           45547                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          45547                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        15357                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         15357                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         4907                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4907                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           41                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           20                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        20264                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          20264                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        20264                       # number of overall hits
system.cpu15.dcache.overall_hits::total         20264                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1218                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1218                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          948                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          948                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            9                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           13                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2166                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2166                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2166                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2166                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     86966000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     86966000                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     80374462                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     80374462                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       226560                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       226560                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       129800                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       129800                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        47200                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        47200                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    167340462                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    167340462                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    167340462                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    167340462                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        16575                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        16575                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         5855                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         5855                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        22430                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        22430                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        22430                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        22430                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.073484                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.073484                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.161913                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.161913                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.180000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.180000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.393939                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.393939                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.096567                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.096567                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.096567                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.096567                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 71400.656814                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 71400.656814                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 84783.187764                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 84783.187764                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 25173.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 25173.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  9984.615385                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9984.615385                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 77257.831025                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 77257.831025                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 77257.831025                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 77257.831025                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2282                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    22.372549                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          163                       # number of writebacks
system.cpu15.dcache.writebacks::total             163                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          801                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          801                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          597                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            4                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1398                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1398                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1398                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1398                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          417                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          351                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          351                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            5                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           13                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          768                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          768                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     27018460                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     27018460                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     21850050                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     21850050                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        38940                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        38940                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       116820                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       116820                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        44840                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        44840                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     48868510                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     48868510                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     48868510                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     48868510                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.025158                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.025158                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.059949                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.059949                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.393939                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.393939                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.034240                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.034240                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.034240                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.034240                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 64792.470024                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 64792.470024                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 62250.854701                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 62250.854701                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         7788                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7788                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8986.153846                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8986.153846                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 63630.872396                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 63630.872396                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 63630.872396                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 63630.872396                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             191                       # number of replacements
system.cpu15.icache.tags.tagsinuse          54.505995                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             17146                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             625                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           27.433600                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    54.505995                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.106457                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.106457                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           36327                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          36327                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        17146                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         17146                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        17146                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          17146                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        17146                       # number of overall hits
system.cpu15.icache.overall_hits::total         17146                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          705                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          705                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          705                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          705                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          705                       # number of overall misses
system.cpu15.icache.overall_misses::total          705                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     27527040                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     27527040                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     27527040                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     27527040                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     27527040                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     27527040                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        17851                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        17851                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        17851                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        17851                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        17851                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        17851                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.039494                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.039494                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.039494                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.039494                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.039494                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.039494                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 39045.446809                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 39045.446809                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 39045.446809                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 39045.446809                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 39045.446809                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 39045.446809                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          191                       # number of writebacks
system.cpu15.icache.writebacks::total             191                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           80                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           80                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           80                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          625                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          625                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          625                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          625                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          625                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          625                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21240000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21240000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21240000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21240000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21240000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21240000                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.035012                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.035012                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.035012                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.035012                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.035012                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.035012                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst        33984                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total        33984                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst        33984                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total        33984                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst        33984                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total        33984                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1652                       # number of replacements
system.l2.tags.tagsinuse                  4071.054307                       # Cycle average of tags in use
system.l2.tags.total_refs                       43501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.744873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2229.253776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1208.565892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      479.206444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.585812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.103255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.232029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.379294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.113814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.540080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        5.256638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.833834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.693229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.075405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.876225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.347702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.515176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.801739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.540502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.511637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        6.465580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.527514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.722261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.646305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.661063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.572117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.823684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.304018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        6.038049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.974517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        1.832576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.395827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.714667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.943644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.136063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.248477                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7516                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1762                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.458740                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    540965                       # Number of tag accesses
system.l2.tags.data_accesses                   540965                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13015                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13015                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6784                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6784                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  175                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2309                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17650                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10244                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5948                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6194                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 935                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 613                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 387                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 223                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 703                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 365                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 637                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 426                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 977                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 531                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 541                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 909                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 539                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 500                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 270                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 862                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 579                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1008                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 473                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 926                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 493                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 237                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30203                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5948                       # number of overall hits
system.l2.overall_hits::cpu00.data               6194                       # number of overall hits
system.l2.overall_hits::cpu01.inst                935                       # number of overall hits
system.l2.overall_hits::cpu01.data                613                       # number of overall hits
system.l2.overall_hits::cpu02.inst                411                       # number of overall hits
system.l2.overall_hits::cpu02.data                252                       # number of overall hits
system.l2.overall_hits::cpu03.inst                387                       # number of overall hits
system.l2.overall_hits::cpu03.data                223                       # number of overall hits
system.l2.overall_hits::cpu04.inst                703                       # number of overall hits
system.l2.overall_hits::cpu04.data                365                       # number of overall hits
system.l2.overall_hits::cpu05.inst                637                       # number of overall hits
system.l2.overall_hits::cpu05.data                426                       # number of overall hits
system.l2.overall_hits::cpu06.inst                977                       # number of overall hits
system.l2.overall_hits::cpu06.data                531                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1159                       # number of overall hits
system.l2.overall_hits::cpu07.data                541                       # number of overall hits
system.l2.overall_hits::cpu08.inst                909                       # number of overall hits
system.l2.overall_hits::cpu08.data                562                       # number of overall hits
system.l2.overall_hits::cpu09.inst                539                       # number of overall hits
system.l2.overall_hits::cpu09.data                282                       # number of overall hits
system.l2.overall_hits::cpu10.inst                500                       # number of overall hits
system.l2.overall_hits::cpu10.data                270                       # number of overall hits
system.l2.overall_hits::cpu11.inst                862                       # number of overall hits
system.l2.overall_hits::cpu11.data                579                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1159                       # number of overall hits
system.l2.overall_hits::cpu12.data                512                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1008                       # number of overall hits
system.l2.overall_hits::cpu13.data                473                       # number of overall hits
system.l2.overall_hits::cpu14.inst                926                       # number of overall hits
system.l2.overall_hits::cpu14.data                493                       # number of overall hits
system.l2.overall_hits::cpu15.inst                590                       # number of overall hits
system.l2.overall_hits::cpu15.data                237                       # number of overall hits
system.l2.overall_hits::total                   30203                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           113                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           168                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data           159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1049                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5885                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst          120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst          106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3211                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1534                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1966                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5928                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst               120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                51                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                83                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10630                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1966                       # number of overall misses
system.l2.overall_misses::cpu00.data             5928                       # number of overall misses
system.l2.overall_misses::cpu01.inst              244                       # number of overall misses
system.l2.overall_misses::cpu01.data              113                       # number of overall misses
system.l2.overall_misses::cpu02.inst               58                       # number of overall misses
system.l2.overall_misses::cpu02.data               80                       # number of overall misses
system.l2.overall_misses::cpu03.inst               50                       # number of overall misses
system.l2.overall_misses::cpu03.data               80                       # number of overall misses
system.l2.overall_misses::cpu04.inst              120                       # number of overall misses
system.l2.overall_misses::cpu04.data              111                       # number of overall misses
system.l2.overall_misses::cpu05.inst               51                       # number of overall misses
system.l2.overall_misses::cpu05.data              103                       # number of overall misses
system.l2.overall_misses::cpu06.inst               80                       # number of overall misses
system.l2.overall_misses::cpu06.data              113                       # number of overall misses
system.l2.overall_misses::cpu07.inst               71                       # number of overall misses
system.l2.overall_misses::cpu07.data              102                       # number of overall misses
system.l2.overall_misses::cpu08.inst               54                       # number of overall misses
system.l2.overall_misses::cpu08.data              112                       # number of overall misses
system.l2.overall_misses::cpu09.inst              106                       # number of overall misses
system.l2.overall_misses::cpu09.data               93                       # number of overall misses
system.l2.overall_misses::cpu10.inst               56                       # number of overall misses
system.l2.overall_misses::cpu10.data               81                       # number of overall misses
system.l2.overall_misses::cpu11.inst               48                       # number of overall misses
system.l2.overall_misses::cpu11.data              116                       # number of overall misses
system.l2.overall_misses::cpu12.inst               69                       # number of overall misses
system.l2.overall_misses::cpu12.data               95                       # number of overall misses
system.l2.overall_misses::cpu13.inst              135                       # number of overall misses
system.l2.overall_misses::cpu13.data              102                       # number of overall misses
system.l2.overall_misses::cpu14.inst               68                       # number of overall misses
system.l2.overall_misses::cpu14.data              107                       # number of overall misses
system.l2.overall_misses::cpu15.inst               35                       # number of overall misses
system.l2.overall_misses::cpu15.data               83                       # number of overall misses
system.l2.overall_misses::total                 10630                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       126260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        47200                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        43660                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        30680                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data       102660                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        43660                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        28320                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        28320                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       640740                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        15340                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        44840                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        31860                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        44840                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        15340                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        48380                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        75520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        30680                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       365800                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1102494399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11185439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9384540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9129660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11345700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10303760                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11130940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10896819                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     12057240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11572959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      8965640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11863359                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11327559                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10863080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10911460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9379659                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1262812213                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    423758060                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     49792519                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     10650680                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      9291578                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     23761660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      8826400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     14856200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     12368760                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9855360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     20848240                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     10020560                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      8320180                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     13437538                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     26672720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     12753259                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6572600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    661786314                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    178906880                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11637379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7241660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      8152620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     11728020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     10948040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12725120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10725020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data     10791100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8005120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      7654660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      8978620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10850100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11505000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      8179760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    329770099                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    423758060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1281401279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     49792519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     22822818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     10650680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     16626200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      9291578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     17282280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     23761660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     23073720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      8826400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     21251800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     14856200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23856060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     12368760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     21621839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9855360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     22848340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     20848240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19578079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     10020560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     16620300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      8320180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     23604359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     13437538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     20306179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     26672720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21713180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     12753259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     22416460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6572600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     17559419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2254368626                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    423758060                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1281401279                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     49792519                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     22822818                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     10650680                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     16626200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      9291578                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     17282280                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     23761660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     23073720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      8826400                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     21251800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     14856200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23856060                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     12368760                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     21621839                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9855360                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     22848340                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     20848240                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19578079                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     10020560                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     16620300                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      8320180                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     23604359                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     13437538                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     20306179                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     26672720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21713180                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     12753259                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     22416460                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6572600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     17559419                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2254368626                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6784                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6784                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data          170                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1224                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7914                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12122                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             726                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             303                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             476                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             688                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             529                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1057                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             644                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1230                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             643                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             963                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             674                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             645                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             556                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             910                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             695                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1228                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             607                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             575                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             625                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40833                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7914                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12122                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            726                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            303                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            476                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            688                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            529                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1057                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            644                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1230                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            643                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            963                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            674                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            645                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            556                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            910                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            695                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1228                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            607                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            575                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            625                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40833                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.882812                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.908108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.767442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.868966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.437500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.935294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.901408                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.835616                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.760870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857026                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.687500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.694444                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.797811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.412587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.554217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.471910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.429688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.368794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.409091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.419355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.442029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.495495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.535714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.381250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.382353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.425000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.434426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.511364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.718208                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.248421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.206955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.123667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.114416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.145808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.074128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.075686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.057724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.056075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.164341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.100719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.052747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.056189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.118110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.068410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.056000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153924                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.144229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.092624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.136546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.177570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.160920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.131443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.115234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.096339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.095149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.143939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.134831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.102804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.091295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.112088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.112971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.163793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130243                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.248421                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.489028                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.206955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.155647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.123667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.240964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.114416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.264026                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.145808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.233193                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.074128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.194707                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.075686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.175466                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.057724                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.158631                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.056075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.166172                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.164341                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.248000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.100719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.052747                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.166906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.056189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.156507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.118110                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.177391                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.068410                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.178333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.056000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.259375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260329                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.248421                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.489028                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.206955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.155647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.123667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.240964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.114416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.264026                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.145808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.233193                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.074128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.194707                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.075686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.175466                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.057724                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.158631                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.056075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.166172                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.164341                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.248000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.100719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.052747                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.166906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.056189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.156507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.118110                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.177391                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.068410                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.178333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.056000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.259375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260329                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 15782.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   417.699115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data         7080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data        15340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data         1416                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   259.880952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   426.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   429.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   702.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        14160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  4382.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   645.660377                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   682.187500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   232.131148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   809.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   125.866667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   610.810296                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         7670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  4076.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data  2896.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data         8968                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data         7670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data  4398.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  5034.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data 10226.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4877.333333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216090.630929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 189583.711864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 204011.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 217372.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 206285.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 198149.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 206128.518519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 209554.211538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 197659.672131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 210417.436364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 199236.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 194481.295082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 217837.673077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 213001.568627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 205876.603774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 208436.866667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 214581.514528                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215543.265514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 204067.700820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 183632.413793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 185831.560000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 198013.833333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 173066.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 185702.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 174207.887324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182506.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 196681.509434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 178938.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 173337.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 194746.927536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 197575.703704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 187547.926471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 187788.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 206099.755216                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216594.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 215507.018519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data       212990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 214542.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 209428.928571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 214667.450980                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data       215680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 214500.400000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 211590.196078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 210661.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 212629.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 213472.727273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 208805.116279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 212747.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 213055.555556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 215256.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 214973.988918                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215543.265514                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216160.809548                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 204067.700820                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 201971.840708                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 183632.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 207827.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 185831.560000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216028.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 198013.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 207871.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 173066.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 206328.155340                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 185702.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 211115.575221                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 174207.887324                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 211978.813725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182506.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 204003.035714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 196681.509434                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 210516.978495                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 178938.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 205188.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 173337.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 203485.853448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 194746.927536                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 213749.252632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 197575.703704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212874.313725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 187547.926471                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 209499.626168                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 187788.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 211559.265060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212076.070179                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215543.265514                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216160.809548                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 204067.700820                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 201971.840708                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 183632.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 207827.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 185831.560000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216028.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 198013.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 207871.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 173066.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 206328.155340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 185702.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 211115.575221                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 174207.887324                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 211978.813725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182506.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 204003.035714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 196681.509434                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 210516.978495                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 178938.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 205188.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 173337.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 203485.853448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 194746.927536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 213749.252632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 197575.703704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212874.313725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 187547.926471                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 209499.626168                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 187788.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 211559.265060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212076.070179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                151                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5144                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                      40                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.875000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   128.600000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1198                       # number of writebacks
system.l2.writebacks::total                      1198                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           810                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           63                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 873                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                873                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          168                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data          159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1049                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5885                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2401                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1471                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9757                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       101440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      1440540                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        22160                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        12020                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       123060                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      2108780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       453640                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       420920                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1582060                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        11780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        87520                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      1985000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       809060                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       776300                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       441260                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      2820260                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13195800                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        24360                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       136820                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        13520                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       110820                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       141920                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        62960                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        24400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        28360                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        22660                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       141840                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       191500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        37280                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        12000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       948440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087677941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11012719                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      9248560                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      9007360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11186825                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10155242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10973382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10741579                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11875460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11408021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8834220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11681362                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11175080                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10713282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10757161                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9247260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1245695454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    411469640                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39022720                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4701080                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1704559                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     10276530                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1497780                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      4057062                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1068380                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1498961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     12402186                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      1704040                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1492400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4279559                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     11354769                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      3633699                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2131280                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512294645                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    175954560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11110899                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6651040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7308041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     10249343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     10235021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11545900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9405281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data     10234100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7050341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6856568                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data     11310901                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8323421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9853201                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10681800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7687803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    314458220                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    411469640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1263632501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39022720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22123618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4701080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15899600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1704559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     16315401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     10276530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     21436168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1497780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     20390263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      4057062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22519282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1068380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     20146860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1498961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     22109560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     12402186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18458362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      1704040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15690788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1492400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     22992263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4279559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19498501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     11354769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20566483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      3633699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21438961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2131280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     16935063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2072448319                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    411469640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1263632501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39022720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22123618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4701080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15899600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1704559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     16315401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     10276530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     21436168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1497780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     20390263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      4057062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22519282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1068380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     20146860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1498961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     22109560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     12402186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18458362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      1704040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15690788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1492400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     22992263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4279559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19498501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     11354769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20566483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      3633699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21438961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2131280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     16935063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2072448319                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.882812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.908108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.767442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.868966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.935294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.901408                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.835616                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.760870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857026                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.687500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.694444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.797811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.412587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.554217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.471910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.429688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.368794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.409091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.419355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.442029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.495495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.535714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.381250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.382353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.425000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.434426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.511364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.718208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.243745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.155216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.046908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.018307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.058323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.010174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.017975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.007269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.089922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.014388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.007692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.016287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.046369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.017103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.016000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.115095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.143705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.089194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.124498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.158879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.137931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.123711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.105469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.084778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.089552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.125000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.119850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.099065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.082803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.101099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.104603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.155172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124894                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.243745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.488781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.155216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.152893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.046908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.231928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.018307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.250825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.058323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.216387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.010174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.189036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.017975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.167702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.149300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.007269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.161721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.089922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.234667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.014388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.219373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.007692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.164029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.016287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.149918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.046369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.168696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.017103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.171667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.016000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.253125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.238949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.243745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.488781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.155216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.152893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.046908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.231928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.018307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.250825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.058323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.216387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.010174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.189036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.017975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.167702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.149300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.007269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.161721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.089922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.234667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.014388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.219373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.007692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.164029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.016287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.149918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.046369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.168696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.017103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.171667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.016000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.253125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238949                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12680                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12748.141593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        11080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        12020                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12306                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 12552.261905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12601.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12755.151515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12556.031746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        11780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12502.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12484.276730                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 12641.562500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12726.229508                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12607.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12534.488889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12579.408961                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12180                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 12438.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        13520                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 12313.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 12901.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        12592                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        12200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        14180                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        11330                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 12894.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 12766.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 12426.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        12000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12645.866667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213186.581929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 186656.254237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 201055.652174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214460.952381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 203396.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 195293.115385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 203210.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 206568.826923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 194679.672131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 207418.563636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data       196316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 191497.737705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 214905.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 210064.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 202965.301887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 205494.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 211672.974342                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213307.226542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213238.907104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213685.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213069.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 214094.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213968.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213529.578947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       213676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214137.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 213830.793103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       213005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       213200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213977.950000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214240.924528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       213747                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       213128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213367.199084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213796.549210                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213671.134615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214549.677419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214942.382353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213527.979167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213229.604167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213812.962963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213756.386364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213210.416667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213646.696970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214267.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213413.226415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213421.051282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214200.021739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data       213636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213550.083333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213771.733515                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213307.226542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213271.308186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213238.907104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 199311.873874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213685.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 206488.311688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213069.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214676.328947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 214094.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 208118.135922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213968.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 203902.630000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213529.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 208511.870370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       213676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 209863.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214137.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data       202840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 213830.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 209754.113636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       213005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 203776.467532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       213200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 201686.517544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213977.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214269.241758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214240.924528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212025.597938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       213747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 208145.252427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       213128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 209074.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212406.305114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213307.226542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213271.308186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213238.907104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 199311.873874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213685.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 206488.311688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213069.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214676.328947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 214094.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 208118.135922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213968.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 203902.630000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213529.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 208511.870370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       213676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 209863.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214137.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data       202840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 213830.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 209754.113636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       213005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 203776.467532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       213200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 201686.517544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213977.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214269.241758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214240.924528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212025.597938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       213747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 208145.252427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       213128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 209074.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212406.305114                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1198                       # Transaction distribution
system.membus.trans_dist::CleanEvict              263                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1926                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            559                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5894                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5820                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3872                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       696960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  696960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1370                       # Total snoops (count)
system.membus.snoop_fanout::samples             15471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15471                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25031955                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48460000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        85867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        29950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        30946                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            196                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             39253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2036                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20861                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         2544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         3416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       980224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1349568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       119680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        68160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        35136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        34176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        30272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        74880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        47232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        48000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       104384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        61504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       126080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        92608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        65472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        53952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        43520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        86208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        67392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       125504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        59072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       116672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        52544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        96640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        61760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        52224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        30912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4309056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10095                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            52302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.378609                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.868690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26712     51.07%     51.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9350     17.88%     68.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2676      5.12%     74.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1424      2.72%     76.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1319      2.52%     79.31% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1268      2.42%     81.73% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1273      2.43%     84.17% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1217      2.33%     86.50% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1120      2.14%     88.64% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1070      2.05%     90.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1080      2.06%     92.75% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   912      1.74%     94.49% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   914      1.75%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   751      1.44%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   736      1.41%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   478      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52302                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          163966158                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28320665                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44193222                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4271247                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           5846638                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1709246                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1725099                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1602812                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1656670                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3030202                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           2770537                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2496929                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          3903339                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3832352                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          4666958                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4446602                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5665099                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3477825                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          4884625                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2377404                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2146345                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2047868                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1765207                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3280928                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4676195                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4422401                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          5058084                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4189559                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          5614359                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3589491                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3916848                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          2255125                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          2277281                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
