// Seed: 85116875
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  always id_2 <= 1'b0;
  reg   id_3;
  logic id_4;
  assign id_2 = id_3;
  logic id_5;
endmodule
`default_nettype id_3
