m255
K4
z2
!s11e vcom 2022.2 2022.04, Apr 25 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/pwissman/cpre381/Project1Git/cpre381_project1/cpre381-toolflow
Eadder
Z1 w1670212743
Z2 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z3 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 332
R0
Z4 8proj/src/ALU/Adder.vhd
Z5 Fproj/src/ALU/Adder.vhd
l0
Z6 L21 1
Vl6LDOZF1AVjYSVQKEoAa_2
!s100 DnG>^ILWz42998;MdYimU0
Z7 OL;C;2022.2;75
33
Z8 !s110 1670732235
!i10b 1
Z9 !s108 1670732235.000000
Z10 !s90 -2008|-work|internal/ModelSimContainer/work|proj/src/MIPS_types.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|proj/src/TopLevel/MIPS_Processor.vhd|proj/src/TopLevel/mem.vhd|proj/src/FetchLogic/org2.vhd|proj/src/FetchLogic/dffg.vhd|proj/src/FetchLogic/Mux32_1.vhd|proj/src/FetchLogic/xorg2.vhd|proj/src/FetchLogic/PC.vhd|proj/src/FetchLogic/mux2t1_5.vhd|proj/src/FetchLogic/mux2t1_N.vhd|proj/src/FetchLogic/NbitRegister.vhd|proj/src/FetchLogic/AdderH.vhd|proj/src/FetchLogic/fetch.vhd|proj/src/FetchLogic/andg2.vhd|proj/src/FetchLogic/AdderH_n.vhd|proj/src/FetchLogic/DffR_N.vhd|proj/src/FetchLogic/bit5t32Decoder.vhd|proj/src/FetchLogic/invg.vhd|proj/src/StateReg/stateRegTest.vhd|proj/src/StateReg/dffg6.vhd|proj/src/StateReg/EXMEM.vhd|proj/src/StateReg/MEMWB.vhd|proj/src/StateReg/dffg26.vhd|proj/src/StateReg/IDEX.vhd|proj/src/StateReg/dffg.vhd|proj/src/StateReg/dffg5.vhd|proj/src/StateReg/tb_stateRegTest.vhd|proj/src/StateReg/IFID.vhd|proj/src/StateReg/dffg32.vhd|proj/src/Hazard Control/HazardControllerOld.vhd|proj/src/ALU/xorIns.vhd|proj/src/ALU/adduIns.vhd|proj/src/ALU/norIns.vhd|proj/src/ALU/invg.vhd|proj/src/ALU/move_N.vhd|proj/src/ALU/jumpAndLink.vhd|proj/src/ALU/shiftLeftLogical.vhd|proj/src/ALU/repl_qb.vhd|proj/src/ALU/notIns.vhd|proj/src/ALU/addIns.vhd|proj/src/ALU/bne.vhd|proj/src/ALU/NBit-Adder_Sub.vhd|proj/src/ALU/xorg2.vhd|proj/src/ALU/subuIns.vhd|proj/src/ALU/andImmIns.vhd|proj/src/ALU/addiIns.vhd|proj/src/ALU/RippleAdder.vhd|proj/src/ALU/FullAdder.vhd|proj/src/ALU/Slt.vhd|proj/src/ALU/andIns.vhd|proj/src/ALU/storeWord.vhd|proj/src/ALU/loadWord.vhd|proj/src/ALU/mux2t1_N.vhd|proj/src/ALU/beq.vhd|proj/src/ALU/ALU.vhd|proj/src/ALU/orImm.vhd|proj/src/ALU/orIns.vhd|proj/src/ALU/mux2t1.vhd|proj/src/ALU/XorImm.vhd|proj/src/ALU/ALUMux.vhd|proj/src/ALU/SltImm.vhd|proj/src/ALU/loadUpperImm.vhd|proj/src/ALU/addiuIns.vhd|proj/src/ALU/subIns.vhd|proj/src/ALU/andg2.vhd|proj/src/ALU/shiftRightLogical.vhd|proj/src/ALU/bit29_1Mux.vhd|proj/src/ALU/jump.vhd|proj/src/ALU/shiftRightArithmetic.vhd|proj/src/ALU/Adder.vhd|proj/src/ALU/jumpRegister.vhd|proj/src/ALU/one'sComplement.vhd|proj/src/ALU/org2.vhd|proj/src/Old Lab Components/bitExtender.vhd|proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd|proj/src/Old Lab Components/one'sComplement.vhd|proj/src/Old Lab Components/Mux32_1.vhd|proj/src/Old Lab Components/mux2t1.vhd|proj/src/Old Lab Components/invg.vhd|proj/src/Old Lab Components/ALUFinalDesign.vhd|proj/src/Old Lab Components/andg2.vhd|proj/src/Old Lab Components/dffg.vhd|proj/src/Old Lab Components/org2.vhd|proj/src/Old Lab Components/NbitRegister.vhd|proj/src/Old Lab Components/RegisterFile32_32.vhd|proj/src/Old Lab Components/nbit32_1Mux.vhd|proj/src/Old Lab Components/bit5t32Decoder.vhd|proj/src/Control Logic/mux2t1.vhd|proj/src/Control Logic/org2.vhd|proj/src/Control Logic/ControlDecoderRtype.vhd|proj/src/Control Logic/controlUnit.vhd|proj/src/Control Logic/mux2t1_16.vhd|proj/src/Control Logic/invg.vhd|proj/src/Control Logic/ControlDecoderOG.vhd|proj/src/Control Logic/andg2.vhd|
!s107 proj/src/Control Logic/andg2.vhd|proj/src/Control Logic/ControlDecoderOG.vhd|proj/src/Control Logic/invg.vhd|proj/src/Control Logic/mux2t1_16.vhd|proj/src/Control Logic/controlUnit.vhd|proj/src/Control Logic/ControlDecoderRtype.vhd|proj/src/Control Logic/org2.vhd|proj/src/Control Logic/mux2t1.vhd|proj/src/Old Lab Components/bit5t32Decoder.vhd|proj/src/Old Lab Components/nbit32_1Mux.vhd|proj/src/Old Lab Components/RegisterFile32_32.vhd|proj/src/Old Lab Components/NbitRegister.vhd|proj/src/Old Lab Components/org2.vhd|proj/src/Old Lab Components/dffg.vhd|proj/src/Old Lab Components/andg2.vhd|proj/src/Old Lab Components/ALUFinalDesign.vhd|proj/src/Old Lab Components/invg.vhd|proj/src/Old Lab Components/mux2t1.vhd|proj/src/Old Lab Components/Mux32_1.vhd|proj/src/Old Lab Components/one'sComplement.vhd|proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd|proj/src/Old Lab Components/bitExtender.vhd|proj/src/ALU/org2.vhd|proj/src/ALU/one'sComplement.vhd|proj/src/ALU/jumpRegister.vhd|proj/src/ALU/Adder.vhd|proj/src/ALU/shiftRightArithmetic.vhd|proj/src/ALU/jump.vhd|proj/src/ALU/bit29_1Mux.vhd|proj/src/ALU/shiftRightLogical.vhd|proj/src/ALU/andg2.vhd|proj/src/ALU/subIns.vhd|proj/src/ALU/addiuIns.vhd|proj/src/ALU/loadUpperImm.vhd|proj/src/ALU/SltImm.vhd|proj/src/ALU/ALUMux.vhd|proj/src/ALU/XorImm.vhd|proj/src/ALU/mux2t1.vhd|proj/src/ALU/orIns.vhd|proj/src/ALU/orImm.vhd|proj/src/ALU/ALU.vhd|proj/src/ALU/beq.vhd|proj/src/ALU/mux2t1_N.vhd|proj/src/ALU/loadWord.vhd|proj/src/ALU/storeWord.vhd|proj/src/ALU/andIns.vhd|proj/src/ALU/Slt.vhd|proj/src/ALU/FullAdder.vhd|proj/src/ALU/RippleAdder.vhd|proj/src/ALU/addiIns.vhd|proj/src/ALU/andImmIns.vhd|proj/src/ALU/subuIns.vhd|proj/src/ALU/xorg2.vhd|proj/src/ALU/NBit-Adder_Sub.vhd|proj/src/ALU/bne.vhd|proj/src/ALU/addIns.vhd|proj/src/ALU/notIns.vhd|proj/src/ALU/repl_qb.vhd|proj/src/ALU/shiftLeftLogical.vhd|proj/src/ALU/jumpAndLink.vhd|proj/src/ALU/move_N.vhd|proj/src/ALU/invg.vhd|proj/src/ALU/norIns.vhd|proj/src/ALU/adduIns.vhd|proj/src/ALU/xorIns.vhd|proj/src/Hazard Control/HazardControllerOld.vhd|proj/src/StateReg/dffg32.vhd|proj/src/StateReg/IFID.vhd|proj/src/StateReg/tb_stateRegTest.vhd|proj/src/StateReg/dffg5.vhd|proj/src/StateReg/dffg.vhd|proj/src/StateReg/IDEX.vhd|proj/src/StateReg/dffg26.vhd|proj/src/StateReg/MEMWB.vhd|proj/src/StateReg/EXMEM.vhd|proj/src/StateReg/dffg6.vhd|proj/src/StateReg/stateRegTest.vhd|proj/src/FetchLogic/invg.vhd|proj/src/FetchLogic/bit5t32Decoder.vhd|proj/src/FetchLogic/DffR_N.vhd|proj/src/FetchLogic/AdderH_n.vhd|proj/src/FetchLogic/andg2.vhd|proj/src/FetchLogic/fetch.vhd|proj/src/FetchLogic/AdderH.vhd|proj/src/FetchLogic/NbitRegister.vhd|proj/src/FetchLogic/mux2t1_N.vhd|proj/src/FetchLogic/mux2t1_5.vhd|proj/src/FetchLogic/PC.vhd|proj/src/FetchLogic/xorg2.vhd|proj/src/FetchLogic/Mux32_1.vhd|proj/src/FetchLogic/dffg.vhd|proj/src/FetchLogic/org2.vhd|proj/src/TopLevel/mem.vhd|proj/src/TopLevel/MIPS_Processor.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
Z11 o-2008 -work internal/ModelSimContainer/work
Z12 tExplicit 1 CvgOpt 0
Astructural
R2
R3
Z13 DEx4 work 5 adder 0 22 l6LDOZF1AVjYSVQKEoAa_2
!i122 332
l62
Z14 L31 81
Z15 VDdGSF?7LPf?fRD:2iR`mX0
Z16 !s100 >ka<iZ0dUXKBzF]=?ION>2
R7
33
R8
!i10b 1
R9
R10
Z17 !s107 proj/src/Control Logic/andg2.vhd|proj/src/Control Logic/ControlDecoderOG.vhd|proj/src/Control Logic/invg.vhd|proj/src/Control Logic/mux2t1_16.vhd|proj/src/Control Logic/controlUnit.vhd|proj/src/Control Logic/ControlDecoderRtype.vhd|proj/src/Control Logic/org2.vhd|proj/src/Control Logic/mux2t1.vhd|proj/src/Old Lab Components/bit5t32Decoder.vhd|proj/src/Old Lab Components/nbit32_1Mux.vhd|proj/src/Old Lab Components/RegisterFile32_32.vhd|proj/src/Old Lab Components/NbitRegister.vhd|proj/src/Old Lab Components/org2.vhd|proj/src/Old Lab Components/dffg.vhd|proj/src/Old Lab Components/andg2.vhd|proj/src/Old Lab Components/ALUFinalDesign.vhd|proj/src/Old Lab Components/invg.vhd|proj/src/Old Lab Components/mux2t1.vhd|proj/src/Old Lab Components/Mux32_1.vhd|proj/src/Old Lab Components/one'sComplement.vhd|proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd|proj/src/Old Lab Components/bitExtender.vhd|proj/src/ALU/org2.vhd|proj/src/ALU/one'sComplement.vhd|proj/src/ALU/jumpRegister.vhd|proj/src/ALU/Adder.vhd|proj/src/ALU/shiftRightArithmetic.vhd|proj/src/ALU/jump.vhd|proj/src/ALU/bit29_1Mux.vhd|proj/src/ALU/shiftRightLogical.vhd|proj/src/ALU/andg2.vhd|proj/src/ALU/subIns.vhd|proj/src/ALU/addiuIns.vhd|proj/src/ALU/loadUpperImm.vhd|proj/src/ALU/SltImm.vhd|proj/src/ALU/ALUMux.vhd|proj/src/ALU/XorImm.vhd|proj/src/ALU/mux2t1.vhd|proj/src/ALU/orIns.vhd|proj/src/ALU/orImm.vhd|proj/src/ALU/ALU.vhd|proj/src/ALU/beq.vhd|proj/src/ALU/mux2t1_N.vhd|proj/src/ALU/loadWord.vhd|proj/src/ALU/storeWord.vhd|proj/src/ALU/andIns.vhd|proj/src/ALU/Slt.vhd|proj/src/ALU/FullAdder.vhd|proj/src/ALU/RippleAdder.vhd|proj/src/ALU/addiIns.vhd|proj/src/ALU/andImmIns.vhd|proj/src/ALU/subuIns.vhd|proj/src/ALU/xorg2.vhd|proj/src/ALU/NBit-Adder_Sub.vhd|proj/src/ALU/bne.vhd|proj/src/ALU/addIns.vhd|proj/src/ALU/notIns.vhd|proj/src/ALU/repl_qb.vhd|proj/src/ALU/shiftLeftLogical.vhd|proj/src/ALU/jumpAndLink.vhd|proj/src/ALU/move_N.vhd|proj/src/ALU/invg.vhd|proj/src/ALU/norIns.vhd|proj/src/ALU/adduIns.vhd|proj/src/ALU/xorIns.vhd|proj/src/Hazard Control/HazardControllerOld.vhd|proj/src/StateReg/dffg32.vhd|proj/src/StateReg/IFID.vhd|proj/src/StateReg/tb_stateRegTest.vhd|proj/src/StateReg/dffg5.vhd|proj/src/StateReg/dffg.vhd|proj/src/StateReg/IDEX.vhd|proj/src/StateReg/dffg26.vhd|proj/src/StateReg/MEMWB.vhd|proj/src/StateReg/EXMEM.vhd|proj/src/StateReg/dffg6.vhd|proj/src/StateReg/stateRegTest.vhd|proj/src/FetchLogic/invg.vhd|proj/src/FetchLogic/bit5t32Decoder.vhd|proj/src/FetchLogic/DffR_N.vhd|proj/src/FetchLogic/AdderH_n.vhd|proj/src/FetchLogic/andg2.vhd|proj/src/FetchLogic/fetch.vhd|proj/src/FetchLogic/AdderH.vhd|proj/src/FetchLogic/NbitRegister.vhd|proj/src/FetchLogic/mux2t1_N.vhd|proj/src/FetchLogic/mux2t1_5.vhd|proj/src/FetchLogic/PC.vhd|proj/src/FetchLogic/xorg2.vhd|proj/src/FetchLogic/Mux32_1.vhd|proj/src/FetchLogic/dffg.vhd|proj/src/FetchLogic/org2.vhd|proj/src/TopLevel/mem.vhd|proj/src/TopLevel/MIPS_Processor.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
R11
R12
Eadderh
Z18 w1670212744
R2
R3
!i122 332
R0
Z19 8proj/src/FetchLogic/AdderH.vhd
Z20 Fproj/src/FetchLogic/AdderH.vhd
l0
Z21 L11 1
Vgl@8L`zIF>VG_TFfjIh7z1
!s100 NPU=PDl61MDb@PS4kzL2Y0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R2
R3
Z22 DEx4 work 6 adderh 0 22 gl@8L`zIF>VG_TFfjIh7z1
!i122 332
l61
Z23 L21 94
Z24 VdgF6LdO_KN_0ZGJMK0mB50
Z25 !s100 ]8ZJMnY6jaD@Zk9dNZXRA1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eadderh_n
R18
R2
R3
!i122 332
R0
Z26 8proj/src/FetchLogic/AdderH_n.vhd
Z27 Fproj/src/FetchLogic/AdderH_n.vhd
l0
L4 1
VaQc583FT`P5aGSTaHYkQ12
!s100 bE[fEGZ4XT<f1O7FkDPbR1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z28 DEx4 work 8 adderh_n 0 22 aQc583FT`P5aGSTaHYkQ12
!i122 332
l37
Z29 L15 53
Z30 V45Db<6`XX=V>LTPgNMc1J0
Z31 !s100 0Kl@OW;eS5=Zl>:0IVzE@0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eaddiins
R1
R2
R3
!i122 332
R0
Z32 8proj/src/ALU/addiIns.vhd
Z33 Fproj/src/ALU/addiIns.vhd
l0
L4 1
VA:0BCoXB]U271g_D5Qk6e2
!s100 bzl`g[^h;;lGQ3XdDF`7L0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z34 DEx4 work 7 addiins 0 22 A:0BCoXB]U271g_D5Qk6e2
!i122 332
l29
Z35 L14 36
Z36 V87:70Xlz6WR]^dZJPTVH=2
Z37 !s100 >e?XMMnfS^^Cf7mjVn[WG2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eaddins
R1
R2
R3
!i122 332
R0
Z38 8proj/src/ALU/addIns.vhd
Z39 Fproj/src/ALU/addIns.vhd
l0
L4 1
V47dLL41ce;d:6YoLl1LRW3
!s100 fSimN7C;:VK4YHCE_M[`H2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z40 DEx4 work 6 addins 0 22 47dLL41ce;d:6YoLl1LRW3
!i122 332
l31
R35
Z41 Vaj2Rh^Pa4Fm`MVa2kPOAf0
Z42 !s100 I3AYD^hm5fSeD]j@lAP0M0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eaddiuins
R1
R2
R3
!i122 332
R0
Z43 8proj/src/ALU/addiuIns.vhd
Z44 Fproj/src/ALU/addiuIns.vhd
l0
L4 1
Vc<gLadik`gKbFJYd:4EeP0
!s100 C:L78=b`N:zh6OQR@6L_60
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z45 DEx4 work 8 addiuins 0 22 c<gLadik`gKbFJYd:4EeP0
!i122 332
l31
Z46 L14 35
Z47 VXjJ4<6[n2m=WO^Z^0XcI23
Z48 !s100 ED65@bE1DJRmIFI]dR0Hk3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eadduins
R1
Z49 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
R2
R3
!i122 332
R0
Z50 8proj/src/ALU/adduIns.vhd
Z51 Fproj/src/ALU/adduIns.vhd
l0
L5 1
VlaoCk:7T;dBXa8neCPI<13
!s100 8hjh8RD=K>M2eZVHL=boJ0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R49
R2
R3
Z52 DEx4 work 7 adduins 0 22 laoCk:7T;dBXa8neCPI<13
!i122 332
l28
Z53 L15 30
Z54 VUMzMcVUbo3lYdAc2@=>B`0
Z55 !s100 5m5<AEHnjWDCj1IJM?Vk@0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ealu
Z56 w1670276638
Z57 DPx4 work 15 twodarrayforalu 0 22 oT5X8i>;>4>4<3d=_CBFZ1
R2
R3
!i122 332
R0
Z58 8proj/src/ALU/ALU.vhd
Z59 Fproj/src/ALU/ALU.vhd
l0
L5 1
V6HdVCk[m<22T4DmX>@E:D2
!s100 hna^6G^g93lVa`edm>5F;2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R57
R2
R3
Z60 DEx4 work 3 alu 0 22 6HdVCk[m<22T4DmX>@E:D2
!i122 332
l282
Z61 L20 442
Z62 VJS07QLoX^JUWH>:F@VNnd1
Z63 !s100 2IcV[j@`6[3TzBj>DnS4D2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ealufinaldesign
Z64 w1670212745
R2
R3
!i122 332
R0
Z65 8proj/src/Old Lab Components/ALUFinalDesign.vhd
Z66 Fproj/src/Old Lab Components/ALUFinalDesign.vhd
l0
L5 1
V:`HG8ALM9iX>2]01Y@zX22
!s100 4f]:RXLcIf5HQ`K]BzU=:2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z67 DEx4 work 14 alufinaldesign 0 22 :`HG8ALM9iX>2]01Y@zX22
!i122 332
l72
Z68 L26 84
Z69 VaEDLPFZ?o:0jIQ?lgzZfm1
Z70 !s100 f;2XNzY:kn3N_KWIE`9Kn3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ealumux
R1
R57
R2
R3
!i122 332
R0
Z71 8proj/src/ALU/ALUMux.vhd
Z72 Fproj/src/ALU/ALUMux.vhd
l0
L5 1
V@Loi2fd`d8bZ^XdN2[gC10
!s100 cnR?LUmoJ2fSB6ngaC_Ma2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R57
R2
R3
Z73 DEx4 work 6 alumux 0 22 @Loi2fd`d8bZ^XdN2[gC10
!i122 332
l14
Z74 L12 38
Z75 VRZWPz7iP1_^<FjMKl_2HF0
Z76 !s100 m6K95Q?TBC15zC7f^5K?j3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eandg2
R18
R2
R3
!i122 332
R0
Z77 8proj/src/Control Logic/andg2.vhd
Z78 Fproj/src/Control Logic/andg2.vhd
l0
Z79 L23 1
Vz300g:V@=nF5TZJfMXVWQ3
!s100 0e<Rg^QbB^Y@JP[zKSc0[3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z80 DEx4 work 5 andg2 0 22 z300g:V@=nF5TZJfMXVWQ3
!i122 332
l32
Z81 L31 6
Z82 V6I4h9Ic9l@3We23>DOX`i3
Z83 !s100 CbBW?3Q;N[15?`QCEQ<@f2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eandimmins
R1
R2
R3
!i122 332
R0
Z84 8proj/src/ALU/andImmIns.vhd
Z85 Fproj/src/ALU/andImmIns.vhd
l0
L4 1
VkbeTMT^=Ck=2a6iz6`fXH2
!s100 ;BLgSiGGd=jeRGBE1=0l@0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z86 DEx4 work 9 andimmins 0 22 kbeTMT^=Ck=2a6iz6`fXH2
!i122 332
l14
Z87 L12 11
Z88 Vd1TY8Na5gW]?h5@m<6meQ0
Z89 !s100 e33dN2:V^Q1a[L`bb7Ld;3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eandins
R1
R2
R3
!i122 332
R0
Z90 8proj/src/ALU/andIns.vhd
Z91 Fproj/src/ALU/andIns.vhd
l0
L4 1
VobMS3eWzmJ0jIP<f=F??m0
!s100 6Ae6d22]ICi3eOz<L]hN_1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z92 DEx4 work 6 andins 0 22 obMS3eWzmJ0jIP<f=F??m0
!i122 332
l14
R87
Z93 VIYd2D4>Ij^O?co?cmEb8V3
Z94 !s100 8_cWEADXi14PklBCPCaF[1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ebeq
R1
R2
R3
!i122 332
R0
Z95 8proj/src/ALU/beq.vhd
Z96 Fproj/src/ALU/beq.vhd
l0
L4 1
VaSzgmk<M=<KONlJDZ;5@I2
!s100 n`?2Ea=G05cUkzoX@koic3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R2
R3
Z97 DEx4 work 3 beq 0 22 aSzgmk<M=<KONlJDZ;5@I2
!i122 332
l25
Z98 L13 27
Z99 Va1XTQj6DFe>Kj<:6W7ca00
Z100 !s100 EG`cUYeCHjdU<j0WiEI7F0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ebit29_1mux
R1
R2
R3
!i122 332
R0
Z101 8proj/src/ALU/bit29_1Mux.vhd
Z102 Fproj/src/ALU/bit29_1Mux.vhd
l0
L5 1
V9@^C``zGjW>d8KNg?<SdO0
!s100 K0VS1];5;Df1SCJ9R4O3R2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z103 DEx4 work 10 bit29_1mux 0 22 9@^C``zGjW>d8KNg?<SdO0
!i122 332
l14
R74
Z104 V8_GB]_:md:05jGJMzeZQ^0
Z105 !s100 GTE[d2NfUN^I7hQd:mZ]B1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ebit5_32decoder
Z106 w1670212746
R2
R3
!i122 332
R0
Z107 8proj/src/Old Lab Components/bit5t32Decoder.vhd
Z108 Fproj/src/Old Lab Components/bit5t32Decoder.vhd
l0
L5 1
VOiijg3jD8P2b_OI@RiJRV2
!s100 Co5]M2kdPU6l?:liDZZJ]0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z109 DEx4 work 14 bit5_32decoder 0 22 Oiijg3jD8P2b_OI@RiJRV2
!i122 332
l16
Z110 L14 42
Z111 V=IgU`H2<ChS78j]af4_Na3
Z112 !s100 ?kg1kokdfOFDiS0;j37]D2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ebitextender
R64
R2
R3
!i122 332
R0
Z113 8proj/src/Old Lab Components/bitExtender.vhd
Z114 Fproj/src/Old Lab Components/bitExtender.vhd
l0
L5 1
VU^G9fD1jhmk:Se@31S6gh3
!s100 4zPDNzo8>PafL@01PTKGd3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z115 DEx4 work 11 bitextender 0 22 U^G9fD1jhmk:Se@31S6gh3
!i122 332
l22
Z116 L16 23
Z117 VgL0]DAiBN9BQo`=GO]zXl1
Z118 !s100 RRWY6iVoLQ@8FL]ZEYZfA0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ebne
R1
R2
R3
!i122 332
R0
Z119 8proj/src/ALU/bne.vhd
Z120 Fproj/src/ALU/bne.vhd
l0
L4 1
V0HXQb1BeKL0]1XVmJP?mz3
!s100 oCP51V3zAULZ^`Izo^XV12
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R2
R3
Z121 DEx4 work 3 bne 0 22 0HXQb1BeKL0]1XVmJP?mz3
!i122 332
l25
R98
Z122 Vgab`]fL<50_Ib=e3A6T<U1
Z123 !s100 9C^nK[Rdh:L23W19=a2j;0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Econtroldecoderog
R1
R2
R3
!i122 332
R0
Z124 8proj/src/Control Logic/ControlDecoderOG.vhd
Z125 Fproj/src/Control Logic/ControlDecoderOG.vhd
l0
L6 1
V;^JD]lGJTL>S[?oH>_k1G0
!s100 CdnEl?`QVFWLQ>bhaAKW^3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z126 DEx4 work 16 controldecoderog 0 22 ;^JD]lGJTL>S[?oH>_k1G0
!i122 332
l15
Z127 L14 22
Z128 V`KNHKGUA?jD6dRcZH::BZ0
Z129 !s100 AO1g`K9X[FjS22WV6WenV0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Econtroldecoderrtype
Z130 w1670368925
R2
R3
!i122 332
R0
Z131 8proj/src/Control Logic/ControlDecoderRtype.vhd
Z132 Fproj/src/Control Logic/ControlDecoderRtype.vhd
l0
L6 1
ViA?>WJP:VNOcN;?MDTd:@3
!s100 ;NmRAe1MHKAUSZ?l@4Z[31
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z133 DEx4 work 19 controldecoderrtype 0 22 iA?>WJP:VNOcN;?MDTd:@3
!i122 332
l17
Z134 L15 23
Z135 V>Jo:Hf:o9kHI67kkMzHFH2
Z136 !s100 mdIH]gK80`2o_li=AA3322
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Econtrolunit
R18
R2
R3
!i122 332
R0
Z137 8proj/src/Control Logic/controlUnit.vhd
Z138 Fproj/src/Control Logic/controlUnit.vhd
l0
L6 1
VH]igWRn^XSW[Lhb[THfIU1
!s100 :h6fzJV47nP9L_A78fHB02
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z139 DEx4 work 11 controlunit 0 22 H]igWRn^XSW[Lhb[THfIU1
!i122 332
l53
Z140 L16 69
Z141 V;J6V2QH?1cIdF^3F_aF0_0
Z142 !s100 7fIGdj?AA`4YYQWEZcFmD3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Edffg
R64
R2
R3
!i122 332
R0
Z143 8proj/src/Old Lab Components/dffg.vhd
Z144 Fproj/src/Old Lab Components/dffg.vhd
l0
R79
Vk=E:JgRI`5Hh828=;SLFo0
!s100 FJQDe;FGDG0KnNV;j4DaY2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R2
R3
Z145 DEx4 work 4 dffg 0 22 k=E:JgRI`5Hh828=;SLFo0
!i122 332
l37
Z146 L33 29
Z147 V4Z;_=e>@QC_j1^o`6V^560
Z148 !s100 GR5ff]ZD1Yiz`>ZFVE>Hg1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Edffg26
R106
R2
R3
!i122 332
R0
Z149 8proj/src/StateReg/dffg26.vhd
Z150 Fproj/src/StateReg/dffg26.vhd
l0
L4 1
VTMYERA`B=cjJU60z<IZ6j0
!s100 7`HLcXbgj`FU2dUPJ:Na11
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z151 DEx4 work 6 dffg26 0 22 TMYERA`B=cjJU60z<IZ6j0
!i122 332
l24
R127
Z152 V@FPVOWjW5XGDBFD`nJ>P_0
Z153 !s100 QPYm:3_6Lc=kZ@GD]U:o[3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Edffg32
R106
R2
R3
!i122 332
R0
Z154 8proj/src/StateReg/dffg32.vhd
Z155 Fproj/src/StateReg/dffg32.vhd
l0
L4 1
VLDUlI@5ka]XT9g5DQ^dei1
!s100 9a:lb8fD>B_K6eXhV5ZYL1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z156 DEx4 work 6 dffg32 0 22 LDUlI@5ka]XT9g5DQ^dei1
!i122 332
l24
R127
Z157 V]CmJYZ4Ak1M1MbU@K[e[H0
Z158 !s100 bMO[JF7]oAb`m6D`nIAZN1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Edffg5
R106
R2
R3
!i122 332
R0
Z159 8proj/src/StateReg/dffg5.vhd
Z160 Fproj/src/StateReg/dffg5.vhd
l0
L4 1
Vn3min3eb1Pz8Co0;J[VPf3
!s100 [z<idU?me2lh`QTnl3R2F3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z161 DEx4 work 5 dffg5 0 22 n3min3eb1Pz8Co0;J[VPf3
!i122 332
l24
R127
Z162 V__cD=?F]Qb?_XP?ccD]4c0
Z163 !s100 ^l_2RjE?YVgC2T48OdnQl3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Edffg6
Z164 w1670658546
R2
R3
!i122 332
R0
Z165 8proj/src/StateReg/dffg6.vhd
Z166 Fproj/src/StateReg/dffg6.vhd
l0
L4 1
VagmKoo^7VUa6igm[o302R3
!s100 ^F3>3CT01^b^WHHa1=37@1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z167 DEx4 work 5 dffg6 0 22 agmKoo^7VUa6igm[o302R3
!i122 332
l24
R127
Z168 VRjl]5Wo]N@4aHokhZ?oK50
Z169 !s100 ?4RbNXmc^gl]<mKfSI]SS2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Edffr_n
R18
R2
R3
!i122 332
R0
Z170 8proj/src/FetchLogic/DffR_N.vhd
Z171 Fproj/src/FetchLogic/DffR_N.vhd
l0
L4 1
VTK]kbFbB[Q>c^95H0E;_U0
!s100 4H3LQYC3oDU41RP;bU^XR0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z172 DEx4 work 6 dffr_n 0 22 TK]kbFbB[Q>c^95H0E;_U0
!i122 332
l24
R127
Z173 Valo:;S9?W:<]g@ko=i?fo1
Z174 !s100 TF5fI`ILandPfN^1UPmoV3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eexmem
Z175 w1670658415
R2
R3
!i122 332
R0
Z176 8proj/src/StateReg/EXMEM.vhd
Z177 Fproj/src/StateReg/EXMEM.vhd
l0
L4 1
V@;7gg8Jgh@[IZG4]^hk0E2
!s100 gW`9BX9<G3Q=ai@O[0Yl80
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z178 DEx4 work 5 exmem 0 22 @;7gg8Jgh@[IZG4]^hk0E2
!i122 332
l101
Z179 L62 188
Z180 VVJaicMY4olS1F7H^QQi1A0
Z181 !s100 DfLZz9A]0cokajd9a:UMG1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Efetch
Z182 w1670653471
R49
R2
R3
!i122 332
R0
Z183 8proj/src/FetchLogic/fetch.vhd
Z184 Fproj/src/FetchLogic/fetch.vhd
l0
L5 1
V_n1N<UO6IOJ2c`CFj=ZPQ2
!s100 UXFzH>lz^ebWd_0n@O^o<1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R49
R2
R3
Z185 DEx4 work 5 fetch 0 22 _n1N<UO6IOJ2c`CFj=ZPQ2
!i122 332
l100
Z186 L37 178
Z187 VHD_g`ZBm8c5BYXT7F22[N1
Z188 !s100 ]kY@VL=AE;k7?V8]QMI4:0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R49
R2
R3
DEx4 work 5 fetch 0 22 bU8OL?obWV;5@VDLmcaCT2
!i122 2
l98
L35 168
VhB@1`?mWK<3[NIaXCTo102
!s100 @C;FUon_aaUKaQ?XiEKB51
R7
33
!s110 1670454448
!i10b 1
!s108 1670454448.000000
!s90 -2008|-work|internal/ModelSimContainer/work|proj/src/MIPS_types.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|proj/src/TopLevel/MIPS_Processor.vhd|proj/src/TopLevel/mem.vhd|proj/src/FetchLogic/org2.vhd|proj/src/FetchLogic/dffg.vhd|proj/src/FetchLogic/Mux32_1.vhd|proj/src/FetchLogic/xorg2.vhd|proj/src/FetchLogic/PC.vhd|proj/src/FetchLogic/mux2t1_5.vhd|proj/src/FetchLogic/mux2t1_N.vhd|proj/src/FetchLogic/NbitRegister.vhd|proj/src/FetchLogic/AdderH.vhd|proj/src/FetchLogic/fetch.vhd|proj/src/FetchLogic/andg2.vhd|proj/src/FetchLogic/AdderH_n.vhd|proj/src/FetchLogic/DffR_N.vhd|proj/src/FetchLogic/bit5t32Decoder.vhd|proj/src/FetchLogic/invg.vhd|proj/src/StateReg/EXMEM.vhd|proj/src/StateReg/MEMWB.vhd|proj/src/StateReg/dffg26.vhd|proj/src/StateReg/IDEX.vhd|proj/src/StateReg/dffg5.vhd|proj/src/StateReg/IFID.vhd|proj/src/StateReg/dffg32.vhd|proj/src/Hazard Control/HazardController.vhd|proj/src/ALU/xorIns.vhd|proj/src/ALU/adduIns.vhd|proj/src/ALU/norIns.vhd|proj/src/ALU/invg.vhd|proj/src/ALU/move_N.vhd|proj/src/ALU/jumpAndLink.vhd|proj/src/ALU/shiftLeftLogical.vhd|proj/src/ALU/repl_qb.vhd|proj/src/ALU/notIns.vhd|proj/src/ALU/addIns.vhd|proj/src/ALU/bne.vhd|proj/src/ALU/NBit-Adder_Sub.vhd|proj/src/ALU/xorg2.vhd|proj/src/ALU/subuIns.vhd|proj/src/ALU/andImmIns.vhd|proj/src/ALU/addiIns.vhd|proj/src/ALU/RippleAdder.vhd|proj/src/ALU/FullAdder.vhd|proj/src/ALU/Slt.vhd|proj/src/ALU/andIns.vhd|proj/src/ALU/storeWord.vhd|proj/src/ALU/loadWord.vhd|proj/src/ALU/mux2t1_N.vhd|proj/src/ALU/beq.vhd|proj/src/ALU/ALU.vhd|proj/src/ALU/orImm.vhd|proj/src/ALU/orIns.vhd|proj/src/ALU/mux2t1.vhd|proj/src/ALU/XorImm.vhd|proj/src/ALU/ALUMux.vhd|proj/src/ALU/SltImm.vhd|proj/src/ALU/loadUpperImm.vhd|proj/src/ALU/addiuIns.vhd|proj/src/ALU/subIns.vhd|proj/src/ALU/andg2.vhd|proj/src/ALU/shiftRightLogical.vhd|proj/src/ALU/bit29_1Mux.vhd|proj/src/ALU/jump.vhd|proj/src/ALU/shiftRightArithmetic.vhd|proj/src/ALU/Adder.vhd|proj/src/ALU/jumpRegister.vhd|proj/src/ALU/one'sComplement.vhd|proj/src/ALU/org2.vhd|proj/src/Old Lab Components/bitExtender.vhd|proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd|proj/src/Old Lab Components/one'sComplement.vhd|proj/src/Old Lab Components/Mux32_1.vhd|proj/src/Old Lab Components/mux2t1.vhd|proj/src/Old Lab Components/invg.vhd|proj/src/Old Lab Components/ALUFinalDesign.vhd|proj/src/Old Lab Components/andg2.vhd|proj/src/Old Lab Components/dffg.vhd|proj/src/Old Lab Components/org2.vhd|proj/src/Old Lab Components/NbitRegister.vhd|proj/src/Old Lab Components/RegisterFile32_32.vhd|proj/src/Old Lab Components/nbit32_1Mux.vhd|proj/src/Old Lab Components/bit5t32Decoder.vhd|proj/src/Control Logic/mux2t1.vhd|proj/src/Control Logic/org2.vhd|proj/src/Control Logic/ControlDecoderRtype.vhd|proj/src/Control Logic/controlUnit.vhd|proj/src/Control Logic/mux2t1_16.vhd|proj/src/Control Logic/invg.vhd|proj/src/Control Logic/ControlDecoderOG.vhd|proj/src/Control Logic/andg2.vhd|
!s107 proj/src/Control Logic/andg2.vhd|proj/src/Control Logic/ControlDecoderOG.vhd|proj/src/Control Logic/invg.vhd|proj/src/Control Logic/mux2t1_16.vhd|proj/src/Control Logic/controlUnit.vhd|proj/src/Control Logic/ControlDecoderRtype.vhd|proj/src/Control Logic/org2.vhd|proj/src/Control Logic/mux2t1.vhd|proj/src/Old Lab Components/bit5t32Decoder.vhd|proj/src/Old Lab Components/nbit32_1Mux.vhd|proj/src/Old Lab Components/RegisterFile32_32.vhd|proj/src/Old Lab Components/NbitRegister.vhd|proj/src/Old Lab Components/org2.vhd|proj/src/Old Lab Components/dffg.vhd|proj/src/Old Lab Components/andg2.vhd|proj/src/Old Lab Components/ALUFinalDesign.vhd|proj/src/Old Lab Components/invg.vhd|proj/src/Old Lab Components/mux2t1.vhd|proj/src/Old Lab Components/Mux32_1.vhd|proj/src/Old Lab Components/one'sComplement.vhd|proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd|proj/src/Old Lab Components/bitExtender.vhd|proj/src/ALU/org2.vhd|proj/src/ALU/one'sComplement.vhd|proj/src/ALU/jumpRegister.vhd|proj/src/ALU/Adder.vhd|proj/src/ALU/shiftRightArithmetic.vhd|proj/src/ALU/jump.vhd|proj/src/ALU/bit29_1Mux.vhd|proj/src/ALU/shiftRightLogical.vhd|proj/src/ALU/andg2.vhd|proj/src/ALU/subIns.vhd|proj/src/ALU/addiuIns.vhd|proj/src/ALU/loadUpperImm.vhd|proj/src/ALU/SltImm.vhd|proj/src/ALU/ALUMux.vhd|proj/src/ALU/XorImm.vhd|proj/src/ALU/mux2t1.vhd|proj/src/ALU/orIns.vhd|proj/src/ALU/orImm.vhd|proj/src/ALU/ALU.vhd|proj/src/ALU/beq.vhd|proj/src/ALU/mux2t1_N.vhd|proj/src/ALU/loadWord.vhd|proj/src/ALU/storeWord.vhd|proj/src/ALU/andIns.vhd|proj/src/ALU/Slt.vhd|proj/src/ALU/FullAdder.vhd|proj/src/ALU/RippleAdder.vhd|proj/src/ALU/addiIns.vhd|proj/src/ALU/andImmIns.vhd|proj/src/ALU/subuIns.vhd|proj/src/ALU/xorg2.vhd|proj/src/ALU/NBit-Adder_Sub.vhd|proj/src/ALU/bne.vhd|proj/src/ALU/addIns.vhd|proj/src/ALU/notIns.vhd|proj/src/ALU/repl_qb.vhd|proj/src/ALU/shiftLeftLogical.vhd|proj/src/ALU/jumpAndLink.vhd|proj/src/ALU/move_N.vhd|proj/src/ALU/invg.vhd|proj/src/ALU/norIns.vhd|proj/src/ALU/adduIns.vhd|proj/src/ALU/xorIns.vhd|proj/src/Hazard Control/HazardController.vhd|proj/src/StateReg/dffg32.vhd|proj/src/StateReg/IFID.vhd|proj/src/StateReg/dffg5.vhd|proj/src/StateReg/IDEX.vhd|proj/src/StateReg/dffg26.vhd|proj/src/StateReg/MEMWB.vhd|proj/src/StateReg/EXMEM.vhd|proj/src/FetchLogic/invg.vhd|proj/src/FetchLogic/bit5t32Decoder.vhd|proj/src/FetchLogic/DffR_N.vhd|proj/src/FetchLogic/AdderH_n.vhd|proj/src/FetchLogic/andg2.vhd|proj/src/FetchLogic/fetch.vhd|proj/src/FetchLogic/AdderH.vhd|proj/src/FetchLogic/NbitRegister.vhd|proj/src/FetchLogic/mux2t1_N.vhd|proj/src/FetchLogic/mux2t1_5.vhd|proj/src/FetchLogic/PC.vhd|proj/src/FetchLogic/xorg2.vhd|proj/src/FetchLogic/Mux32_1.vhd|proj/src/FetchLogic/dffg.vhd|proj/src/FetchLogic/org2.vhd|proj/src/TopLevel/mem.vhd|proj/src/TopLevel/MIPS_Processor.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
R11
R12
w1670453512
Efulladder
R1
R2
R3
!i122 332
R0
Z189 8proj/src/ALU/FullAdder.vhd
Z190 Fproj/src/ALU/FullAdder.vhd
l0
R6
VgfPJzCo8j=Bb:e:JcDV9^0
!s100 ehYY:gX_hDWm;dGl9_<4m1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z191 DEx4 work 9 fulladder 0 22 gfPJzCo8j=Bb:e:JcDV9^0
!i122 332
l60
Z192 L30 67
Z193 V@gg1FZUU=aj90RWchT6Pf3
Z194 !s100 W2DjJ1U0SQ^EM9^:TlAzU0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ehazardcontroller
Z195 w1670730651
R2
R3
!i122 332
R0
Z196 8proj/src/Hazard Control/HazardControllerOld.vhd
Z197 Fproj/src/Hazard Control/HazardControllerOld.vhd
l0
L6 1
VnZ9hQBKe0N9EmPINUN4H]0
!s100 a>Y1S^@3i:S88=FnlURXb2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z198 DEx4 work 16 hazardcontroller 0 22 nZ9hQBKe0N9EmPINUN4H]0
!i122 332
l44
L41 149
Vc`HV]4L:N>^Olga]P2g]Q1
!s100 Qzoci>WUlS81^WlnC_i<R3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eidex
Z199 w1670732200
R2
R3
!i122 332
R0
Z200 8proj/src/StateReg/IDEX.vhd
Z201 Fproj/src/StateReg/IDEX.vhd
l0
L4 1
VTN^WBbfC^A@Vh13o06ffl3
!s100 l0RiWBL<7S^oa53KibgF;3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R2
R3
DEx4 work 4 idex 0 22 TN^WBbfC^A@Vh13o06ffl3
!i122 332
l112
Z202 L64 221
Z203 V`M?_F36OA8?_D5McgPTgK1
Z204 !s100 9OoV>a`i`n:K:A@W^XGF81
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eifid
Z205 w1670259692
R2
R3
!i122 332
R0
Z206 8proj/src/StateReg/IFID.vhd
Z207 Fproj/src/StateReg/IFID.vhd
l0
L4 1
V24:=SW]]EC@Se4^mFlnQo0
!s100 C8I?7joA1za2MZ[bY47<72
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R2
R3
Z208 DEx4 work 4 ifid 0 22 24:=SW]]EC@Se4^mFlnQo0
!i122 332
l28
Z209 L17 28
Z210 V:ZH6VSMO:YO04Wh1gEW]=0
Z211 !s100 6TWJC]eGEh;_kL<]lV>ci3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Einvg
R1
R2
R3
!i122 332
R0
Z212 8proj/src/Control Logic/invg.vhd
Z213 Fproj/src/Control Logic/invg.vhd
l0
R79
VIJkcZ1BXD`4RDZ?hjkbIF2
!s100 5^0jfQ^dVk:bl_Za_KajG0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z214 DEx4 work 4 invg 0 22 IJkcZ1BXD`4RDZ?hjkbIF2
!i122 332
l31
Z215 L30 6
Z216 V@Kk;^@]_o6c=I4@>kUX2A3
Z217 !s100 Q?`9^ToWC]zk1[=<LdPdE3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ejump
R1
R2
R3
!i122 332
R0
Z218 8proj/src/ALU/jump.vhd
Z219 Fproj/src/ALU/jump.vhd
l0
L4 1
V;kRU5TnA][[fIhGoG^_`>1
!s100 BED;IF1kEROKHWlIYS=QZ1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z220 DEx4 work 4 jump 0 22 ;kRU5TnA][[fIhGoG^_`>1
!i122 332
l15
Z221 L13 7
Z222 V^U`i?RIjAG38:2LVWLQ@_2
Z223 !s100 XUGmZ9z5zDo:>c=jGS_dg3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ejumpandlink
R1
R2
R3
!i122 332
R0
Z224 8proj/src/ALU/jumpAndLink.vhd
Z225 Fproj/src/ALU/jumpAndLink.vhd
l0
L4 1
VUId0X_z2AU=<0bE34`gY82
!s100 `27?^ozdBFgLFHEYH@dZF3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z226 DEx4 work 11 jumpandlink 0 22 UId0X_z2AU=<0bE34`gY82
!i122 332
l15
R221
Z227 VGGM_M779C2f4mQ;aaj:F`1
Z228 !s100 V356GP6IFNb0iO69C_foh0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ejumpregister
R1
R2
R3
!i122 332
R0
Z229 8proj/src/ALU/jumpRegister.vhd
Z230 Fproj/src/ALU/jumpRegister.vhd
l0
L4 1
VcUUQ]j1IDhL_28WAO4A7T0
!s100 >bXCIQa1OI1R`aUaTNBg[3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z231 DEx4 work 12 jumpregister 0 22 cUUQ]j1IDhL_28WAO4A7T0
!i122 332
l15
R221
Z232 V<GRanK1;>EDY]9oUh^im93
Z233 !s100 V5G]Ag>BA2W8GA<kL=6[m3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eloadupperimm
R1
R2
R3
!i122 332
R0
Z234 8proj/src/ALU/loadUpperImm.vhd
Z235 Fproj/src/ALU/loadUpperImm.vhd
l0
L4 1
V6^_B55UjZik`CN2KTWEEh0
!s100 M<j=B>Mf[178PZV3:aE]h0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z236 DEx4 work 12 loadupperimm 0 22 6^_B55UjZik`CN2KTWEEh0
!i122 332
l15
Z237 L13 6
Z238 V^;>nVKHdfLFK:<1nIm03n2
Z239 !s100 >^N<`i1kj20=;DlJSdKLZ3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eloadword
R1
R2
R3
!i122 332
R0
Z240 8proj/src/ALU/loadWord.vhd
Z241 Fproj/src/ALU/loadWord.vhd
l0
L4 1
VZgP?GXZC@JH]29P5<h3bY0
!s100 CN6joHgE<<M=KF_kTXBPL0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z242 DEx4 work 8 loadword 0 22 ZgP?GXZC@JH]29P5<h3bY0
!i122 332
l25
Z243 L14 23
Z244 V]8J0he3HO1EiE]e;161243
Z245 !s100 4RC6@znQ@kHfPSJ7QLczL1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emem
R106
R49
R2
R3
!i122 332
R0
Z246 8proj/src/TopLevel/mem.vhd
Z247 Fproj/src/TopLevel/mem.vhd
l0
L8 1
V72U5Be5H]J^_hIf>:2SgQ2
!s100 GF_U?1mjKdlzTC==@Eoi@2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Artl
R49
R2
R3
Z248 DEx4 work 3 mem 0 22 72U5Be5H]J^_hIf>:2SgQ2
!i122 332
l37
Z249 L27 24
Z250 V5c?J75VGOAknnABKPF61A1
Z251 !s100 h2oZ:n@5VDnM^B7>cA]W22
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ememwb
Z252 w1670701495
R2
R3
!i122 332
R0
Z253 8proj/src/StateReg/MEMWB.vhd
Z254 Fproj/src/StateReg/MEMWB.vhd
l0
L4 1
V40FYz3:9kQe^H6CB6Vb@J1
!s100 ;m_chTREnKnb3WTgic4Ij2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z255 DEx4 work 5 memwb 0 22 40FYz3:9kQe^H6CB6Vb@J1
!i122 332
l95
Z256 L56 176
Z257 VzzdfdM@6Ol9YHH2nePezH3
Z258 !s100 dc6oDcQR4cMM2m3_@Wc``1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emips_processor
Z259 w1670706255
Z260 DPx4 work 10 mips_types 0 22 >i]jZ9eAbXcz[cgAlXhVU2
R2
R3
!i122 332
R0
Z261 8proj/src/TopLevel/MIPS_Processor.vhd
Z262 Fproj/src/TopLevel/MIPS_Processor.vhd
l0
R79
Vd4PbKzUFLc_Cb46>R7C=O3
!s100 lCRi]V>h[1VjnjUP_8`>K1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R260
R2
R3
Z263 DEx4 work 14 mips_processor 0 22 d4PbKzUFLc_Cb46>R7C=O3
!i122 332
l487
Z264 L35 797
Z265 V>VkXfO4O51CFm3eC]AX^^0
Z266 !s100 gQ2GTE_o`j[_Yg=aT[4h82
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Pmips_types
R2
R3
!i122 332
R18
R0
Z267 8proj/src/MIPS_types.vhd
Z268 Fproj/src/MIPS_types.vhd
l0
L15 13
V>i]jZ9eAbXcz[cgAlXhVU2
!s100 Zhic[8Ck_NUcnioRmZLWb2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Bbody
R260
R2
R3
!i122 332
l0
Z269 L29 3
Z270 VH4D8`z<c`PE][_NQN2d1L2
Z271 !s100 ;m9aHiUa@zM37M9gRzA3:0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emove_n
Z272 w1670365431
R2
R3
!i122 332
R0
Z273 8proj/src/ALU/move_N.vhd
Z274 Fproj/src/ALU/move_N.vhd
l0
L4 1
VKH9n1akEE`@8_zYdMSFL11
!s100 ;FAKiTGbfK2kIgNf9eLVf2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z275 DEx4 work 6 move_n 0 22 KH9n1akEE`@8_zYdMSFL11
!i122 332
l17
Z276 L13 15
Z277 VX99zD1T5`33Z>P3]hQRa=3
Z278 !s100 eX8eMTn[AoDFEgE=jdSTJ2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emux2t1
R1
R2
R3
!i122 332
R0
Z279 8proj/src/Control Logic/mux2t1.vhd
Z280 Fproj/src/Control Logic/mux2t1.vhd
l0
R6
V2V;Me^2i876FfoV4UJ:e32
!s100 N9SVBX_]5CXgL@G9HIN0Y1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z281 DEx4 work 6 mux2t1 0 22 2V;Me^2i876FfoV4UJ:e32
!i122 332
l62
Z282 L29 68
Z283 V_PCLh[8@;l]UGbJhM^Sj20
Z284 !s100 Hm<3AO461i<SJ0Hh10:N03
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emux2t1_16
R1
R2
R3
!i122 332
R0
Z285 8proj/src/Control Logic/mux2t1_16.vhd
Z286 Fproj/src/Control Logic/mux2t1_16.vhd
l0
R6
VS2=l3Sik?l:cVUCXSIPi:3
!s100 5@ck6Z>D_1_=]]j?eh@PT1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z287 DEx4 work 9 mux2t1_16 0 22 S2=l3Sik?l:cVUCXSIPi:3
!i122 332
l39
Z288 L30 21
Z289 VV0:aML[T_mWX^`ND?5WC<2
Z290 !s100 :GLRfd@O;5k0FE036NO:;0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emux2t1_5
R18
R2
R3
!i122 332
R0
Z291 8proj/src/FetchLogic/mux2t1_5.vhd
Z292 Fproj/src/FetchLogic/mux2t1_5.vhd
l0
R6
Vj?5ZeIJO8DPQTY9V`lcGi2
!s100 A60cNhE?Re9@FUFM0LVzN2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z293 DEx4 work 8 mux2t1_5 0 22 j?5ZeIJO8DPQTY9V`lcGi2
!i122 332
l39
R288
Z294 V4A:G2>EaCL9@2o@2UV]C:3
Z295 !s100 WhKg4^kSQ8JUCH;TTL^7o1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emux2t1_n
R1
R2
R3
!i122 332
R0
Z296 8proj/src/ALU/mux2t1_N.vhd
Z297 Fproj/src/ALU/mux2t1_N.vhd
l0
R6
V^naQNg30@fDK=gaeXbe;30
!s100 Y80E^d;5=hf2cNC6Yk_Di1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z298 DEx4 work 8 mux2t1_n 0 22 ^naQNg30@fDK=gaeXbe;30
!i122 332
l39
R288
Z299 V>PnQDba?ioHeI=OcIIon33
Z300 !s100 `>^]M24jDEZ=7JFVDOOTo3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Emux32_1
R64
R2
R3
!i122 332
R0
Z301 8proj/src/Old Lab Components/Mux32_1.vhd
Z302 Fproj/src/Old Lab Components/Mux32_1.vhd
l0
L4 1
VGz[7n:8HJGCUOL0>8L=BW3
!s100 Pam6UazZXnh074X<QQ@<Y2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z303 DEx4 work 7 mux32_1 0 22 Gz[7n:8HJGCUOL0>8L=BW3
!i122 332
l14
Z304 L12 9
Z305 VLHJ`jI;XR:UZ215fDMkLN2
Z306 !s100 ]R>d`h[QCDk=F???]mAFa3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Enbit32_1mux
R106
Z307 DPx4 work 9 twodarray 0 22 CgF0h1OAPg2QO9DPe@oS_3
R2
R3
!i122 332
R0
Z308 8proj/src/Old Lab Components/nbit32_1Mux.vhd
Z309 Fproj/src/Old Lab Components/nbit32_1Mux.vhd
l0
L5 1
VMR<>8k<fZd;FY184?G`;?1
!s100 Lm0;c0DGl>n4m]<;WVdJ`3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R307
R2
R3
Z310 DEx4 work 11 nbit32_1mux 0 22 MR<>8k<fZd;FY184?G`;?1
!i122 332
l14
Z311 L12 41
Z312 VD6GV2H1a]?@_ETB6UCCcO1
Z313 !s100 ]2OVRNK2@<JnR>anRg6An2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Enbitadder_sub
R1
R2
R3
!i122 332
R0
Z314 8proj/src/ALU/NBit-Adder_Sub.vhd
Z315 Fproj/src/ALU/NBit-Adder_Sub.vhd
l0
R6
VMR:bJ3^8d0cX6a_`K3j:I1
!s100 :3N=o5NFa^3E^=PCebFEZ2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z316 DEx4 work 13 nbitadder_sub 0 22 MR:bJ3^8d0cX6a_`K3j:I1
!i122 332
l65
Z317 L31 67
Z318 VKUdFKMZK7URNa2e[kf_bI0
Z319 !s100 ^8Xj@XIEgoXND@PM>F^Tm0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Enbitregister
R18
R2
R3
!i122 332
R0
Z320 8proj/src/Old Lab Components/NbitRegister.vhd
Z321 Fproj/src/Old Lab Components/NbitRegister.vhd
l0
L5 1
V>g;Z9EoI[9naV9=zCPfP_0
!s100 00?^hNbXgzdD:H1HJ[bA^2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z322 DEx4 work 12 nbitregister 0 22 >g;Z9EoI[9naV9=zCPfP_0
!i122 332
l29
Z323 L18 25
Z324 VeAmd=F7Z3?dHfc7c>^7ID3
Z325 !s100 1]PR<VlS3f_o1`;h_g9bS1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Enorins
R1
R2
R3
!i122 332
R0
Z326 8proj/src/ALU/norIns.vhd
Z327 Fproj/src/ALU/norIns.vhd
l0
L4 1
V:JHnMUEPB;:5Hnk^]1]GX0
!s100 mOFYhiKT1LelM88TeeOM<0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z328 DEx4 work 6 norins 0 22 :JHnMUEPB;:5Hnk^]1]GX0
!i122 332
l14
R87
Z329 V0b3^O7oLAhNojBm02zfli1
Z330 !s100 5FBemJT@fge;Rm1eMPo=R0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Enotins
R1
R2
R3
!i122 332
R0
Z331 8proj/src/ALU/notIns.vhd
Z332 Fproj/src/ALU/notIns.vhd
l0
L4 1
VG7@SYA]WGgMD?6V1c;jU^3
!s100 ][QmN<hFdY_BL[8FO4[n?1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z333 DEx4 work 6 notins 0 22 G7@SYA]WGgMD?6V1c;jU^3
!i122 332
l13
Z334 L11 11
Z335 V2;HoLlzd;8VaAEgALj@H<3
Z336 !s100 X^;Eo0a?U;NHRf5hH4SSQ2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eonescomp
R64
R2
R3
!i122 332
R0
Z337 8proj/src/Old Lab Components/one'sComplement.vhd
Z338 Fproj/src/Old Lab Components/one'sComplement.vhd
l0
R6
VCb_6Z]l=FbM^=_oS]AoO_0
!s100 0ih2_Gf^TammWQ6VP4iQk1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z339 DEx4 work 8 onescomp 0 22 Cb_6Z]l=FbM^=_oS]AoO_0
!i122 332
l37
Z340 L28 19
Z341 VKGPWjBLNR^a6e1JUG_Ia;2
Z342 !s100 4iKDOE_6UUB^XOP;aCKF_3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eorg2
R18
R2
R3
!i122 332
R0
Z343 8proj/src/Control Logic/org2.vhd
Z344 Fproj/src/Control Logic/org2.vhd
l0
R79
VaV[]T@E1l<VelaHoW:L;60
!s100 hJAZ>EB8bm_e<^5IFaP9e1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z345 DEx4 work 4 org2 0 22 aV[]T@E1l<VelaHoW:L;60
!i122 332
l32
R81
Z346 V5bY8D]TWo0LHRH2I5]i[W0
Z347 !s100 nma>Pa=mMW`KzzjeW=1[d1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eorimm
R1
R2
R3
!i122 332
R0
Z348 8proj/src/ALU/orImm.vhd
Z349 Fproj/src/ALU/orImm.vhd
l0
L4 1
V][G4>D39VZ;lH^ng@KH[13
!s100 BMP8TdW9A:NAI4NMIomHE2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z350 DEx4 work 5 orimm 0 22 ][G4>D39VZ;lH^ng@KH[13
!i122 332
l15
R237
Z351 V8@m6jHP>clO7JDcmmIUIT1
Z352 !s100 1IgV6;X6:O2NI2N[o`JR02
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eorins
R1
R2
R3
!i122 332
R0
Z353 8proj/src/ALU/orIns.vhd
Z354 Fproj/src/ALU/orIns.vhd
l0
L4 1
V>Yk1eQo]K6VCkff;Eh0L;2
!s100 ^S?lRdEX_mTTgg[AD[l2c0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z355 DEx4 work 5 orins 0 22 >Yk1eQo]K6VCkff;Eh0L;2
!i122 332
l14
R87
Z356 V>0NldSP@9`0NR0B=OhXeF0
Z357 !s100 ;iPzF^U6<>X]=2<I]D^N72
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Epc
Z358 w1670478832
R2
R3
!i122 332
R0
Z359 8proj/src/FetchLogic/PC.vhd
Z360 Fproj/src/FetchLogic/PC.vhd
l0
L4 1
V]=]F3?83cHbQ^>[cSk?Z=0
!s100 6;:czZ8d79zLmenaiYeo;0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z361 DEx4 work 2 pc 0 22 ]=]F3?83cHbQ^>[cSk?Z=0
!i122 332
l37
Z362 L14 40
Z363 VUj;e`OKK>N[o2DFX7_BFZ0
Z364 !s100 EGJ?hV@FU2K3iU1M0h]7C3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eregisterfile32_32
R64
R307
R2
R3
!i122 332
R0
Z365 8proj/src/Old Lab Components/RegisterFile32_32.vhd
Z366 Fproj/src/Old Lab Components/RegisterFile32_32.vhd
l0
L7 1
V3WA;LEH=45`WmRAFjbo0d1
!s100 8h_I`kFDZTV0<A3VLH=aM1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R307
R2
R3
Z367 DEx4 work 17 registerfile32_32 0 22 3WA;LEH=45`WmRAFjbo0d1
!i122 332
l60
Z368 L24 74
Z369 VED?CbOG^KIQSNBOXDAmGQ2
Z370 !s100 CdBfBKmJnML^jIzZ[W1MF1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Erepl_qb
R1
R2
R3
!i122 332
R0
Z371 8proj/src/ALU/repl_qb.vhd
Z372 Fproj/src/ALU/repl_qb.vhd
l0
L4 1
VIo9KMj_Xg7onoIeDSVZ^a3
!s100 ;PV7NEUh:8GCG=LFa??YL0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z373 DEx4 work 7 repl_qb 0 22 Io9KMj_Xg7onoIeDSVZ^a3
!i122 332
l14
Z374 L12 7
Z375 VbFVd6:L9P]FU]9lJL??S]0
Z376 !s100 2gL>kT1zjRPZ09le]QV1Z1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Erippleadder
R1
R2
R3
!i122 332
R0
Z377 8proj/src/ALU/RippleAdder.vhd
Z378 Fproj/src/ALU/RippleAdder.vhd
l0
R6
VNC`^G<`gG4m?[hQ0OzR]F2
!s100 6HPBYojcOz_6[]T[bVTR]2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z379 DEx4 work 11 rippleadder 0 22 NC`^G<`gG4m?[hQ0OzR]F2
!i122 332
l54
Z380 L32 46
Z381 V44V;BK1em?Ui3H70S4=X91
Z382 !s100 jN;HFi3ZH9NAlbjFBJDn13
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eshiftleftlogical
R1
R2
R3
!i122 332
R0
Z383 8proj/src/ALU/shiftLeftLogical.vhd
Z384 Fproj/src/ALU/shiftLeftLogical.vhd
l0
Z385 L10 1
V9@_P8SJjjDJO6?CTIZLje1
!s100 aX[5B4]m8n03AHS=l[YU`2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z386 DEx4 work 16 shiftleftlogical 0 22 9@_P8SJjjDJO6?CTIZLje1
!i122 332
l32
Z387 L16 114
Z388 Vo4Kaf1coEHPh^8;4Fk97L2
Z389 !s100 2YeTTClVYhZ1kYDh0=9Tk1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eshiftrightarithmetic
R1
R2
R3
!i122 332
R0
Z390 8proj/src/ALU/shiftRightArithmetic.vhd
Z391 Fproj/src/ALU/shiftRightArithmetic.vhd
l0
R385
V54QmGZZXK28J4IXcbD>P]1
!s100 I:6CV1gC=MhcD8QH:^JS80
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z392 DEx4 work 20 shiftrightarithmetic 0 22 54QmGZZXK28J4IXcbD>P]1
!i122 332
l30
Z393 L16 96
Z394 V9?`VU;4Gc@fSHe<?P5mJJ3
Z395 !s100 jHfaXb`?ejOKijL=E^4gb3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eshiftrightlogical
R1
R2
R3
!i122 332
R0
Z396 8proj/src/ALU/shiftRightLogical.vhd
Z397 Fproj/src/ALU/shiftRightLogical.vhd
l0
R385
V;J9dMJjW]dB3`Eg6^KIO^1
!s100 d4mc;K?2A_cd<3_MXE5Gj3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z398 DEx4 work 17 shiftrightlogical 0 22 ;J9dMJjW]dB3`Eg6^KIO^1
!i122 332
l30
R393
Z399 VEi=E7_9VG7n:mk^VNDW@=1
Z400 !s100 7k4IGL@Ojg:1ILVkUSMN42
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Eslt
R1
R2
R3
!i122 332
R0
Z401 8proj/src/ALU/Slt.vhd
Z402 Fproj/src/ALU/Slt.vhd
l0
L4 1
V6N7Po9D7TAzda3Ecj1QNh2
!s100 A3EPZ>WSJ:ZNIkg38:1W90
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R2
R3
Z403 DEx4 work 3 slt 0 22 6N7Po9D7TAzda3Ecj1QNh2
!i122 332
l28
Z404 L14 31
Z405 V8bM]nZ9n?AXclch@Q:4R?3
Z406 !s100 UGV?big_:zkFUN7W4bJKD1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Esltimm
R1
R2
R3
!i122 332
R0
Z407 8proj/src/ALU/SltImm.vhd
Z408 Fproj/src/ALU/SltImm.vhd
l0
L4 1
V]]SAg]BX>NdNom0H52`hn1
!s100 ag;S]oJ@;KbAKc;HPli<41
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R2
R3
Z409 DEx4 work 6 sltimm 0 22 ]]SAg]BX>NdNom0H52`hn1
!i122 332
l26
Z410 L13 29
Z411 V0]6U_o^9oVg`5?gZi5[T73
Z412 !s100 [Z:hglOHj4Hn[[zfgQ=h82
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Estateregtest
R199
R2
R3
!i122 332
R0
Z413 8proj/src/StateReg/stateRegTest.vhd
Z414 Fproj/src/StateReg/stateRegTest.vhd
l0
L4 1
V]2FaLdz<cngR`Lln_;?Xb3
!s100 DM9ZWKCXBHN>Q[Ne6A8K20
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R2
R3
DEx4 work 12 stateregtest 0 22 ]2FaLdz<cngR`Lln_;?Xb3
!i122 332
l115
L21 172
V`BbMTHKf2_I_9fBcRC[ne0
!s100 ]eR[V`mWZAo0;Vz]Vb@;D1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Estoreword
R1
R2
R3
!i122 332
R0
Z415 8proj/src/ALU/storeWord.vhd
Z416 Fproj/src/ALU/storeWord.vhd
l0
L4 1
V9<<i]<XM:67dA`2dU6<1E3
!s100 0:]fz:hzQei2`f5zcjIEJ1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z417 DEx4 work 9 storeword 0 22 9<<i]<XM:67dA`2dU6<1E3
!i122 332
l25
R243
Z418 VP<hRQMQB^iCJnMnhI6XKX2
Z419 !s100 LnLf:`?9SfCPMe<eKPa[52
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Esubins
R1
R2
R3
!i122 332
R0
Z420 8proj/src/ALU/subIns.vhd
Z421 Fproj/src/ALU/subIns.vhd
l0
L4 1
V1YBX^zW;;49^emO]28W`F2
!s100 ^D2bG0U2JRQ>m^G4j0f>b0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z422 DEx4 work 6 subins 0 22 1YBX^zW;;49^emO]28W`F2
!i122 332
l40
Z423 L14 52
Z424 VdWWRbNc<QaUceXDRPmogM3
Z425 !s100 5TjlziPMK>K7nne00b0oJ1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Esubuins
R1
R2
R3
!i122 332
R0
Z426 8proj/src/ALU/subuIns.vhd
Z427 Fproj/src/ALU/subuIns.vhd
l0
L4 1
Vgz62IJV]2[X^:EQgzE;<63
!s100 XEJ?j4Tih6]R?NFVUQdBZ2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructural
R2
R3
Z428 DEx4 work 7 subuins 0 22 gz62IJV]2[X^:EQgzE;<63
!i122 332
l40
R423
Z429 VEMC55CG3@HZCQWXUG]eGG1
Z430 !s100 k9G_8F>[2MRdandea0Ufd0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Etb
Z431 w1670453827
Z432 DPx3 std 3 env 0 22 QPZJVBPkV?55nUWhDzFik0
Z433 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
R2
R3
!i122 332
R0
Z434 8internal/testpy/tb.vhd
Z435 Finternal/testpy/tb.vhd
l0
L24 1
VmnW?FF:Ib87hj>e3NzoaR2
!s100 J8cbzZD^Tj2:AHVPB^Ch:2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R432
R433
R2
R3
Z436 DEx4 work 2 tb 0 22 mnW?FF:Ib87hj>e3NzoaR2
!i122 332
l56
Z437 L31 127
Z438 V8b52hZOUTz;mGPlR1XoM@1
Z439 !s100 Q?C5mH^o;6?]2EDH4@`oS3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Etb_dp_1
R106
R307
R433
R2
R3
!i122 332
R0
Z440 8proj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd
Z441 Fproj/src/Old Lab Components/tb_ALUActualDesignvhd.vhd
l0
R21
VSSFbgfgc3PDbQnF2EHkT[3
!s100 65cGSKOZ2KAz7heWR_9O[3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Amixed
R307
R433
R2
R3
Z442 DEx4 work 7 tb_dp_1 0 22 SSFbgfgc3PDbQnF2EHkT[3
!i122 332
l62
Z443 L15 265
Z444 V526KA?6BA7UkC3J8`Gbdn0
Z445 !s100 nPQNcE[18:<[Zd>T]baGW3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Etb_stateregtest
R199
R2
R3
!i122 332
R0
Z446 8proj/src/StateReg/tb_stateRegTest.vhd
Z447 Fproj/src/StateReg/tb_stateRegTest.vhd
l0
L4 1
V2FbzaDcoFjM9UbzR_B8ek0
!s100 VE?38PeQ?3DEQFBX]3AiB2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Astructure
R2
R3
Z448 DEx4 work 15 tb_stateregtest 0 22 2FbzaDcoFjM9UbzR_B8ek0
!i122 332
l34
L11 244
VLCzP;:9ZL5F9=U2[=C91>0
!s100 GhddM3fYCiVPSR?7F[TVH3
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ptwodarray
R2
R3
!i122 332
R18
R0
R267
R268
l0
L46 5
VCgF0h1OAPg2QO9DPe@oS_3
!s100 mjFaW_73YzcMoPBOgcL]B2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Ptwodarrayforalu
R2
R3
!i122 332
R18
R0
R267
R268
l0
L37 5
VoT5X8i>;>4>4<3d=_CBFZ1
!s100 na9IQQEO]kPG9WNTooWz@2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Exorg2
R1
R2
R3
!i122 332
R0
Z449 8proj/src/ALU/xorg2.vhd
Z450 Fproj/src/ALU/xorg2.vhd
l0
R79
V>8:W_a_Yo8nfe6MMcbgE73
!s100 zGkHVGJ]HQ5RboN2N>KzN1
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z451 DEx4 work 5 xorg2 0 22 >8:W_a_Yo8nfe6MMcbgE73
!i122 332
l32
R81
Z452 Vn2QZ9MNeUiN4G2Yb@g3:J0
Z453 !s100 2<f]d3XziROLh_[:_6mNg2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Exorimm
R1
R2
R3
!i122 332
R0
Z454 8proj/src/ALU/XorImm.vhd
Z455 Fproj/src/ALU/XorImm.vhd
l0
L4 1
VD^IPcPEWZI[YPZU0MfCo`3
!s100 11PdmX;RK[?_<OQ^ACD@@0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z456 DEx4 work 6 xorimm 0 22 D^IPcPEWZI[YPZU0MfCo`3
!i122 332
l15
R237
Z457 VEb^cK:dM8LfO0`@jdG5;:1
Z458 !s100 nGO4z]65[<k2a41;fRTRJ0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Exorins
R1
R2
R3
!i122 332
R0
Z459 8proj/src/ALU/xorIns.vhd
Z460 Fproj/src/ALU/xorIns.vhd
l0
L4 1
V=I]MT=[ULDO5nR;jm1UdI1
!s100 R^bVdn:I>8L=?l7TKoCF]2
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
Adataflow
R2
R3
Z461 DEx4 work 6 xorins 0 22 =I]MT=[ULDO5nR;jm1UdI1
!i122 332
l14
R87
Z462 V0KGgBVoM>^f3HUFadSGEU1
Z463 !s100 ?W3[OdFCoB0Oz9z@SMAS[0
R7
33
R8
!i10b 1
R9
R10
R17
!i113 0
R11
R12
