{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651025036665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651025036665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 21:03:56 2022 " "Processing started: Tue Apr 26 21:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651025036665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025036665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025036665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651025036975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651025036975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651025042339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651025042341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651025042342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651025042344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c0 C0 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c0\" differs only in case from object \"C0\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3 C3 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c3\" differs only in case from object \"C3\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4 C4 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c4\" differs only in case from object \"C4\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c7 C7 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c7\" differs only in case from object \"C7\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c8 C8 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c8\" differs only in case from object \"C8\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c9 C9 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c9\" differs only in case from object \"C9\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c10 C10 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c10\" differs only in case from object \"C10\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c11 C11 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c11\" differs only in case from object \"C11\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c12 C12 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c12\" differs only in case from object \"C12\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c13 C13 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c13\" differs only in case from object \"C13\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c14 C14 trisc2.v(8) " "Verilog HDL Declaration information at trisc2.v(8): object \"c14\" differs only in case from object \"C14\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651025042345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc2 " "Found entity 1: trisc2" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651025042346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(46) " "Verilog HDL Instantiation warning at trisc2.v(46): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651025042346 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(47) " "Verilog HDL Instantiation warning at trisc2.v(47): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651025042346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc2 " "Elaborating entity \"trisc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651025042383 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ramAddress trisc2.v(14) " "Verilog HDL warning at trisc2.v(14): object ramAddress used but never assigned" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651025042383 "|trisc2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C4 trisc2.v(15) " "Verilog HDL warning at trisc2.v(15): object C4 used but never assigned" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651025042383 "|trisc2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MDI trisc2.v(16) " "Verilog HDL warning at trisc2.v(16): object MDI used but never assigned" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651025042383 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ramAddress 0 trisc2.v(14) " "Net \"ramAddress\" at trisc2.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI 0 trisc2.v(16) " "Net \"MDI\" at trisc2.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c5 0 trisc2.v(7) " "Net \"c5\" at trisc2.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C4 0 trisc2.v(15) " "Net \"C4\" at trisc2.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PChex trisc2.v(5) " "Output port \"PChex\" at trisc2.v(5) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MARhex trisc2.v(5) " "Output port \"MARhex\" at trisc2.v(5) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDin trisc2.v(6) " "Output port \"MDin\" at trisc2.v(6) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 trisc2.v(7) " "Output port \"c0\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 trisc2.v(7) " "Output port \"c1\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 trisc2.v(7) " "Output port \"c2\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 trisc2.v(7) " "Output port \"c3\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c4 trisc2.v(7) " "Output port \"c4\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 trisc2.v(7) " "Output port \"c7\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c8 trisc2.v(7) " "Output port \"c8\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042384 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c9 trisc2.v(7) " "Output port \"c9\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042385 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c10 trisc2.v(7) " "Output port \"c10\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042385 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c11 trisc2.v(7) " "Output port \"c11\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042385 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c12 trisc2.v(7) " "Output port \"c12\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042385 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c13 trisc2.v(7) " "Output port \"c13\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042385 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c14 trisc2.v(8) " "Output port \"c14\" at trisc2.v(8) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651025042385 "|trisc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc2.v" "DivideX2" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651025042390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc2.v" "AddressGen" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651025042392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc2.v" "RAM" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651025042393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651025042427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651025042428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651025042428 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651025042428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651025042469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651025042469 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_24 binarytoseven " "Node instance \"comb_24\" instantiates undefined entity \"binarytoseven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "trisc2.v" "comb_24" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1651025042488 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_25 binarytoseven " "Node instance \"comb_25\" instantiates undefined entity \"binarytoseven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "trisc2.v" "comb_25" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1651025042488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg " "Generated suppressed messages file C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651025042541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 21:04:02 2022 " "Processing ended: Tue Apr 26 21:04:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651025042541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651025042541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651025042541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025042541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651025043152 ""}
