Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Mon Apr 20 14:26:32 2020
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SHI/fir_SHI_ED97_1_ultrascale2_250/implementedSystem_power_synth.rpt
| Design           : implementedSystem_toplevel
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.159        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.209        |
| Device Static (W)        | 2.950        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.020 |        3 |       --- |             --- |
| CLB Logic               |     0.040 |     3969 |       --- |             --- |
|   LUT as Logic          |     0.024 |     1022 |   1728000 |            0.06 |
|   LUT as Shift Register |     0.013 |      391 |    791040 |            0.05 |
|   Register              |     0.003 |     1854 |   3456000 |            0.05 |
|   CARRY8                |    <0.001 |       21 |    216000 |           <0.01 |
|   Others                |     0.000 |       72 |       --- |             --- |
| Signals                 |     0.034 |     2543 |       --- |             --- |
| DSPs                    |     0.002 |        2 |     12288 |            0.02 |
| I/O                     |     0.113 |       66 |       832 |            7.93 |
| Static Power            |     2.950 |          |           |                 |
| Total                   |     3.159 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     1.256 |       0.113 |      1.142 |
| Vccint_io  |       0.850 |     0.147 |       0.005 |      0.142 |
| Vccbram    |       0.850 |     0.020 |       0.000 |      0.020 |
| Vccaux     |       1.800 |     0.887 |       0.000 |      0.887 |
| Vccaux_io  |       1.800 |     0.121 |       0.017 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.043 |       0.043 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| implementedSystem_toplevel    |     0.209 |
|   Delay10No_instance          |    <0.001 |
|   Delay12No_instance          |    <0.001 |
|   Delay13No1_instance         |    <0.001 |
|   Delay196No_instance         |     0.002 |
|   Delay1No1_instance          |    <0.001 |
|   Delay1No2_instance          |     0.006 |
|   Delay1No3_instance          |     0.008 |
|   Delay1No4_instance          |     0.006 |
|   Delay1No_instance           |    <0.001 |
|   Delay22No_instance          |    <0.001 |
|   Delay24No_instance          |     0.004 |
|   Delay5No_instance           |    <0.001 |
|   Delay6No_instance           |    <0.001 |
|   Delay7No_instance           |     0.004 |
|   Delay8No_instance           |    <0.001 |
|   ModCount131_instance        |     0.016 |
|   Product_impl_instance       |     0.005 |
|     SignificandMultiplication |     0.004 |
|   SharedReg10_instance        |     0.002 |
|   SharedReg11_instance        |     0.002 |
|   SharedReg12_instance        |     0.002 |
|   SharedReg13_instance        |     0.001 |
|   SharedReg14_instance        |     0.001 |
|   SharedReg15_instance        |     0.001 |
|   SharedReg16_instance        |    <0.001 |
|   SharedReg17_instance        |     0.004 |
|   SharedReg18_instance        |     0.002 |
|   SharedReg1_instance         |     0.002 |
|   SharedReg2_instance         |     0.002 |
|   SharedReg3_instance         |     0.002 |
|   SharedReg4_instance         |     0.002 |
|   SharedReg5_instance         |     0.002 |
|   SharedReg6_instance         |     0.002 |
|   SharedReg7_instance         |     0.002 |
|   SharedReg8_instance         |     0.002 |
|   SharedReg9_instance         |     0.002 |
|   SharedReg_instance          |    <0.001 |
|   Sum10_impl_instance         |     0.009 |
|     FPAddSubOp_instance       |     0.009 |
|       LZC_component           |     0.004 |
|       fracAdder               |     0.001 |
|   X_IBUF[0]_inst              |    <0.001 |
|   X_IBUF[10]_inst             |    <0.001 |
|   X_IBUF[11]_inst             |    <0.001 |
|   X_IBUF[12]_inst             |    <0.001 |
|   X_IBUF[13]_inst             |    <0.001 |
|   X_IBUF[14]_inst             |    <0.001 |
|   X_IBUF[15]_inst             |    <0.001 |
|   X_IBUF[16]_inst             |    <0.001 |
|   X_IBUF[17]_inst             |    <0.001 |
|   X_IBUF[18]_inst             |    <0.001 |
|   X_IBUF[19]_inst             |    <0.001 |
|   X_IBUF[1]_inst              |    <0.001 |
|   X_IBUF[20]_inst             |    <0.001 |
|   X_IBUF[21]_inst             |    <0.001 |
|   X_IBUF[22]_inst             |    <0.001 |
|   X_IBUF[23]_inst             |    <0.001 |
|   X_IBUF[24]_inst             |    <0.001 |
|   X_IBUF[25]_inst             |    <0.001 |
|   X_IBUF[26]_inst             |    <0.001 |
|   X_IBUF[27]_inst             |    <0.001 |
|   X_IBUF[28]_inst             |    <0.001 |
|   X_IBUF[29]_inst             |    <0.001 |
|   X_IBUF[2]_inst              |    <0.001 |
|   X_IBUF[30]_inst             |    <0.001 |
|   X_IBUF[31]_inst             |    <0.001 |
|   X_IBUF[3]_inst              |    <0.001 |
|   X_IBUF[4]_inst              |    <0.001 |
|   X_IBUF[5]_inst              |    <0.001 |
|   X_IBUF[6]_inst              |    <0.001 |
|   X_IBUF[7]_inst              |    <0.001 |
|   X_IBUF[8]_inst              |    <0.001 |
|   X_IBUF[9]_inst              |    <0.001 |
|   clk_IBUF_inst               |    <0.001 |
|   rst_IBUF_inst               |    <0.001 |
+-------------------------------+-----------+


