\hypertarget{union__hw__port__pcrn}{}\section{\+\_\+hw\+\_\+port\+\_\+pcrn Union Reference}
\label{union__hw__port__pcrn}\index{\+\_\+hw\+\_\+port\+\_\+pcrn@{\+\_\+hw\+\_\+port\+\_\+pcrn}}


H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+P\+C\+Rn -\/ Pin Control Register n (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+port.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields}{\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__port__pcrn_a83d778c49c7c62900c08d8eae870f27b}{}\label{union__hw__port__pcrn_a83d778c49c7c62900c08d8eae870f27b}

\item 
struct \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields}{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__port__pcrn_a0a30b16100f43945f3d6d6911d9a7614}{}\label{union__hw__port__pcrn_a0a30b16100f43945f3d6d6911d9a7614}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+P\+C\+Rn -\/ Pin Control Register n (RW) 

Reset value\+: 0x00000742U

See the Signal Multiplexing and Pin Assignment chapter for the reset value of this device. See the G\+P\+IO Configuration section for details on the available functions for each pin. Do not modify pin configuration registers associated with pins not available in your selected package. All unbonded pins not available in your package will default to D\+I\+S\+A\+B\+LE state for lowest power consumption. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
