// Seed: 1039351178
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    output tri id_5,
    output tri id_6,
    input wire id_7
);
  tri id_9, id_10;
  wire id_11;
  parameter id_12 = id_10;
  assign module_1.type_0 = 0;
  assign id_5 = -1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50
);
  input wire id_50;
  input wire id_49;
  input wire id_48;
  input wire id_47;
  input wire id_46;
  inout wire id_45;
  inout wire id_44;
  input wire id_43;
  inout wire id_42;
  output wire id_41;
  input wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_51(
      id_47, id_12.sum, id_31
  );
  wire id_52;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_10 <= id_13;
  always #1 id_11 <= id_8;
  assign id_11 = id_7 - id_8;
  module_2 modCall_1 (
      id_6,
      id_2,
      id_2,
      id_5,
      id_14,
      id_2,
      id_12,
      id_4,
      id_1,
      id_2,
      id_2,
      id_6,
      id_6,
      id_5,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_6,
      id_1,
      id_6,
      id_2,
      id_7,
      id_4,
      id_14,
      id_1,
      id_5,
      id_16,
      id_14,
      id_1,
      id_4,
      id_16,
      id_1,
      id_4,
      id_3,
      id_14,
      id_4,
      id_14,
      id_15,
      id_4,
      id_1,
      id_7,
      id_2,
      id_4,
      id_1,
      id_16,
      id_16,
      id_6,
      id_9
  );
  uwire id_17 = id_7;
endmodule
