report number csl tr 95 661 institution stanford university computer systems laboratory title performance factors for superscalar processors author bennett james e author flynn michael j date february 1995 abstract this paper introduces three performance factors for dynamically scheduled superscalar processors these factors availability efficiency and utility are then used to explain the variations in performance that occur with different processor and memory system features the processor features that are investigated are branch prediction depth and following multiple branch paths the memory system features that are investigated are cache size associativity miss penalty and memory bus bandwidth dynamic scheduling with appropriate levels of bus bandwidth and branch prediction is shown to be remarkably effective at achieving good performance over a range of differing application types and over a range of cache miss rates these results were obtained using a new simulation environment mxs which directly executes the benchmarks ftp reports stanford edu pub cstr reports csl tr 95 661 csl tr 95 661 pdf
