/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [42:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = !(celloutsig_0_6z ? celloutsig_0_19z[6] : celloutsig_0_40z);
  assign celloutsig_0_5z = !(celloutsig_0_2z ? celloutsig_0_4z : in_data[24]);
  assign celloutsig_0_28z = !(celloutsig_0_18z[26] ? celloutsig_0_5z : celloutsig_0_15z);
  assign celloutsig_0_38z = celloutsig_0_16z | ~(celloutsig_0_31z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z[2] ^ in_data[20]);
  assign celloutsig_0_29z = ~(celloutsig_0_1z[1] ^ celloutsig_0_24z);
  assign celloutsig_0_20z = celloutsig_0_12z[10:7] / { 1'h1, celloutsig_0_18z[23:21] };
  assign celloutsig_0_34z = { celloutsig_0_0z[2:0], celloutsig_0_20z, celloutsig_0_29z } == { in_data[69:65], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_0_48z = { in_data[30:25], celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_13z } === { celloutsig_0_19z[4:3], celloutsig_0_42z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_1_4z = { celloutsig_1_3z[12:7], celloutsig_1_2z } === celloutsig_1_3z[7:1];
  assign celloutsig_0_11z = { celloutsig_0_0z[1:0], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z } === { celloutsig_0_0z[4], celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_10z > { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_31z = { celloutsig_0_26z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } > { celloutsig_0_14z[20:1], celloutsig_0_21z };
  assign celloutsig_0_49z = celloutsig_0_19z[4] ? { celloutsig_0_13z[0], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_40z } : { celloutsig_0_1z[2:0], celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_10z[0] ? { celloutsig_0_8z[2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } : { in_data[24:4], celloutsig_0_10z[2:1], 1'h0 };
  assign celloutsig_0_19z = celloutsig_0_0z[3] ? { celloutsig_0_1z[2], celloutsig_0_16z, celloutsig_0_17z } : celloutsig_0_18z[22:14];
  assign celloutsig_0_2z = celloutsig_0_1z[4:0] !== in_data[57:53];
  assign celloutsig_0_27z = { celloutsig_0_17z[2:0], celloutsig_0_20z } !== { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_0z = ~ in_data[84:80];
  assign celloutsig_1_14z = ~ celloutsig_1_8z[4:1];
  assign celloutsig_0_10z = ~ celloutsig_0_3z[2:0];
  assign celloutsig_1_8z = celloutsig_1_3z[7:2] | { in_data[191], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[1] & in_data[165];
  assign celloutsig_1_2z = in_data[118] & celloutsig_1_0z[1];
  assign celloutsig_1_7z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_14z[0] & celloutsig_1_6z[2];
  assign celloutsig_0_15z = celloutsig_0_0z[1] & celloutsig_0_5z;
  assign celloutsig_0_21z = celloutsig_0_20z[3] & celloutsig_0_20z[0];
  assign celloutsig_0_22z = celloutsig_0_10z[1] & celloutsig_0_8z[4];
  assign celloutsig_0_40z = ~^ { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_8z[4:3], celloutsig_0_2z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_20z[2:0], celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_4z = ^ celloutsig_0_0z[3:1];
  assign celloutsig_0_6z = ^ { celloutsig_0_1z[3:1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = ^ { in_data[160:155], celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[111:97] >>> { in_data[157:144], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_4z } >>> { in_data[89:85], celloutsig_0_6z };
  assign celloutsig_0_14z = { in_data[14:9], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z } >>> in_data[26:3];
  assign celloutsig_0_17z = celloutsig_0_14z[14:8] >>> { celloutsig_0_7z[3:0], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_1z[5:0], celloutsig_0_10z } >>> { celloutsig_0_17z[4:0], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_1z[6:3] >>> { celloutsig_0_1z[5:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[189:187] - in_data[102:100];
  assign celloutsig_0_1z = in_data[82:76] ~^ in_data[18:12];
  assign celloutsig_0_13z = celloutsig_0_0z ~^ celloutsig_0_12z[16:12];
  assign celloutsig_1_5z = celloutsig_1_0z ^ { celloutsig_1_0z[1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_17z[6:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z } ^ { celloutsig_0_13z[4:1], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_7z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_7z = { in_data[58:55], celloutsig_0_4z };
  assign celloutsig_1_6z[2:1] = in_data[187:186] ^ celloutsig_1_3z[1:0];
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
