
005MCOClockOutput.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005ec  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080007b0  080007b8  000107b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080007b0  080007b0  000107b8  2**0
                  CONTENTS
  4 .ARM          00000000  080007b0  080007b0  000107b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080007b0  080007b8  000107b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080007b0  080007b0  000107b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080007b4  080007b4  000107b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000107b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080007b8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080007b8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000107b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000007ea  00000000  00000000  000107e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000027b  00000000  00000000  00010fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000f0  00000000  00000000  00011248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000b8  00000000  00000000  00011338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000061d  00000000  00000000  000113f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000119a  00000000  00000000  00011a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000051fd  00000000  00000000  00012ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00017da4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002d4  00000000  00000000  00017df4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000798 	.word	0x08000798

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000798 	.word	0x08000798

08000204 <GPIOSetMode>:

#include <stdint.h>
#include "gpio_driver.h"

void GPIOSetMode(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOMode)
{
 8000204:	b480      	push	{r7}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
 8000210:	4613      	mov	r3, r2
 8000212:	70bb      	strb	r3, [r7, #2]

	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	60fb      	str	r3, [r7, #12]

	pGPIO->MODER &= ~(0x03 << 2*GPIOPinNum);
 8000218:	68fb      	ldr	r3, [r7, #12]
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	78fa      	ldrb	r2, [r7, #3]
 800021e:	0052      	lsls	r2, r2, #1
 8000220:	2103      	movs	r1, #3
 8000222:	fa01 f202 	lsl.w	r2, r1, r2
 8000226:	43d2      	mvns	r2, r2
 8000228:	401a      	ands	r2, r3
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	601a      	str	r2, [r3, #0]
	pGPIO->MODER |= (GPIOMode << 2*GPIOPinNum);
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	78b9      	ldrb	r1, [r7, #2]
 8000234:	78fa      	ldrb	r2, [r7, #3]
 8000236:	0052      	lsls	r2, r2, #1
 8000238:	fa01 f202 	lsl.w	r2, r1, r2
 800023c:	431a      	orrs	r2, r3
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	601a      	str	r2, [r3, #0]

}
 8000242:	bf00      	nop
 8000244:	3714      	adds	r7, #20
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr

0800024c <GPIOSetAltFn>:

	return pGPIO->ODR;
}

void GPIOSetAltFn(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOAltFn)
{
 800024c:	b480      	push	{r7}
 800024e:	b085      	sub	sp, #20
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
 8000254:	460b      	mov	r3, r1
 8000256:	70fb      	strb	r3, [r7, #3]
 8000258:	4613      	mov	r3, r2
 800025a:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	60fb      	str	r3, [r7, #12]

	uint8_t afr_reg_no = GPIOPinNum/8;
 8000260:	78fb      	ldrb	r3, [r7, #3]
 8000262:	08db      	lsrs	r3, r3, #3
 8000264:	72fb      	strb	r3, [r7, #11]
	uint8_t afr_bit_pos = GPIOPinNum%8;
 8000266:	78fb      	ldrb	r3, [r7, #3]
 8000268:	f003 0307 	and.w	r3, r3, #7
 800026c:	72bb      	strb	r3, [r7, #10]

	pGPIO->AFR[afr_reg_no] &= ~(0xF << 4*afr_bit_pos);
 800026e:	7afa      	ldrb	r2, [r7, #11]
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	3208      	adds	r2, #8
 8000274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000278:	7aba      	ldrb	r2, [r7, #10]
 800027a:	0092      	lsls	r2, r2, #2
 800027c:	210f      	movs	r1, #15
 800027e:	fa01 f202 	lsl.w	r2, r1, r2
 8000282:	43d2      	mvns	r2, r2
 8000284:	4611      	mov	r1, r2
 8000286:	7afa      	ldrb	r2, [r7, #11]
 8000288:	4019      	ands	r1, r3
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	3208      	adds	r2, #8
 800028e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	pGPIO->AFR[afr_reg_no] |= (GPIOAltFn << 4*afr_bit_pos);
 8000292:	7afa      	ldrb	r2, [r7, #11]
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	3208      	adds	r2, #8
 8000298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800029c:	78b9      	ldrb	r1, [r7, #2]
 800029e:	7aba      	ldrb	r2, [r7, #10]
 80002a0:	0092      	lsls	r2, r2, #2
 80002a2:	fa01 f202 	lsl.w	r2, r1, r2
 80002a6:	4611      	mov	r1, r2
 80002a8:	7afa      	ldrb	r2, [r7, #11]
 80002aa:	4319      	orrs	r1, r3
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	3208      	adds	r2, #8
 80002b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80002b4:	bf00      	nop
 80002b6:	3714      	adds	r7, #20
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bc80      	pop	{r7}
 80002bc:	4770      	bx	lr
	...

080002c0 <main>:
#define MCO_PRESCALAR_3					5
#define MCO_PRESCALAR_4					6
#define MCO_PRESCALAR_5					7

int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0

	uint32_t *pRCC_CFGR = (uint32_t *) RCC_CFGR_REG_ADDR;
 80002c6:	4b26      	ldr	r3, [pc, #152]	; (8000360 <main+0xa0>)
 80002c8:	617b      	str	r3, [r7, #20]
	uint32_t *pRCC_BDCR = (uint32_t *) RCC_BDCR_REG_ADDR;
 80002ca:	4b26      	ldr	r3, [pc, #152]	; (8000364 <main+0xa4>)
 80002cc:	613b      	str	r3, [r7, #16]
	uint32_t *pPWR_CR = (uint32_t *) PWR_CR_REG_ADDR;
 80002ce:	4b26      	ldr	r3, [pc, #152]	; (8000368 <main+0xa8>)
 80002d0:	60fb      	str	r3, [r7, #12]
	uint32_t *pAPB1ENR = (uint32_t *) RCC_APB1ENR_REG_ADDR;
 80002d2:	4b26      	ldr	r3, [pc, #152]	; (800036c <main+0xac>)
 80002d4:	60bb      	str	r3, [r7, #8]
	uint8_t MCO1_SOURCE = MCO1_SOURCE_LSE;
 80002d6:	2301      	movs	r3, #1
 80002d8:	71fb      	strb	r3, [r7, #7]
	uint8_t MCO1_PRESCALAR = MCO_PRESCALAR_5;
 80002da:	2307      	movs	r3, #7
 80002dc:	71bb      	strb	r3, [r7, #6]

	//Configure GPIO Pins for MCO1
	EnablePeriClk(GPIOA);
 80002de:	4824      	ldr	r0, [pc, #144]	; (8000370 <main+0xb0>)
 80002e0:	f000 f848 	bl	8000374 <EnablePeriClk>
	GPIOSetMode(GPIOA,MCO1_GPIO_PIN, GPIO_MODE_ALTFN);
 80002e4:	2202      	movs	r2, #2
 80002e6:	2108      	movs	r1, #8
 80002e8:	4821      	ldr	r0, [pc, #132]	; (8000370 <main+0xb0>)
 80002ea:	f7ff ff8b 	bl	8000204 <GPIOSetMode>
	GPIOSetAltFn(GPIOA,MCO1_GPIO_PIN,GPIO_ALTFN_0);
 80002ee:	2200      	movs	r2, #0
 80002f0:	2108      	movs	r1, #8
 80002f2:	481f      	ldr	r0, [pc, #124]	; (8000370 <main+0xb0>)
 80002f4:	f7ff ffaa 	bl	800024c <GPIOSetAltFn>

	//Configuring RCC_CFGR for MCO1
	*pRCC_CFGR &= ~(0x3 << MCO1_SOURCE_BITPOS);
 80002f8:	697b      	ldr	r3, [r7, #20]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f423 02c0 	bic.w	r2, r3, #6291456	; 0x600000
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	601a      	str	r2, [r3, #0]
	*pRCC_CFGR |= (MCO1_SOURCE << MCO1_SOURCE_BITPOS);
 8000304:	697b      	ldr	r3, [r7, #20]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	79fa      	ldrb	r2, [r7, #7]
 800030a:	0552      	lsls	r2, r2, #21
 800030c:	431a      	orrs	r2, r3
 800030e:	697b      	ldr	r3, [r7, #20]
 8000310:	601a      	str	r2, [r3, #0]
	*pRCC_CFGR &= ~(0x7 << MCO1_PRESCALAR_BITPOS);
 8000312:	697b      	ldr	r3, [r7, #20]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	601a      	str	r2, [r3, #0]
	*pRCC_CFGR |= (MCO1_PRESCALAR << MCO1_PRESCALAR_BITPOS);
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	79ba      	ldrb	r2, [r7, #6]
 8000324:	0612      	lsls	r2, r2, #24
 8000326:	431a      	orrs	r2, r3
 8000328:	697b      	ldr	r3, [r7, #20]
 800032a:	601a      	str	r2, [r3, #0]

	//Configuring the LSE Oscillator
	//Reference - https://embedkari.com/stm32-clock-configuration/

	*pAPB1ENR |= (1 << 28);             //PWR interface clock enable
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000334:	68bb      	ldr	r3, [r7, #8]
 8000336:	601a      	str	r2, [r3, #0]
	*pPWR_CR |= (1 << 8);				//Enable writing to backup domain register (RCC_BDCR) with DBP Enable
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	601a      	str	r2, [r3, #0]
	*pRCC_BDCR |= 0x1;					//Turning on the LSE Oscillator
 8000344:	693b      	ldr	r3, [r7, #16]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	f043 0201 	orr.w	r2, r3, #1
 800034c:	693b      	ldr	r3, [r7, #16]
 800034e:	601a      	str	r2, [r3, #0]
	while(!(*pRCC_BDCR & 0x2));			//Checking whether LSE Oscillator is turned on and is stable
 8000350:	bf00      	nop
 8000352:	693b      	ldr	r3, [r7, #16]
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f003 0302 	and.w	r3, r3, #2
 800035a:	2b00      	cmp	r3, #0
 800035c:	d0f9      	beq.n	8000352 <main+0x92>

	while(1)
 800035e:	e7fe      	b.n	800035e <main+0x9e>
 8000360:	40023808 	.word	0x40023808
 8000364:	40023870 	.word	0x40023870
 8000368:	40007000 	.word	0x40007000
 800036c:	40023840 	.word	0x40023840
 8000370:	40020000 	.word	0x40020000

08000374 <EnablePeriClk>:
/* Peripheral Clock Enable and Disable Functions */



void EnablePeriClk(uint32_t *PeripheralAddress)
{
 8000374:	b480      	push	{r7}
 8000376:	b085      	sub	sp, #20
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	uint32_t *pRCCPeriClkReg;

	if(PeripheralAddress == GPIOA) {
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4a88      	ldr	r2, [pc, #544]	; (80005a0 <EnablePeriClk+0x22c>)
 8000380:	4293      	cmp	r3, r2
 8000382:	d108      	bne.n	8000396 <EnablePeriClk+0x22>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000384:	4b87      	ldr	r3, [pc, #540]	; (80005a4 <EnablePeriClk+0x230>)
 8000386:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOA_RCC_PERI_CLK_BIT_POS);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f043 0201 	orr.w	r2, r3, #1
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	601a      	str	r2, [r3, #0]
	}
	else if (PeripheralAddress == TIM5) {
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
	}
}
 8000394:	e19b      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOB) {
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	4a83      	ldr	r2, [pc, #524]	; (80005a8 <EnablePeriClk+0x234>)
 800039a:	4293      	cmp	r3, r2
 800039c:	d108      	bne.n	80003b0 <EnablePeriClk+0x3c>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800039e:	4b81      	ldr	r3, [pc, #516]	; (80005a4 <EnablePeriClk+0x230>)
 80003a0:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOB_RCC_PERI_CLK_BIT_POS);
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	f043 0202 	orr.w	r2, r3, #2
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	601a      	str	r2, [r3, #0]
}
 80003ae:	e18e      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOC) {
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4a7e      	ldr	r2, [pc, #504]	; (80005ac <EnablePeriClk+0x238>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d108      	bne.n	80003ca <EnablePeriClk+0x56>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80003b8:	4b7a      	ldr	r3, [pc, #488]	; (80005a4 <EnablePeriClk+0x230>)
 80003ba:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOC_RCC_PERI_CLK_BIT_POS);
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f043 0204 	orr.w	r2, r3, #4
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	601a      	str	r2, [r3, #0]
}
 80003c8:	e181      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOD) {
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4a78      	ldr	r2, [pc, #480]	; (80005b0 <EnablePeriClk+0x23c>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d108      	bne.n	80003e4 <EnablePeriClk+0x70>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80003d2:	4b74      	ldr	r3, [pc, #464]	; (80005a4 <EnablePeriClk+0x230>)
 80003d4:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOD_RCC_PERI_CLK_BIT_POS);
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	f043 0208 	orr.w	r2, r3, #8
 80003de:	68fb      	ldr	r3, [r7, #12]
 80003e0:	601a      	str	r2, [r3, #0]
}
 80003e2:	e174      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOE) {
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a73      	ldr	r2, [pc, #460]	; (80005b4 <EnablePeriClk+0x240>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d108      	bne.n	80003fe <EnablePeriClk+0x8a>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80003ec:	4b6d      	ldr	r3, [pc, #436]	; (80005a4 <EnablePeriClk+0x230>)
 80003ee:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOE_RCC_PERI_CLK_BIT_POS);
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	f043 0210 	orr.w	r2, r3, #16
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	601a      	str	r2, [r3, #0]
}
 80003fc:	e167      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOF) {
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4a6d      	ldr	r2, [pc, #436]	; (80005b8 <EnablePeriClk+0x244>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d108      	bne.n	8000418 <EnablePeriClk+0xa4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000406:	4b67      	ldr	r3, [pc, #412]	; (80005a4 <EnablePeriClk+0x230>)
 8000408:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOF_RCC_PERI_CLK_BIT_POS);
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f043 0220 	orr.w	r2, r3, #32
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	601a      	str	r2, [r3, #0]
}
 8000416:	e15a      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOG) {
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4a68      	ldr	r2, [pc, #416]	; (80005bc <EnablePeriClk+0x248>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d108      	bne.n	8000432 <EnablePeriClk+0xbe>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000420:	4b60      	ldr	r3, [pc, #384]	; (80005a4 <EnablePeriClk+0x230>)
 8000422:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOG_RCC_PERI_CLK_BIT_POS);
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	601a      	str	r2, [r3, #0]
}
 8000430:	e14d      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOH) {
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	4a62      	ldr	r2, [pc, #392]	; (80005c0 <EnablePeriClk+0x24c>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d108      	bne.n	800044c <EnablePeriClk+0xd8>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800043a:	4b5a      	ldr	r3, [pc, #360]	; (80005a4 <EnablePeriClk+0x230>)
 800043c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOH_RCC_PERI_CLK_BIT_POS);
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	601a      	str	r2, [r3, #0]
}
 800044a:	e140      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOI) {
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	4a5d      	ldr	r2, [pc, #372]	; (80005c4 <EnablePeriClk+0x250>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d108      	bne.n	8000466 <EnablePeriClk+0xf2>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000454:	4b53      	ldr	r3, [pc, #332]	; (80005a4 <EnablePeriClk+0x230>)
 8000456:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOI_RCC_PERI_CLK_BIT_POS);
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	601a      	str	r2, [r3, #0]
}
 8000464:	e133      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI1) {
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4a57      	ldr	r2, [pc, #348]	; (80005c8 <EnablePeriClk+0x254>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d108      	bne.n	8000480 <EnablePeriClk+0x10c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800046e:	4b57      	ldr	r3, [pc, #348]	; (80005cc <EnablePeriClk+0x258>)
 8000470:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI1_RCC_PERI_CLK_BIT_POS);
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	601a      	str	r2, [r3, #0]
}
 800047e:	e126      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI2) {
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a53      	ldr	r2, [pc, #332]	; (80005d0 <EnablePeriClk+0x25c>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d108      	bne.n	800049a <EnablePeriClk+0x126>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000488:	4b52      	ldr	r3, [pc, #328]	; (80005d4 <EnablePeriClk+0x260>)
 800048a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI2_RCC_PERI_CLK_BIT_POS);
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	601a      	str	r2, [r3, #0]
}
 8000498:	e119      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI3) {
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	4a4e      	ldr	r2, [pc, #312]	; (80005d8 <EnablePeriClk+0x264>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d108      	bne.n	80004b4 <EnablePeriClk+0x140>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80004a2:	4b4c      	ldr	r3, [pc, #304]	; (80005d4 <EnablePeriClk+0x260>)
 80004a4:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI3_RCC_PERI_CLK_BIT_POS);
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	601a      	str	r2, [r3, #0]
}
 80004b2:	e10c      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C1) {
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	4a49      	ldr	r2, [pc, #292]	; (80005dc <EnablePeriClk+0x268>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d108      	bne.n	80004ce <EnablePeriClk+0x15a>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80004bc:	4b45      	ldr	r3, [pc, #276]	; (80005d4 <EnablePeriClk+0x260>)
 80004be:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C1_RCC_PERI_CLK_BIT_POS);
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	601a      	str	r2, [r3, #0]
}
 80004cc:	e0ff      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C2) {
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4a43      	ldr	r2, [pc, #268]	; (80005e0 <EnablePeriClk+0x26c>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d108      	bne.n	80004e8 <EnablePeriClk+0x174>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80004d6:	4b3f      	ldr	r3, [pc, #252]	; (80005d4 <EnablePeriClk+0x260>)
 80004d8:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C2_RCC_PERI_CLK_BIT_POS);
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	601a      	str	r2, [r3, #0]
}
 80004e6:	e0f2      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C3) {
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a3e      	ldr	r2, [pc, #248]	; (80005e4 <EnablePeriClk+0x270>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d108      	bne.n	8000502 <EnablePeriClk+0x18e>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80004f0:	4b38      	ldr	r3, [pc, #224]	; (80005d4 <EnablePeriClk+0x260>)
 80004f2:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C3_RCC_PERI_CLK_BIT_POS);
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	601a      	str	r2, [r3, #0]
}
 8000500:	e0e5      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART1) {
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	4a38      	ldr	r2, [pc, #224]	; (80005e8 <EnablePeriClk+0x274>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d108      	bne.n	800051c <EnablePeriClk+0x1a8>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800050a:	4b30      	ldr	r3, [pc, #192]	; (80005cc <EnablePeriClk+0x258>)
 800050c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART1_RCC_PERI_CLK_BIT_POS);
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f043 0210 	orr.w	r2, r3, #16
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	601a      	str	r2, [r3, #0]
}
 800051a:	e0d8      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART2) {
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	4a33      	ldr	r2, [pc, #204]	; (80005ec <EnablePeriClk+0x278>)
 8000520:	4293      	cmp	r3, r2
 8000522:	d108      	bne.n	8000536 <EnablePeriClk+0x1c2>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <EnablePeriClk+0x260>)
 8000526:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART2_RCC_PERI_CLK_BIT_POS);
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	601a      	str	r2, [r3, #0]
}
 8000534:	e0cb      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART3) {
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4a2d      	ldr	r2, [pc, #180]	; (80005f0 <EnablePeriClk+0x27c>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d108      	bne.n	8000550 <EnablePeriClk+0x1dc>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800053e:	4b25      	ldr	r3, [pc, #148]	; (80005d4 <EnablePeriClk+0x260>)
 8000540:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART3_RCC_PERI_CLK_BIT_POS);
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	e0be      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART4) {
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a28      	ldr	r2, [pc, #160]	; (80005f4 <EnablePeriClk+0x280>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d108      	bne.n	800056a <EnablePeriClk+0x1f6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000558:	4b1e      	ldr	r3, [pc, #120]	; (80005d4 <EnablePeriClk+0x260>)
 800055a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART4_RCC_PERI_CLK_BIT_POS);
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	601a      	str	r2, [r3, #0]
}
 8000568:	e0b1      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART5) {
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4a22      	ldr	r2, [pc, #136]	; (80005f8 <EnablePeriClk+0x284>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d108      	bne.n	8000584 <EnablePeriClk+0x210>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000572:	4b18      	ldr	r3, [pc, #96]	; (80005d4 <EnablePeriClk+0x260>)
 8000574:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART5_RCC_PERI_CLK_BIT_POS);
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	601a      	str	r2, [r3, #0]
}
 8000582:	e0a4      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART6) {
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a1d      	ldr	r2, [pc, #116]	; (80005fc <EnablePeriClk+0x288>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d139      	bne.n	8000600 <EnablePeriClk+0x28c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800058c:	4b0f      	ldr	r3, [pc, #60]	; (80005cc <EnablePeriClk+0x258>)
 800058e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART6_RCC_PERI_CLK_BIT_POS);
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f043 0220 	orr.w	r2, r3, #32
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	601a      	str	r2, [r3, #0]
}
 800059c:	e097      	b.n	80006ce <EnablePeriClk+0x35a>
 800059e:	bf00      	nop
 80005a0:	40020000 	.word	0x40020000
 80005a4:	40023830 	.word	0x40023830
 80005a8:	40020400 	.word	0x40020400
 80005ac:	40020800 	.word	0x40020800
 80005b0:	40020c00 	.word	0x40020c00
 80005b4:	40021000 	.word	0x40021000
 80005b8:	40021400 	.word	0x40021400
 80005bc:	40021800 	.word	0x40021800
 80005c0:	40021c00 	.word	0x40021c00
 80005c4:	40022000 	.word	0x40022000
 80005c8:	40013000 	.word	0x40013000
 80005cc:	40023844 	.word	0x40023844
 80005d0:	40003800 	.word	0x40003800
 80005d4:	40023840 	.word	0x40023840
 80005d8:	40003c00 	.word	0x40003c00
 80005dc:	40005400 	.word	0x40005400
 80005e0:	40005800 	.word	0x40005800
 80005e4:	40005c00 	.word	0x40005c00
 80005e8:	40011000 	.word	0x40011000
 80005ec:	40004400 	.word	0x40004400
 80005f0:	40004800 	.word	0x40004800
 80005f4:	40004c00 	.word	0x40004c00
 80005f8:	40005000 	.word	0x40005000
 80005fc:	40011400 	.word	0x40011400
	else if (PeripheralAddress == TIM6) {
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a35      	ldr	r2, [pc, #212]	; (80006d8 <EnablePeriClk+0x364>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d108      	bne.n	800061a <EnablePeriClk+0x2a6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <EnablePeriClk+0x368>)
 800060a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM6_RCC_PERI_CLK_BIT_POS);
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f043 0210 	orr.w	r2, r3, #16
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	601a      	str	r2, [r3, #0]
}
 8000618:	e059      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM7) {
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <EnablePeriClk+0x36c>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d108      	bne.n	8000634 <EnablePeriClk+0x2c0>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000622:	4b2e      	ldr	r3, [pc, #184]	; (80006dc <EnablePeriClk+0x368>)
 8000624:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM7_RCC_PERI_CLK_BIT_POS);
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	f043 0220 	orr.w	r2, r3, #32
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	601a      	str	r2, [r3, #0]
}
 8000632:	e04c      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA1) {
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a2b      	ldr	r2, [pc, #172]	; (80006e4 <EnablePeriClk+0x370>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d108      	bne.n	800064e <EnablePeriClk+0x2da>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800063c:	4b2a      	ldr	r3, [pc, #168]	; (80006e8 <EnablePeriClk+0x374>)
 800063e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA1_RCC_PERI_CLK_BIT_POS);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	601a      	str	r2, [r3, #0]
}
 800064c:	e03f      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA2) {
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4a26      	ldr	r2, [pc, #152]	; (80006ec <EnablePeriClk+0x378>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d108      	bne.n	8000668 <EnablePeriClk+0x2f4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8000656:	4b24      	ldr	r3, [pc, #144]	; (80006e8 <EnablePeriClk+0x374>)
 8000658:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA2_RCC_PERI_CLK_BIT_POS);
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	601a      	str	r2, [r3, #0]
}
 8000666:	e032      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM2) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800066e:	d108      	bne.n	8000682 <EnablePeriClk+0x30e>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <EnablePeriClk+0x368>)
 8000672:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM2_RCC_PERI_CLK_BIT_POS);
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f043 0201 	orr.w	r2, r3, #1
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	601a      	str	r2, [r3, #0]
}
 8000680:	e025      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM3) {
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a1a      	ldr	r2, [pc, #104]	; (80006f0 <EnablePeriClk+0x37c>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d108      	bne.n	800069c <EnablePeriClk+0x328>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800068a:	4b14      	ldr	r3, [pc, #80]	; (80006dc <EnablePeriClk+0x368>)
 800068c:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM3_RCC_PERI_CLK_BIT_POS);
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	f043 0202 	orr.w	r2, r3, #2
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	601a      	str	r2, [r3, #0]
}
 800069a:	e018      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM4) {
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a15      	ldr	r2, [pc, #84]	; (80006f4 <EnablePeriClk+0x380>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d108      	bne.n	80006b6 <EnablePeriClk+0x342>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80006a4:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <EnablePeriClk+0x368>)
 80006a6:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM4_RCC_PERI_CLK_BIT_POS);
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f043 0204 	orr.w	r2, r3, #4
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	601a      	str	r2, [r3, #0]
}
 80006b4:	e00b      	b.n	80006ce <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM5) {
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	4a0f      	ldr	r2, [pc, #60]	; (80006f8 <EnablePeriClk+0x384>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d107      	bne.n	80006ce <EnablePeriClk+0x35a>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80006be:	4b07      	ldr	r3, [pc, #28]	; (80006dc <EnablePeriClk+0x368>)
 80006c0:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f043 0208 	orr.w	r2, r3, #8
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	601a      	str	r2, [r3, #0]
}
 80006ce:	bf00      	nop
 80006d0:	3714      	adds	r7, #20
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr
 80006d8:	40001000 	.word	0x40001000
 80006dc:	40023840 	.word	0x40023840
 80006e0:	40001400 	.word	0x40001400
 80006e4:	40026000 	.word	0x40026000
 80006e8:	40023830 	.word	0x40023830
 80006ec:	40026400 	.word	0x40026400
 80006f0:	40000400 	.word	0x40000400
 80006f4:	40000800 	.word	0x40000800
 80006f8:	40000c00 	.word	0x40000c00

080006fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006fc:	480d      	ldr	r0, [pc, #52]	; (8000734 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000700:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000704:	480c      	ldr	r0, [pc, #48]	; (8000738 <LoopForever+0x6>)
  ldr r1, =_edata
 8000706:	490d      	ldr	r1, [pc, #52]	; (800073c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000708:	4a0d      	ldr	r2, [pc, #52]	; (8000740 <LoopForever+0xe>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800070c:	e002      	b.n	8000714 <LoopCopyDataInit>

0800070e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000712:	3304      	adds	r3, #4

08000714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000718:	d3f9      	bcc.n	800070e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071a:	4a0a      	ldr	r2, [pc, #40]	; (8000744 <LoopForever+0x12>)
  ldr r4, =_ebss
 800071c:	4c0a      	ldr	r4, [pc, #40]	; (8000748 <LoopForever+0x16>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000720:	e001      	b.n	8000726 <LoopFillZerobss>

08000722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000724:	3204      	adds	r2, #4

08000726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000728:	d3fb      	bcc.n	8000722 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800072a:	f000 f811 	bl	8000750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800072e:	f7ff fdc7 	bl	80002c0 <main>

08000732 <LoopForever>:

LoopForever:
  b LoopForever
 8000732:	e7fe      	b.n	8000732 <LoopForever>
  ldr   r0, =_estack
 8000734:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800073c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000740:	080007b8 	.word	0x080007b8
  ldr r2, =_sbss
 8000744:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000748:	2000001c 	.word	0x2000001c

0800074c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800074c:	e7fe      	b.n	800074c <ADC_IRQHandler>
	...

08000750 <__libc_init_array>:
 8000750:	b570      	push	{r4, r5, r6, lr}
 8000752:	4d0d      	ldr	r5, [pc, #52]	; (8000788 <__libc_init_array+0x38>)
 8000754:	4c0d      	ldr	r4, [pc, #52]	; (800078c <__libc_init_array+0x3c>)
 8000756:	1b64      	subs	r4, r4, r5
 8000758:	10a4      	asrs	r4, r4, #2
 800075a:	2600      	movs	r6, #0
 800075c:	42a6      	cmp	r6, r4
 800075e:	d109      	bne.n	8000774 <__libc_init_array+0x24>
 8000760:	4d0b      	ldr	r5, [pc, #44]	; (8000790 <__libc_init_array+0x40>)
 8000762:	4c0c      	ldr	r4, [pc, #48]	; (8000794 <__libc_init_array+0x44>)
 8000764:	f000 f818 	bl	8000798 <_init>
 8000768:	1b64      	subs	r4, r4, r5
 800076a:	10a4      	asrs	r4, r4, #2
 800076c:	2600      	movs	r6, #0
 800076e:	42a6      	cmp	r6, r4
 8000770:	d105      	bne.n	800077e <__libc_init_array+0x2e>
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f855 3b04 	ldr.w	r3, [r5], #4
 8000778:	4798      	blx	r3
 800077a:	3601      	adds	r6, #1
 800077c:	e7ee      	b.n	800075c <__libc_init_array+0xc>
 800077e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000782:	4798      	blx	r3
 8000784:	3601      	adds	r6, #1
 8000786:	e7f2      	b.n	800076e <__libc_init_array+0x1e>
 8000788:	080007b0 	.word	0x080007b0
 800078c:	080007b0 	.word	0x080007b0
 8000790:	080007b0 	.word	0x080007b0
 8000794:	080007b4 	.word	0x080007b4

08000798 <_init>:
 8000798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800079a:	bf00      	nop
 800079c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800079e:	bc08      	pop	{r3}
 80007a0:	469e      	mov	lr, r3
 80007a2:	4770      	bx	lr

080007a4 <_fini>:
 80007a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007a6:	bf00      	nop
 80007a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007aa:	bc08      	pop	{r3}
 80007ac:	469e      	mov	lr, r3
 80007ae:	4770      	bx	lr
